
---------- Begin Simulation Statistics ----------
final_tick                                86376339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89801                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    90117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1123.56                       # Real time elapsed on the host
host_tick_rate                               76877456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100896859                       # Number of instructions simulated
sim_ops                                     101251921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086376                       # Number of seconds simulated
sim_ticks                                 86376339000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.009929                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11134881                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13098330                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1520287                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17315180                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1751579                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1768964                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17385                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22301459                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       181130                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         88778                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           860238                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21268751                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3010982                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         267607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3575170                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            87763100                       # Number of instructions committed
system.cpu0.commit.committedOps              87851994                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    151173753                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.581133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.417103                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    111021929     73.44%     73.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23587855     15.60%     89.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5783696      3.83%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4938156      3.27%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1515834      1.00%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       627122      0.41%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       221776      0.15%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       466403      0.31%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3010982      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    151173753                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1973235                       # Number of function calls committed.
system.cpu0.commit.int_insts                 85034649                       # Number of committed integer instructions.
system.cpu0.commit.loads                     27734655                       # Number of loads committed
system.cpu0.commit.membars                     177560                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       177569      0.20%      0.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        47676771     54.27%     54.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         677846      0.77%     55.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          176567      0.20%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     55.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       27823421     31.67%     87.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11319755     12.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         87851994                       # Class of committed instruction
system.cpu0.commit.refs                      39143211                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   87763100                       # Number of Instructions Simulated
system.cpu0.committedOps                     87851994                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.931862                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.931862                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             14165478                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               660425                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11109247                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              93172969                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                69551626                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 67418563                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                861583                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1207955                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               334272                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22301459                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17100201                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     82438491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               391082                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94868262                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3043314                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131536                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68371013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12886460                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559542                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         152331522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623362                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                82862726     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                53193761     34.92%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9725097      6.38%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5004424      3.29%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  801210      0.53%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  551448      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   13604      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  177270      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1982      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           152331522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       58                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                       17214689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              862090                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                21827709                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538384                       # Inst execution rate
system.cpu0.iew.exec_refs                    41460595                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11643311                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10558259                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             29619858                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             90288                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           396400                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            11741615                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           91426582                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             29817284                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           228102                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             91280886                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 75504                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               242078                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                861583                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               429305                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1801330                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          651                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1123                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads       391927                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      1885203                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       333059                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1123                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        14384                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        847706                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 37150101                       # num instructions consuming a value
system.cpu0.iew.wb_count                     90652171                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.863378                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32074571                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534675                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      90654395                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110428890                       # number of integer regfile reads
system.cpu0.int_regfile_writes               58003148                       # number of integer regfile writes
system.cpu0.ipc                              0.517635                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517635                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           178020      0.19%      0.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             48843973     53.38%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              678030      0.74%     54.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               176613      0.19%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            29987590     32.77%     87.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11644691     12.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            26      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91508989                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     75                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                147                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                87                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     109600                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001198                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  16806     15.33%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 78564     71.68%     87.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14227     12.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91440494                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         335460595                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90652102                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         95002182                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91158547                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91508989                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             268035                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3574584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             1643                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           428                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       897507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    152331522                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600723                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           84318327     55.35%     55.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49171049     32.28%     87.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15430839     10.13%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2618304      1.72%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             415055      0.27%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             326042      0.21%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              37330      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               9668      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               4908      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      152331522                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539729                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           788016                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           71354                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            29619858                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           11741615                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    460                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                       169546211                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3206499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               11575944                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             55984733                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                586257                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                70743577                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                582991                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  511                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            111964387                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              92589097                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59615933                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66499509                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1381691                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                861583                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2585450                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3631195                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               59                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       111964328                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         65459                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1416                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1304610                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1412                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   239584696                       # The number of ROB reads
system.cpu0.rob.rob_writes                  184012669                       # The number of ROB writes
system.cpu0.timesIdled                        2213456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  416                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.669911                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 883351                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1019213                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           108118                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1358455                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             24550                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          34683                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10133                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1576018                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3393                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         88574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            85892                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1208987                       # Number of branches committed
system.cpu1.commit.bw_lim_events                88459                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         266340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         796421                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             4677999                       # Number of instructions committed
system.cpu1.commit.committedOps               4766747                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     16902736                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.282010                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.977240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     14774426     87.41%     87.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1074202      6.36%     93.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       382992      2.27%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       334490      1.98%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       131592      0.78%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        20703      0.12%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        85568      0.51%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        10304      0.06%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        88459      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     16902736                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               32094                       # Number of function calls committed.
system.cpu1.commit.int_insts                  4476047                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1344312                       # Number of loads committed
system.cpu1.commit.membars                     177191                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       177191      3.72%      3.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2773333     58.18%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             40      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              80      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1432886     30.06%     91.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        383205      8.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4766747                       # Class of committed instruction
system.cpu1.commit.refs                       1816103                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    4677999                       # Number of Instructions Simulated
system.cpu1.committedOps                      4766747                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.683460                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.683460                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             13066469                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                22341                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              829629                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               5916459                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1000203                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  2684160                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 86223                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                36218                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               217763                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1576018                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   857926                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     15954876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                20741                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6388340                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 216898                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.091463                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            991482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            907901                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.370742                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          17054818                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.382248                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.828877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                12961470     76.00%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2583522     15.15%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  935756      5.49%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  365951      2.15%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  101151      0.59%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   80612      0.47%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   25999      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17054818                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         176403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               88441                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1292423                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.299872                       # Inst execution rate
system.cpu1.iew.exec_refs                     1943548                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    511172                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10066083                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1544346                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            104106                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            96614                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              572567                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5562663                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1432376                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            92331                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              5167159                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 93420                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               151388                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 86223                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               345438                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         6011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           47870                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1440                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       200034                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       100776                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        27580                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         60861                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2686577                       # num instructions consuming a value
system.cpu1.iew.wb_count                      5108328                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799149                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  2146976                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.296458                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       5110766                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6546593                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3236534                       # number of integer regfile writes
system.cpu1.ipc                              0.271484                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.271484                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           177397      3.37%      3.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3110683     59.14%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   80      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1541125     29.30%     91.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             430142      8.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5259490                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     105704                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020098                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  16536     15.64%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 76034     71.93%     87.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                13131     12.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               5187782                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          27682243                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      5108316                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6358711                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5251799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5259490                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             310864                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         795915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             2768                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         44524                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       470473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     17054818                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.308387                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.759346                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           13670252     80.15%     80.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2268893     13.30%     93.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             655756      3.84%     97.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             267015      1.57%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             130224      0.76%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              31080      0.18%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              21786      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               7468      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2344      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17054818                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305230                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           748882                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          110998                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1544346                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             572567                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                        17231221                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   155515983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               10997117                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              3012944                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                570723                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1138477                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                111468                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  602                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7326642                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5766811                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3657747                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2705146                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1398846                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 86223                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2110822                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                  644803                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7326630                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17033                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               723                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1174021                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           722                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    22376431                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11279020                       # The number of ROB writes
system.cpu1.timesIdled                           3171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.414940                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 971529                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1098829                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           102850                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1414580                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             28293                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          30129                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1836                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1665800                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         3620                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         88552                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            86451                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1387892                       # Number of branches committed
system.cpu2.commit.bw_lim_events                97573                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         266295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         559762                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             5342190                       # Number of instructions committed
system.cpu2.commit.committedOps               5430917                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     17748531                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.305992                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.004005                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     15293289     86.17%     86.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1240309      6.99%     93.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       452729      2.55%     95.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       386544      2.18%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       153075      0.86%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27543      0.16%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        87364      0.49%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10105      0.06%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        97573      0.55%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17748531                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               42654                       # Number of function calls committed.
system.cpu2.commit.int_insts                  5111898                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1489453                       # Number of loads committed
system.cpu2.commit.membars                     177158                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       177158      3.26%      3.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         3229391     59.46%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             40      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              80      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1578005     29.06%     91.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        446231      8.22%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          5430917                       # Class of committed instruction
system.cpu2.commit.refs                       2024248                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    5342190                       # Number of Instructions Simulated
system.cpu2.committedOps                      5430917                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.373212                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.373212                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             13463154                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                17206                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              933289                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               6301297                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1105071                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2996767                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 86811                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                33757                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               220585                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1665800                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   959541                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     16673454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                22451                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       6427952                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 206420                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.092440                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1095703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            999822                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.356705                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          17872388                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.364671                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.795560                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                13649481     76.37%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2777574     15.54%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  902661      5.05%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  344170      1.93%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  116545      0.65%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56229      0.31%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   25411      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     187      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17872388                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         147951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               89662                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 1451178                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.322055                       # Inst execution rate
system.cpu2.iew.exec_refs                     2169318                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    578280                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10446671                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1621620                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             89340                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            78863                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              610781                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            5989932                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1591038                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            86729                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              5803532                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 92596                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               175922                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 86811                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               374835                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         6821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           51633                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1821                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       132167                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        75986                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           222                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        32683                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         56979                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2951500                       # num instructions consuming a value
system.cpu2.iew.wb_count                      5735332                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803762                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  2372303                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.318270                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       5737726                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 7384867                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3642584                       # number of integer regfile writes
system.cpu2.ipc                              0.296453                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.296453                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           177365      3.01%      3.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              3512562     59.63%     62.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   80      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1702591     28.91%     91.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             497602      8.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               5890261                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     110454                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.018752                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  18640     16.88%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77653     70.30%     87.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                14158     12.82%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               5823335                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          29767626                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      5735320                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          6549103                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   5723315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  5890261                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             266617                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         559014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             4289                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           322                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       285492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     17872388                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.329573                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.777460                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           14090336     78.84%     78.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2498495     13.98%     92.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             775298      4.34%     97.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             305980      1.71%     98.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             135621      0.76%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              32523      0.18%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              23607      0.13%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               7735      0.04%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2793      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17872388                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.326867                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           686305                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          106788                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1621620                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             610781                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu2.numCycles                        18020339                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   154726866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               11403918                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              3440491                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                572617                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1233509                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                106710                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  666                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              7912681                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               6179638                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3896246                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  3044302                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1386894                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 86811                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2081628                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  455755                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         7912669                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22220                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               773                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1193760                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           769                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    23640545                       # The number of ROB reads
system.cpu2.rob.rob_writes                   12105749                       # The number of ROB writes
system.cpu2.timesIdled                           3525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.156313                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 471686                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              547477                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            63758                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           837863                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             15549                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          26629                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11080                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 940751                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2348                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         88534                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            47375                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    733190                       # Number of branches committed
system.cpu3.commit.bw_lim_events                82384                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         266229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         438322                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3113570                       # Number of instructions committed
system.cpu3.commit.committedOps               3202263                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     15093991                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.212155                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.911725                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     13776652     91.27%     91.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       662433      4.39%     95.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       203173      1.35%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       196110      1.30%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        73906      0.49%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        13498      0.09%     98.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        77877      0.52%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         7958      0.05%     99.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        82384      0.55%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     15093991                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24162                       # Number of function calls committed.
system.cpu3.commit.int_insts                  2983500                       # Number of committed integer instructions.
system.cpu3.commit.loads                       935770                       # Number of loads committed
system.cpu3.commit.membars                     177125                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       177125      5.53%      5.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1785927     55.77%     61.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             40      0.00%     61.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              80      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1024304     31.99%     93.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        214775      6.71%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3202263                       # Class of committed instruction
system.cpu3.commit.refs                       1239091                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3113570                       # Number of Instructions Simulated
system.cpu3.committedOps                      3202263                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.928619                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.928619                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             12990163                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                16524                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              449604                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3871444                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  597409                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1356452                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 47676                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                32603                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               190723                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     940751                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   529487                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     14476968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 9028                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       4158642                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 128118                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.061304                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            641395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            487235                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.270999                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          15182423                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.282609                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.769968                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                12657442     83.37%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1470156      9.68%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  645201      4.25%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  242875      1.60%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   80866      0.53%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   37544      0.25%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   48176      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      37      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            15182423                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         163177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               48825                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  781921                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219960                       # Inst execution rate
system.cpu3.iew.exec_refs                     1289570                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    312654                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10338885                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1059060                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            103961                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            48456                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              343882                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3640160                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               976916                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            27748                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3375421                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 84217                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               101891                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 47676                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               285870                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           21512                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          581                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       123290                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        40561                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           132                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        23687                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         25138                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1926983                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3351197                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.837879                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1614579                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218382                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3352415                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 4219686                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2182505                       # number of integer regfile writes
system.cpu3.ipc                              0.202897                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.202897                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           177333      5.21%      5.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1927722     56.64%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  43      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   80      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     61.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1072027     31.50%     93.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             225952      6.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3403169                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     101439                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029807                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  15918     15.69%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 73615     72.57%     88.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11903     11.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3327260                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          22092024                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3351185                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          4078147                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3331277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3403169                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             308883                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         437896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             1851                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         42654                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       287087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     15182423                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224152                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.693951                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           13093892     86.24%     86.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1373904      9.05%     95.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             388253      2.56%     97.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             149213      0.98%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             119485      0.79%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              29040      0.19%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              20264      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               6580      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1792      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       15182423                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.221768                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           645405                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           61073                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1059060                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             343882                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu3.numCycles                        15345600                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   157400045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               11122450                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2088921                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                509608                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  690227                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 88977                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  453                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              4675091                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3750336                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2457057                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1414500                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1278328                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 47676                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1883493                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  368136                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         4675079                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24077                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               736                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1077968                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           729                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    18651009                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7369907                       # The number of ROB writes
system.cpu3.timesIdled                           2748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       367574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        727443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        68331                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        10019                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6171528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       402760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12379198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         412779                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             173509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       205533                       # Transaction distribution
system.membus.trans_dist::CleanEvict           154204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              924                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            548                       # Transaction distribution
system.membus.trans_dist::ReadExReq            192699                       # Transaction distribution
system.membus.trans_dist::ReadExResp           192659                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173509                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            26                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1093611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1093611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36588864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36588864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1325                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            367706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  367706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              367706                       # Request fanout histogram
system.membus.respLayer1.occupancy         1944758750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1650157002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    625715146.341463                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   3416062621.436109                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28528423000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     9413376000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  76962963000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       954569                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          954569                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       954569                       # number of overall hits
system.cpu2.icache.overall_hits::total         954569                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4972                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4972                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4972                       # number of overall misses
system.cpu2.icache.overall_misses::total         4972                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    173516500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    173516500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    173516500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    173516500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       959541                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       959541                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       959541                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       959541                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005182                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005182                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005182                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005182                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 34898.732904                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34898.732904                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 34898.732904                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34898.732904                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   137.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4384                       # number of writebacks
system.cpu2.icache.writebacks::total             4384                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          556                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          556                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          556                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          556                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4416                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4416                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4416                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4416                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    153634000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    153634000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    153634000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    153634000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004602                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004602                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34790.307971                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34790.307971                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34790.307971                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34790.307971                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4384                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       954569                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         954569                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4972                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4972                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    173516500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    173516500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       959541                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       959541                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005182                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005182                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 34898.732904                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34898.732904                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          556                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          556                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4416                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4416                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    153634000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    153634000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004602                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004602                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34790.307971                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34790.307971                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.955478                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             941449                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4384                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           214.746578                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        403342500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.955478                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.967359                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.967359                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1923498                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1923498                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1625625                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1625625                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1625625                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1625625                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       331654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        331654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       331654                       # number of overall misses
system.cpu2.dcache.overall_misses::total       331654                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  40692571997                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40692571997                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  40692571997                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40692571997                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1957279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1957279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1957279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1957279                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.169446                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.169446                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.169446                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.169446                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 122695.857722                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122695.857722                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 122695.857722                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122695.857722                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       407737                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        10818                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             7243                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            101                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.293939                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   107.108911                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        86660                       # number of writebacks
system.cpu2.dcache.writebacks::total            86660                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       261587                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       261587                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       261587                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       261587                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        70067                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70067                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        70067                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70067                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   7640332587                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7640332587                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   7640332587                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7640332587                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035798                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035798                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035798                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035798                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109043.238429                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109043.238429                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109043.238429                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109043.238429                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 86660                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1315573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1315573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       195841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       195841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  19404534000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19404534000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1511414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1511414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129575                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129575                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99083.103130                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99083.103130                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       160694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       160694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        35147                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35147                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3534683000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3534683000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023254                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023254                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100568.554926                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100568.554926                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       310052                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        310052                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       135813                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       135813                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21288037997                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21288037997                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       445865                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       445865                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.304606                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.304606                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 156745.215826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 156745.215826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       100893                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       100893                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34920                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34920                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4105649587                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4105649587                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.078320                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.078320                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117573.012228                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117573.012228                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          297                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          171                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2872000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2872000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.365385                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.365385                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16795.321637                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16795.321637                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           87                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.179487                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.179487                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18190.476190                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18190.476190                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1091500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1091500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.433908                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.433908                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7228.476821                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7228.476821                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          150                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       962500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       962500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431034                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431034                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6416.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6416.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       335500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       335500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       314500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       314500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        68944                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          68944                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        19608                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        19608                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1296532500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1296532500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        88552                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        88552                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.221429                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.221429                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 66122.628519                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 66122.628519                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        19607                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        19607                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1276924500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1276924500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.221418                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.221418                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 65125.949916                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 65125.949916                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.232826                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1784663                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            89510                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.938141                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        403354000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.232826                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.882276                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.882276                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4182836                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4182836                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    669174038.461538                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3499213003.069716                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28528536000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     8082976500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  78293362500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       525599                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          525599                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       525599                       # number of overall hits
system.cpu3.icache.overall_hits::total         525599                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3888                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3888                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3888                       # number of overall misses
system.cpu3.icache.overall_misses::total         3888                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172759000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172759000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172759000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172759000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       529487                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       529487                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       529487                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       529487                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007343                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007343                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007343                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007343                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 44433.899177                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44433.899177                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 44433.899177                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44433.899177                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   114.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3413                       # number of writebacks
system.cpu3.icache.writebacks::total             3413                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          443                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          443                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3445                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3445                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3445                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3445                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    152752500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    152752500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    152752500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    152752500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006506                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006506                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006506                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006506                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 44340.348331                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44340.348331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 44340.348331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44340.348331                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3413                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       525599                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         525599                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3888                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3888                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172759000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172759000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       529487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       529487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007343                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007343                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 44433.899177                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44433.899177                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          443                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3445                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3445                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    152752500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    152752500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006506                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006506                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 44340.348331                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44340.348331                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.953706                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             516153                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3413                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           151.231468                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        410309500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.953706                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.967303                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.967303                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1062419                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1062419                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       895207                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          895207                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       895207                       # number of overall hits
system.cpu3.dcache.overall_hits::total         895207                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       265325                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        265325                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       265325                       # number of overall misses
system.cpu3.dcache.overall_misses::total       265325                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  35119487549                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  35119487549                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  35119487549                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  35119487549                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1160532                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1160532                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1160532                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1160532                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.228624                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.228624                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.228624                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.228624                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132364.034859                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132364.034859                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132364.034859                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132364.034859                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       147195                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19199                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2566                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            160                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.363601                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   119.993750                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        77601                       # number of writebacks
system.cpu3.dcache.writebacks::total            77601                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       207187                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       207187                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       207187                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       207187                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        58138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58138                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        58138                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58138                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6609500216                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6609500216                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6609500216                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6609500216                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050096                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050096                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050096                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050096                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113686.405036                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113686.405036                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113686.405036                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113686.405036                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 77601                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       792559                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         792559                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       153548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       153548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  15823374500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15823374500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       946107                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       946107                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162295                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162295                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103051.648344                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103051.648344                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       125651                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       125651                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        27897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        27897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   2976949000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2976949000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029486                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029486                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106712.155429                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106712.155429                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       102648                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        102648                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       111777                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111777                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19296113049                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19296113049                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       214425                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       214425                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.521287                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.521287                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 172630.443195                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172630.443195                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        81536                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        81536                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30241                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30241                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3632551216                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3632551216                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.141033                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.141033                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120120.075923                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120120.075923                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          276                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          276                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          161                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2968500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2968500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.368421                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.368421                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18437.888199                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18437.888199                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           92                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1632500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1632500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23659.420290                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23659.420290                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          198                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          145                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1179500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1179500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.422741                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.422741                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8134.482759                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8134.482759                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          142                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1050500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1050500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.413994                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.413994                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7397.887324                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7397.887324                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       235500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       235500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       222500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       222500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        67499                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          67499                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        21035                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        21035                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1489923000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1489923000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        88534                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        88534                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.237592                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.237592                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 70830.663180                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 70830.663180                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        21035                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        21035                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1468888000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1468888000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.237592                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.237592                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 69830.663180                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 69830.663180                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.592733                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1042165                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            78972                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.196639                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        410321000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.592733                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.831023                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.831023                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2578690                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2578690                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    114518321.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   258408847.857764                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    960121000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    84773082500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1603256500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14172735                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14172735                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14172735                       # number of overall hits
system.cpu0.icache.overall_hits::total       14172735                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      2927466                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2927466                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      2927466                       # number of overall misses
system.cpu0.icache.overall_misses::total      2927466                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  40231681996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  40231681996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  40231681996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  40231681996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17100201                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17100201                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17100201                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17100201                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.171195                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.171195                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.171195                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.171195                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13742.834928                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13742.834928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13742.834928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13742.834928                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2687                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.740000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2583423                       # number of writebacks
system.cpu0.icache.writebacks::total          2583423                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       344008                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       344008                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       344008                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       344008                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2583458                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2583458                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2583458                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2583458                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  34711097499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  34711097499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  34711097499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  34711097499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151078                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151078                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151078                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151078                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13435.905480                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13435.905480                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13435.905480                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13435.905480                       # average overall mshr miss latency
system.cpu0.icache.replacements               2583423                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14172735                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14172735                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      2927466                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2927466                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  40231681996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  40231681996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17100201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17100201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.171195                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.171195                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13742.834928                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13742.834928                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       344008                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       344008                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2583458                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2583458                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  34711097499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  34711097499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13435.905480                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13435.905480                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999273                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16756019                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2583424                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.485973                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999273                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36783858                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36783858                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34663868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34663868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34663868                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34663868                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4257717                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4257717                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4257717                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4257717                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 101365115229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 101365115229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 101365115229                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 101365115229                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     38921585                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     38921585                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     38921585                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     38921585                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109392                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109392                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109392                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109392                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23807.386735                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23807.386735                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23807.386735                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23807.386735                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       402005                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        25595                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            12092                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            199                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    33.245534                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   128.618090                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3338819                       # number of writebacks
system.cpu0.dcache.writebacks::total          3338819                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       937605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       937605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       937605                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       937605                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3320112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3320112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3320112                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3320112                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  53194965408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53194965408                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  53194965408                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53194965408                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085303                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085303                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085303                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085303                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16022.039440                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16022.039440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16022.039440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16022.039440                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3338819                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     24309286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       24309286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3293365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3293365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  61280971500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61280971500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     27602651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     27602651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119313                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119313                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18607.403522                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18607.403522                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       495551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       495551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2797814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2797814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  39266721000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39266721000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.101360                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.101360                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14034.786087                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14034.786087                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10354582                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10354582                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       964352                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       964352                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  40084143729                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  40084143729                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     11318934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     11318934                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41565.884375                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41565.884375                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       442054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       442054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       522298                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       522298                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13928244408                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13928244408                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.046144                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046144                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26667.236727                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26667.236727                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          692                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          692                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          236                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.254310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.254310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45529.661017                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45529.661017                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          208                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1229000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1229000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.030172                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.030172                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43892.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43892.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1528500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1528500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.245552                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.245552                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7384.057971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7384.057971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1323500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1323500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.244365                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.244365                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6424.757282                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6424.757282                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        67636                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          67636                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        21142                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        21142                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1396490000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1396490000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        88778                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        88778                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.238145                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.238145                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 66052.880522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 66052.880522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        21142                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        21142                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1375348000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1375348000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.238145                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.238145                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 65052.880522                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 65052.880522                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           38073562                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3341030                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.395756                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960404                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998763                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998763                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         81365329                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        81365329                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             2550795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3216592                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               14392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               14008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2088                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               12487                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5816448                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            2550795                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3216592                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2911                       # number of overall hits
system.l2.overall_hits::.cpu1.data              14392                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3175                       # number of overall hits
system.l2.overall_hits::.cpu2.data              14008                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2088                       # number of overall hits
system.l2.overall_hits::.cpu3.data              12487                       # number of overall hits
system.l2.overall_hits::total                 5816448                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            121903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             70318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             72853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             65254                       # number of demand (read+write) misses
system.l2.demand_misses::total                 367053                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32662                       # number of overall misses
system.l2.overall_misses::.cpu0.data           121903                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1465                       # number of overall misses
system.l2.overall_misses::.cpu1.data            70318                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1241                       # number of overall misses
system.l2.overall_misses::.cpu2.data            72853                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1357                       # number of overall misses
system.l2.overall_misses::.cpu3.data            65254                       # number of overall misses
system.l2.overall_misses::total                367053                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2634713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  12156646000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    131004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8329480500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    110802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8568728500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    123106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   7776941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39831422000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2634713500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  12156646000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    131004000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8329480500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    110802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8568728500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    123106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   7776941500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39831422000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2583457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         3338495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           84710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           86861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           77741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6183501                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2583457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        3338495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          84710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          86861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          77741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6183501                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.036514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.334781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.281024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.838731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.393904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.839377                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059360                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.036514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.334781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.281024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.838731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.393904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.839377                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059360                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80666.018615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99723.928041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89422.525597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118454.456896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89284.448026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117616.687027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90719.233604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119179.536887                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108516.813648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80666.018615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99723.928041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89422.525597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118454.456896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89284.448026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117616.687027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90719.233604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119179.536887                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108516.813648                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              205532                       # number of writebacks
system.l2.writebacks::total                    205532                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            263                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 883                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           263                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                883                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       121894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        70265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        72782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        65202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            366170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       121894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        70265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        72782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        65202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           366170                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2307285000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10937139501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    103997500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7623114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     82551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   7836077002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     97114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   7121061000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36108340003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2307285000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10937139501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    103997500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7623114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     82551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   7836077002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     97114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   7121061000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36108340003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.036512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.284735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.221467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.837913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.337300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.838708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059217                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.036512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.284735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.221467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.837913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.337300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.838708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059217                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70686.713030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89726.643649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83465.088283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108490.912972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84408.486708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107665.040834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83575.301205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109215.376829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98610.863815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70686.713030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89726.643649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83465.088283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108490.912972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84408.486708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107665.040834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83575.301205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109215.376829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98610.863815                       # average overall mshr miss latency
system.l2.replacements                         770463                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       801239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           801239                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       801240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       801240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      5355654                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5355654                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5355654                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5355654                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   74                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                122                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        37000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       367000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.794872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.564103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.622449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8741.935484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1638.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3008.196721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       621500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       456000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       721000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       665500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2464000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.794872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.538462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.562500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.617347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20048.387097                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20027.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20363.636364                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.592593                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.566667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.677083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3823.529412                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       483499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       323500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1288499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.592593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.533333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20145.791667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20218.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20132.796875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           477925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                503780                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          42409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          44017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          41837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              192659                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6498297500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5028046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5170200000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4902248000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21598792000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       542321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        51679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        52125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        50314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            696439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.118741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.820623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.844451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.831518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.276634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100911.508479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118560.836143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117459.163505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117174.940842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112108.917829                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        64396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        41837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         192659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5854337001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4603956500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4730029501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4483878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19672201002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.118741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.820623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.844451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.831518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90911.500730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108560.836143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107459.152168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107174.940842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102108.912649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       2550795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2558969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2634713500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    131004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    110802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    123106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2999625500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2583457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2595694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.334781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.281024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.393904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80666.018615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89422.525597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89284.448026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90719.233604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81678.025868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          263                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          195                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           698                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2307285000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    103997500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     82551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     97114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2590948500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.284735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.221467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.337300                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70686.713030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83465.088283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84408.486708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83575.301205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71916.854026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2738667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         4010                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2753699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        57507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        27909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        28836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        23417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          137669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5658348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3301434000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3398528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   2874693500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15233004500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2796174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        33031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        34736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        27427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2891368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.020566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.830147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.853794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98394.082460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118292.808771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 117857.140380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122760.964257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110649.488992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           53                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           71                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           52                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        57498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        27856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        28765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        23365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       137484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5082802500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3019157500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   3106047501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2637183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13845190501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.843329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.828103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.851898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88399.639987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108384.459362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107980.097375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112868.949283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100704.012838                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              26                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.642857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.838710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       175500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       176500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        84500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       513500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.642857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.838710                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19611.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        21125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19750                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998878                       # Cycle average of tags in use
system.l2.tags.total_refs                    12335744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    770468                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.010716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.542506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.425327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.691833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.183445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.265766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.161255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.268749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.193881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.266114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.633477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.307685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.004199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99496276                       # Number of tag accesses
system.l2.tags.data_accesses                 99496276                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2088960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7801152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         79744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4496960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         62592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       4658048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         74368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       4172928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23434752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2088960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        79744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        62592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2305664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13154112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13154112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         121893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          70265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          72782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          65202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              366168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       205533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             205533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24184401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90315844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           923216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         52062406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           724643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         53927361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           860977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48311008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271309855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24184401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       923216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       724643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       860977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26693236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      152288371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            152288371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      152288371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24184401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90315844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          923216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        52062406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          724643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        53927361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          860977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48311008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            423598226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    196312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    110675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     68237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     71047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     63227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001484675750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              759333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             184774                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      366168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     205533                       # Number of write requests accepted
system.mem_ctrls.readBursts                    366168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   205533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16956                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14544825250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1746060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21092550250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41650.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60400.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  166419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                366168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               205533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.088036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.174176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.429453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83961     47.88%     47.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50035     28.53%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15219      8.68%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8677      4.95%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4337      2.47%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2553      1.46%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1779      1.01%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1369      0.78%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7419      4.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.873470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.849073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.193433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12076     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           13      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12092                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10797     89.29%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      0.91%     90.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              945      7.82%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      1.44%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.39%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12092                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22349568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1085184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12562304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23434752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13154112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       258.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86376269500                       # Total gap between requests
system.mem_ctrls.avgGap                     151086.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2088960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7083200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        79744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4367168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        62592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      4547008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        74368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      4046528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12562304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24184400.776698812842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 82003938.601750656962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 923215.789453637321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 50559771.930134713650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 724642.890919468133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 52641823.590138502419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 860976.522748897783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46847644.237387746572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145436865.528649002314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       121893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        70265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        72782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        65202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       205533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    962732000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6000679250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51615500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4725422250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     41465750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4830626750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     48400750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4431608000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2079392996250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29495.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49229.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41424.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67251.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42398.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66371.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41652.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67967.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10117076.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            647412360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            344088855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1240603560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          570238020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6818201520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18056562600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17962988160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45640095075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.386542                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46469324750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2884180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37022834250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            604672320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            321360600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1252770120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          454374900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6818201520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30996366300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7066311360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47514057120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.081859                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18026591250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2884180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65465567750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    604412167.968750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3349888745.593969                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28528257500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     9011581500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  77364757500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       852825                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          852825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       852825                       # number of overall hits
system.cpu1.icache.overall_hits::total         852825                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5101                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5101                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5101                       # number of overall misses
system.cpu1.icache.overall_misses::total         5101                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    198948500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    198948500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    198948500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    198948500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       857926                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       857926                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       857926                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       857926                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005946                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005946                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005946                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005946                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39001.862380                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39001.862380                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39001.862380                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39001.862380                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4344                       # number of writebacks
system.cpu1.icache.writebacks::total             4344                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          725                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          725                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4376                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4376                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4376                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4376                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    171319500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    171319500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    171319500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    171319500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005101                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005101                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005101                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005101                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39149.794333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39149.794333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39149.794333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39149.794333                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4344                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       852825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         852825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    198948500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    198948500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       857926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       857926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005946                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005946                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39001.862380                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39001.862380                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          725                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          725                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4376                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4376                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    171319500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    171319500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39149.794333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39149.794333                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.957685                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             841485                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4344                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           193.712017                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        396108500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.957685                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.967428                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.967428                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1720228                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1720228                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1426896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1426896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1426896                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1426896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       316844                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        316844                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       316844                       # number of overall misses
system.cpu1.dcache.overall_misses::total       316844                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  39518294488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39518294488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  39518294488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39518294488                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1743740                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1743740                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1743740                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1743740                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181704                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124724.768302                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124724.768302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124724.768302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124724.768302                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       363880                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             6257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            203                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.155666                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.128079                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        84735                       # number of writebacks
system.cpu1.dcache.writebacks::total            84735                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       249827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       249827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       249827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       249827                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        67017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        67017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        67017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        67017                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7405892526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7405892526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7405892526                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7405892526                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038433                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038433                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110507.670084                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110507.670084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110507.670084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110507.670084                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 84735                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1174175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1174175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       186717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18347225500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18347225500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1360892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1360892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98262.212332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98262.212332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       153203                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       153203                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        33514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3426737000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3426737000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102247.926240                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102247.926240                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       252721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        252721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       130127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       130127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21171068988                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21171068988                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       382848                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       382848                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.339892                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.339892                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 162695.435905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162695.435905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        96624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        96624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33503                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33503                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3979155526                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3979155526                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.087510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.087510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118770.125839                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118770.125839                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          180                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3271500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3271500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.382979                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.382979                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        18175                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        18175                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           78                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1967500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.217021                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.217021                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19289.215686                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19289.215686                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       770500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       770500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          325                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          325                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.403077                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.403077                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5881.679389                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5881.679389                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       653500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       653500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.393846                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.393846                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5105.468750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5105.468750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       157500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       157500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       146500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       146500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        66505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          66505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        22069                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        22069                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1306635000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1306635000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        88574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        88574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.249159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.249159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 59206.805927                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 59206.805927                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        22069                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        22069                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1284566000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1284566000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.249159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.249159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 58206.805927                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 58206.805927                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.766544                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1582731                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            88926                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.798293                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        396120000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.766544                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898954                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898954                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3755172                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3755172                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86376339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5489334                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1006772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5382132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          564932                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             997                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           580                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1577                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           46                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2595694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2893642                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           31                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7750336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10018880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       258823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       234830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18563021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    330680256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    427347968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       558080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     10844288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       563200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11105216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       438912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      9941888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              791479808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          782466                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13839936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6966290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.305981                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6497174     93.27%     93.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 436381      6.26%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13097      0.19%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  15880      0.23%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3758      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6966290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12372985970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         134612255                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6762148                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         118789289                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5273228                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5011890306                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3878513821                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         133716782                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6680191                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               18888368947422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6791                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                     6803                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33851.56                       # Real time elapsed on the host
host_tick_rate                           557973783919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   229898676                       # Number of instructions simulated
sim_ops                                     230284932                       # Number of ops (including micro ops) simulated
sim_seconds                              18888.282571                       # Number of seconds simulated
sim_ticks                                18888282571083500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.132503                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5003220                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5259212                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           232631                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5348957                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             35231                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          42971                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7740                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5456365                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6053                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          7188                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           220913                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4633536                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1016488                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          28520                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2231600                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            33286564                       # Number of instructions committed
system.cpu0.commit.committedOps              33294026                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     64669089                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.514837                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.738298                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57450591     88.84%     88.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2037190      3.15%     91.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       798062      1.23%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       208666      0.32%     93.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       154304      0.24%     93.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       182547      0.28%     94.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       375828      0.58%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2445413      3.78%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1016488      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     64669089                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10059341                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70747                       # Number of function calls committed.
system.cpu0.commit.int_insts                 28122834                       # Number of committed integer instructions.
system.cpu0.commit.loads                      9156965                       # Number of loads committed
system.cpu0.commit.membars                      12591                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        13143      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17986160     54.02%     54.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7849      0.02%     54.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1017      0.00%     54.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       4375871     13.14%     67.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           540      0.00%     67.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        571924      1.72%     68.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       198351      0.60%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        173758      0.52%     70.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       198574      0.60%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5009968     15.05%     85.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        216548      0.65%     86.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      4154185     12.48%     98.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       386138      1.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         33294026                       # Class of committed instruction
system.cpu0.commit.refs                       9766839                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   33286564                       # Number of Instructions Simulated
system.cpu0.committedOps                     33294026                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.230145                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.230145                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             48675103                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                11821                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4728987                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37136159                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3563135                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 11082098                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                224966                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21358                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1534965                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5456365                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   683768                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62095372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                14168                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      39150693                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 473368                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.073502                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2748188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5038451                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527397                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          65080267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601838                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.983308                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38967917     59.88%     59.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20160928     30.98%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  656651      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4559174      7.01%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  216324      0.33%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24268      0.04%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  444857      0.68%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   40927      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9221      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            65080267                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10526109                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 9732354                       # number of floating regfile writes
system.cpu0.idleCycles                        9153599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              223443                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4784414                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.494779                       # Inst execution rate
system.cpu0.iew.exec_refs                    12674353                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    614555                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26615675                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9822388                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             17201                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           211335                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              627038                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35506742                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12059798                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           232106                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             36729351                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                197563                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8746492                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                224966                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9181063                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       427375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10578                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1237                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       665423                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        17164                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1237                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        24217                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        199226                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 28711819                       # num instructions consuming a value
system.cpu0.iew.wb_count                     33909689                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850650                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 24423720                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.456795                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      33929298                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                40404660                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18839736                       # number of integer regfile writes
system.cpu0.ipc                              0.448401                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.448401                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            16181      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18643717     50.44%     50.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7991      0.02%     50.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1020      0.00%     50.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            4396775     11.90%     62.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                541      0.00%     62.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             581147      1.57%     63.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            199471      0.54%     64.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             173758      0.47%     64.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            199340      0.54%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             6822530     18.46%     83.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             222150      0.60%     84.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        5309586     14.37%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        387249      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              36961456                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12415004                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           23663208                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10119020                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          11165169                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2034721                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.055050                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 455231     22.37%     22.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%     22.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1286      0.06%     22.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                 302      0.01%     22.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               823952     40.49%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 176      0.01%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                403697     19.84%     82.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 8656      0.43%     83.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           341420     16.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              26564992                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         117399428                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     23790669                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         26555525                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  35476140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 36961456                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              30602                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2212719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            24735                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2082                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      1985127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     65080267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.567936                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.366695                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49788570     76.50%     76.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7137204     10.97%     87.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2883049      4.43%     91.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1845078      2.84%     94.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1370994      2.11%     96.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             592779      0.91%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             650654      1.00%     98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             324387      0.50%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             487552      0.75%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       65080267                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.497906                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           150672                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           73896                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9822388                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             627038                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10494276                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5519018                       # number of misc regfile writes
system.cpu0.numCycles                        74233866                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      736470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               37153878                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28088142                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1678047                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4513603                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9445233                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24257                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             51391768                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36282753                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           30696511                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 11392415                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                207503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                224966                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11404043                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 2608374                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         11275004                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        40116764                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        391362                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10243                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8759699                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10078                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    99145415                       # The number of ROB reads
system.cpu0.rob.rob_writes                   71462522                       # The number of ROB writes
system.cpu0.timesIdled                          90588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3038                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.233720                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4813276                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4850444                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           182225                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5038828                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15275                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17237                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1962                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5087468                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1463                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6115                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           176236                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418060                       # Number of branches committed
system.cpu1.commit.bw_lim_events               817089                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          24722                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1746568                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            31999340                       # Number of instructions committed
system.cpu1.commit.committedOps              32007195                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     62303869                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.513727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.744936                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55641136     89.31%     89.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1723743      2.77%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       678993      1.09%     93.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       159057      0.26%     93.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       127033      0.20%     93.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       144936      0.23%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       404403      0.65%     94.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2607479      4.19%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       817089      1.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     62303869                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9820697                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29073                       # Number of function calls committed.
system.cpu1.commit.int_insts                 27014210                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8894446                       # Number of loads committed
system.cpu1.commit.membars                      12909                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        12909      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17386291     54.32%     54.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            290      0.00%     54.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             372      0.00%     54.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       4307842     13.46%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        502832      1.57%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       163667      0.51%     69.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        174730      0.55%     70.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       163770      0.51%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4744851     14.82%     85.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         41785      0.13%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      4155710     12.98%     98.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       352146      1.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         32007195                       # Class of committed instruction
system.cpu1.commit.refs                       9294492                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   31999340                       # Number of Instructions Simulated
system.cpu1.committedOps                     32007195                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.003328                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.003328                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             49518669                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6013                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4561326                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              35109591                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1924412                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  9396721                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                178592                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14111                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1606056                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5087468                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   462078                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61470424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6195                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      36843973                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 369162                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079361                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            969411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4828551                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.574743                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          62624450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.588669                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.956515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                37718781     60.23%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19345619     30.89%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  562111      0.90%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4435015      7.08%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  156260      0.25%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9347      0.01%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  364005      0.58%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32096      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            62624450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 10174814                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9518558                       # number of floating regfile writes
system.cpu1.idleCycles                        1480724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              178641                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4528917                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.555606                       # Inst execution rate
system.cpu1.iew.exec_refs                    12499294                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    403568                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27150084                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9411481                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             13492                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           178364                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              411098                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           33734636                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12095726                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           189423                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35617233                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                205870                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9232501                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                178592                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9674101                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       484296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4836                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       517035                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        11052                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           349                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        15576                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        163065                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 28060134                       # num instructions consuming a value
system.cpu1.iew.wb_count                     32479836                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854709                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 23983256                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.506665                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      32495183                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                39137470                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18061088                       # number of integer regfile writes
system.cpu1.ipc                              0.499169                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.499169                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            14959      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             17896810     49.98%     50.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 299      0.00%     50.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  372      0.00%     50.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            4324982     12.08%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             510343      1.43%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            164436      0.46%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             174730      0.49%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            164490      0.46%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6663940     18.61%     83.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              45083      0.13%     83.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        5493193     15.34%     99.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        353019      0.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35806656                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12357293                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           23542945                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      9870626                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10705533                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2079592                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.058078                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 456060     21.93%     21.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   77      0.00%     21.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1895      0.09%     22.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                 326      0.02%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               804549     38.69%     60.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 194      0.01%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                451394     21.71%     82.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   38      0.00%     82.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           365059     17.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              25513996                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         112799183                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22609210                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24756893                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33707831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35806656                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              26805                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1727441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            24774                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2083                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1555176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     62624450                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.571768                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.395348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           48404498     77.29%     77.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6309265     10.07%     87.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2635553      4.21%     91.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1801634      2.88%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1395190      2.23%     96.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             584596      0.93%     97.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             640899      1.02%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             350271      0.56%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             502544      0.80%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       62624450                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558561                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           115358                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           51967                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9411481                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             411098                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10176813                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5312841                       # number of misc regfile writes
system.cpu1.numCycles                        64105174                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10891747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               38161335                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27202099                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1781367                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2864418                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9437115                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3180                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48836398                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              34393919                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29295476                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  9802101                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 62674                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                178592                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11335849                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2093377                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10806607                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        38029791                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        282155                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              7479                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9254897                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          7441                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    95227608                       # The number of ROB reads
system.cpu1.rob.rob_writes                   67828147                       # The number of ROB writes
system.cpu1.timesIdled                          18268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.451403                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4795299                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4821751                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           180961                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5023623                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             15494                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17580                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2086                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5072732                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1544                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6319                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           175597                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4401711                       # Number of branches committed
system.cpu2.commit.bw_lim_events               818455                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          25184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1748872                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31884596                       # Number of instructions committed
system.cpu2.commit.committedOps              31892596                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62401394                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.511088                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.740477                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     55754359     89.35%     89.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1724871      2.76%     92.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       677899      1.09%     93.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       159340      0.26%     93.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       126316      0.20%     93.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       145313      0.23%     93.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       409449      0.66%     94.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      2585392      4.14%     98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       818455      1.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62401394                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9789802                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               29279                       # Number of function calls committed.
system.cpu2.commit.int_insts                 26913643                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8860288                       # Number of loads committed
system.cpu2.commit.membars                      13045                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        13045      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17318273     54.30%     54.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            302      0.00%     54.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             372      0.00%     54.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       4291319     13.46%     67.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        504254      1.58%     69.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       164387      0.52%     69.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        174730      0.55%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       164490      0.52%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4728851     14.83%     85.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         41951      0.13%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      4137756     12.97%     98.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       352866      1.11%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         31892596                       # Class of committed instruction
system.cpu2.commit.refs                       9261424                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31884596                       # Number of Instructions Simulated
system.cpu2.committedOps                     31892596                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.012827                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.012827                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             49683660                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5371                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4542184                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              35003668                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1915751                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  9338849                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                178110                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13987                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1605681                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5072732                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   463037                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61564476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6438                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      36758749                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 366948                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.079041                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            974101                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4810793                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.572761                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          62722051                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.586394                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.956372                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37887797     60.41%     60.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19287171     30.75%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  561568      0.90%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4419523      7.05%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  155924      0.25%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9221      0.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  366009      0.58%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   33624      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            62722051                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10144731                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 9485116                       # number of floating regfile writes
system.cpu2.idleCycles                        1456138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              177823                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4512507                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.554902                       # Inst execution rate
system.cpu2.iew.exec_refs                    12578335                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    404509                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               27181967                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9376644                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             13721                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           175691                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              412083                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33621642                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12173826                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           188023                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             35612608                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                207445                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9309097                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                178110                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9752546                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       500898                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5045                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          374                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       516356                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        10947                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           374                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        15868                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        161955                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 27959258                       # num instructions consuming a value
system.cpu2.iew.wb_count                     32360227                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.854343                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 23886806                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.504225                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      32375505                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39111913                       # number of integer regfile reads
system.cpu2.int_regfile_writes               17990489                       # number of integer regfile writes
system.cpu2.ipc                              0.496814                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.496814                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            15229      0.04%      0.04% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             17825947     49.79%     49.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 309      0.00%     49.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  372      0.00%     49.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            4307627     12.03%     61.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     61.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             512030      1.43%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            165225      0.46%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             174730      0.49%     64.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            165257      0.46%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6703137     18.72%     83.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              45059      0.13%     83.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        5531939     15.45%     99.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        353770      0.99%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              35800631                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12395698                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           23606677                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      9837923                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10678794                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2107760                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.058875                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 453749     21.53%     21.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  102      0.00%     21.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1915      0.09%     21.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                 425      0.02%     21.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               810707     38.46%     60.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 255      0.01%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     60.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                468869     22.24%     82.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   22      0.00%     82.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           371713     17.64%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              25497464                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         112849656                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     22522304                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24672268                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  33594527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 35800631                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              27115                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1729046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            25260                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          1931                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1566208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     62722051                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.570782                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.393628                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48512678     77.35%     77.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6287711     10.02%     87.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2636096      4.20%     91.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1805299      2.88%     94.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1408322      2.25%     96.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             586586      0.94%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             638205      1.02%     98.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             347849      0.55%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             499305      0.80%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       62722051                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.557832                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           117748                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           53214                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9376644                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             412083                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               10146302                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5299180                       # number of misc regfile writes
system.cpu2.numCycles                        64178189                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10817531                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               38285916                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27102931                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1793904                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2853725                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               9466595                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4140                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             48682139                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              34286469                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           29201924                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  9744905                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 61337                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                178110                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11366937                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2098993                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10783675                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        37898464                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        292458                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              7476                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9254992                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          7451                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    95211108                       # The number of ROB reads
system.cpu2.rob.rob_writes                   67603630                       # The number of ROB writes
system.cpu2.timesIdled                          17874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.297250                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4794106                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4828035                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           184619                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5032966                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             15298                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17286                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1988                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5081895                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1711                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6246                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           179083                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4392409                       # Number of branches committed
system.cpu3.commit.bw_lim_events               836441                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          24889                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1793345                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            31831317                       # Number of instructions committed
system.cpu3.commit.committedOps              31839194                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62500321                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.509424                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.737467                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     55838635     89.34%     89.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1747329      2.80%     92.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       679575      1.09%     93.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       179696      0.29%     93.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       106942      0.17%     93.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       147053      0.24%     93.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       413484      0.66%     94.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2551166      4.08%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       836441      1.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62500321                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9789451                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               29440                       # Number of function calls committed.
system.cpu3.commit.int_insts                 26855173                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8842620                       # Number of loads committed
system.cpu3.commit.membars                      12965                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        12965      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17270204     54.24%     54.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            310      0.00%     54.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             372      0.00%     54.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       4286106     13.46%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     67.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        511285      1.61%     69.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       167959      0.53%     69.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        174557      0.55%     70.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       168096      0.53%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4723704     14.84%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         42188      0.13%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      4125162     12.96%     98.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       356286      1.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         31839194                       # Class of committed instruction
system.cpu3.commit.refs                       9247340                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   31831317                       # Number of Instructions Simulated
system.cpu3.committedOps                     31839194                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.016881                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.016881                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             49745994                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5570                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4534755                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              35015491                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1921452                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9372487                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                181597                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14525                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1607167                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5081895                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   475162                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     61693749                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6217                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      36816889                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 374266                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.079157                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            947815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4809404                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.573472                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          62828697                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.586351                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.959542                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                38000600     60.48%     60.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19273071     30.68%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  561637      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4409336      7.02%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  158619      0.25%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10857      0.02%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  376667      0.60%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   36706      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            62828697                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10159435                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 9486016                       # number of floating regfile writes
system.cpu3.idleCycles                        1371284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              181568                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4505679                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.554825                       # Inst execution rate
system.cpu3.iew.exec_refs                    12612411                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    407884                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               27242848                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9372665                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             13572                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           185373                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              415975                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           33612227                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             12204527                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           190960                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             35619777                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                207572                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9330371                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                181597                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9771244                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       505609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            5157                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       530045                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        11255                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           467                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        16673                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        164895                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 27921001                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32324139                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.853426                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 23828511                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.503491                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32339832                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                39090950                       # number of integer regfile reads
system.cpu3.int_regfile_writes               17957095                       # number of integer regfile writes
system.cpu3.ipc                              0.495815                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.495815                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            15074      0.04%      0.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17790178     49.68%     49.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 313      0.00%     49.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  372      0.00%     49.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            4304219     12.02%     61.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             519785      1.45%     63.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            168945      0.47%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             174557      0.49%     64.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            168916      0.47%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             6727670     18.79%     83.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              44901      0.13%     83.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        5538507     15.47%     99.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        357300      1.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              35810737                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12436710                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           23669485                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      9842319                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10711949                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2131748                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.059528                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 451656     21.19%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   79      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 2260      0.11%     21.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                 407      0.02%     21.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               828729     38.88%     60.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 207      0.01%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     60.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                475587     22.31%     82.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   24      0.00%     82.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           372799     17.49%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              25490701                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         112937897                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     22481820                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24673778                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  33585398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 35810737                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              26829                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1773033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25463                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          1940                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1601978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     62828697                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.569974                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.390219                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           48591194     77.34%     77.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6299356     10.03%     87.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2632884      4.19%     91.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1826429      2.91%     94.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1430942      2.28%     96.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             574511      0.91%     97.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             636767      1.01%     98.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             343511      0.55%     99.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             493103      0.78%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       62828697                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.557800                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           121880                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           55570                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9372665                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             415975                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               10157611                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5308003                       # number of misc regfile writes
system.cpu3.numCycles                        64199981                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10796642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               38351477                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27055275                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1791224                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2860108                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               9490379                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3882                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             48686929                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              34286505                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29200923                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  9779334                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 67792                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                181597                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11378546                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2145648                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10819445                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        37867484                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        277635                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              7446                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9210116                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          7396                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    95283393                       # The number of ROB reads
system.cpu3.rob.rob_writes                   67593484                       # The number of ROB writes
system.cpu3.timesIdled                          16937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2294093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4091415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4659076                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       471002                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3742564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1792621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10961129                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2263623                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2189162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       177302                       # Transaction distribution
system.membus.trans_dist::WritebackClean           30                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1620490                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13224                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5940                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85267                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2189162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6365132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6365132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    156867136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156867136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14237                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2293593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2293593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2293593                       # Request fanout histogram
system.membus.respLayer1.occupancy        11907570750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          5390445574                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2326                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1164                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    16227019314923.109375                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   553624267702035.437500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1163     99.91%     99.91% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 18888245075961000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1164                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32088513000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 18888250482570500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       442125                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          442125                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       442125                       # number of overall hits
system.cpu2.icache.overall_hits::total         442125                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        20912                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20912                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        20912                       # number of overall misses
system.cpu2.icache.overall_misses::total        20912                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1246585500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1246585500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1246585500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1246585500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       463037                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       463037                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       463037                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       463037                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.045163                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.045163                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.045163                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.045163                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59611.012816                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59611.012816                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59611.012816                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59611.012816                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          619                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.272727                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19716                       # number of writebacks
system.cpu2.icache.writebacks::total            19716                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1196                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1196                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1196                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1196                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19716                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19716                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19716                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19716                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1156575000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1156575000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1156575000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1156575000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.042580                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.042580                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.042580                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.042580                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58661.746805                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58661.746805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58661.746805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58661.746805                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19716                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       442125                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         442125                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        20912                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20912                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1246585500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1246585500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       463037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       463037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.045163                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.045163                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59611.012816                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59611.012816                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1196                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1196                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19716                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19716                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1156575000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1156575000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.042580                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.042580                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58661.746805                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58661.746805                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             479377                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19748                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            24.274711                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           945790                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          945790                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4200179                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4200179                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4200179                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4200179                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5283789                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5283789                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5283789                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5283789                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 297960269419                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 297960269419                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 297960269419                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 297960269419                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9483968                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9483968                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9483968                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9483968                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.557129                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.557129                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.557129                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.557129                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 56391.401969                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56391.401969                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 56391.401969                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56391.401969                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     10613587                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        14710                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           551574                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            258                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    19.242363                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    57.015504                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1348981                       # number of writebacks
system.cpu2.dcache.writebacks::total          1348981                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3928770                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3928770                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3928770                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3928770                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1355019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1355019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1355019                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1355019                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  62023472200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  62023472200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  62023472200                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  62023472200                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.142875                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.142875                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.142875                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.142875                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 45773.138384                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45773.138384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 45773.138384                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45773.138384                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1348981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3962483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3962483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5130304                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5130304                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 285243854000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 285243854000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9092787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9092787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.564217                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.564217                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 55599.795646                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55599.795646                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3797624                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3797624                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1332680                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1332680                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60218150000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60218150000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.146565                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.146565                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 45185.753519                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45185.753519                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       237696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        237696                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       153485                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       153485                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  12716415419                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12716415419                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       391181                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       391181                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.392363                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.392363                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 82851.193400                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82851.193400                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       131146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       131146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22339                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22339                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1805322200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1805322200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.057107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 80814.817136                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80814.817136                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3540                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3540                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     30756000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     30756000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.238218                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.238218                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27783.197832                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27783.197832                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          269                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          269                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          838                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          838                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17978500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17978500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.180331                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.180331                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 21454.057279                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21454.057279                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1724                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1615                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1615                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     14172500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     14172500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         3339                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3339                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.483678                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.483678                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8775.541796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8775.541796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1578                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1578                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     12768500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     12768500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.472597                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.472597                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8091.571610                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8091.571610                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3624000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3624000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3450000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3450000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1234                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1234                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5085                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5085                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    119521000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    119521000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6319                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6319                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.804716                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.804716                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23504.621436                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23504.621436                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5085                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5085                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    114436000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    114436000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.804716                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.804716                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22504.621436                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22504.621436                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.000002                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5571164                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1358334                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.101468                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.000002                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.937500                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20354848                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20354848                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2218                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17016441866350.451172                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   566930888488838.875000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1109     99.91%     99.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 18888245076291000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    32099434500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 18888250471649000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       455278                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          455278                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       455278                       # number of overall hits
system.cpu3.icache.overall_hits::total         455278                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19884                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19884                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19884                       # number of overall misses
system.cpu3.icache.overall_misses::total        19884                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1166782500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1166782500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1166782500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1166782500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       475162                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       475162                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       475162                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       475162                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.041847                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.041847                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.041847                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.041847                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58679.465902                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58679.465902                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58679.465902                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58679.465902                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        18683                       # number of writebacks
system.cpu3.icache.writebacks::total            18683                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1201                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1201                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        18683                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        18683                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        18683                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        18683                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1081794000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1081794000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1081794000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1081794000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.039319                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.039319                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.039319                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.039319                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57902.585238                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57902.585238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57902.585238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57902.585238                       # average overall mshr miss latency
system.cpu3.icache.replacements                 18683                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       455278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         455278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19884                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19884                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1166782500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1166782500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       475162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       475162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.041847                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.041847                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58679.465902                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58679.465902                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1201                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1201                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        18683                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        18683                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1081794000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1081794000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.039319                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.039319                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57902.585238                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57902.585238                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             486852                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            18715                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            26.013999                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           969007                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          969007                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4239641                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4239641                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4239641                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4239641                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5238866                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5238866                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5238866                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5238866                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 295917183987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 295917183987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 295917183987                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 295917183987                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9478507                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9478507                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9478507                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9478507                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.552710                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.552710                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.552710                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.552710                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 56484.969073                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56484.969073                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 56484.969073                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56484.969073                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     10371100                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        14337                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           556780                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            228                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    18.626926                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    62.881579                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1358995                       # number of writebacks
system.cpu3.dcache.writebacks::total          1358995                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3873553                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3873553                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3873553                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3873553                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1365313                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1365313                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1365313                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1365313                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  62190251082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  62190251082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  62190251082                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  62190251082                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.144043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.144043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.144043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.144043                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 45550.178664                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45550.178664                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 45550.178664                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45550.178664                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1358995                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3989437                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3989437                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5094165                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5094165                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 284658083500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 284658083500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9083602                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9083602                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.560809                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.560809                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 55879.242918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55879.242918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3751754                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3751754                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1342411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1342411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60568249000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60568249000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147784                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147784                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 45119.005282                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45119.005282                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       250204                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        250204                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       144701                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       144701                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  11259100487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11259100487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       394905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       394905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.366420                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.366420                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77809.417260                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77809.417260                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       121799                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       121799                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22902                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22902                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1622002082                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1622002082                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057994                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057994                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 70823.599773                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70823.599773                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3545                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3545                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          959                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          959                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     26778500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     26778500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.212922                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.212922                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27923.357664                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27923.357664                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          178                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          781                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          781                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.173401                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.173401                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24760.563380                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24760.563380                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1754                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1543                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1543                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     13054000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     13054000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3297                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3297                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468001                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468001                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8460.142579                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8460.142579                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1511                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1511                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     11678000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     11678000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.458295                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.458295                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7728.656519                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7728.656519                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2844000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2844000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2709000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2709000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4959                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4959                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    120060000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    120060000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6246                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6246                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.793948                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.793948                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 24210.526316                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 24210.526316                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4958                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4958                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    115101000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    115101000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.793788                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.793788                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 23215.207745                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 23215.207745                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.000002                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5620711                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1367988                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.108743                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.000002                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.937500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20353070                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20353070                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1027                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          514                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    36747559249883.265625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   833124775665838.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          513     99.81%     99.81% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1      0.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 18888245085948500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            514                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    37116643500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 18888245454440000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       594991                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          594991                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       594991                       # number of overall hits
system.cpu0.icache.overall_hits::total         594991                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        88776                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         88776                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        88776                       # number of overall misses
system.cpu0.icache.overall_misses::total        88776                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6530642000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6530642000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6530642000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6530642000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       683767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       683767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       683767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       683767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.129834                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.129834                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.129834                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.129834                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73563.147698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73563.147698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73563.147698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73563.147698                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1292                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.680000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        83222                       # number of writebacks
system.cpu0.icache.writebacks::total            83222                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5556                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5556                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5556                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5556                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        83220                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        83220                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        83220                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        83220                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6125281000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6125281000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6125281000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6125281000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.121708                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.121708                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.121708                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.121708                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73603.472723                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73603.472723                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73603.472723                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73603.472723                       # average overall mshr miss latency
system.cpu0.icache.replacements                 83222                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       594991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         594991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        88776                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        88776                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6530642000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6530642000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       683767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       683767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.129834                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.129834                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73563.147698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73563.147698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5556                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5556                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        83220                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        83220                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6125281000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6125281000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.121708                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.121708                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73603.472723                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73603.472723                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             678385                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            83254                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.148377                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1450756                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1450756                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5040173                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5040173                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5040173                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5040173                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5022076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5022076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5022076                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5022076                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 294394591737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 294394591737                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 294394591737                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 294394591737                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10062249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10062249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10062249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10062249                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.499101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.499101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.499101                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.499101                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 58620.098887                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58620.098887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 58620.098887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58620.098887                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9149911                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        15259                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           469103                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            355                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.505121                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    42.983099                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1271008                       # number of writebacks
system.cpu0.dcache.writebacks::total          1271008                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3746508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3746508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746508                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1275568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1275568                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1275568                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1275568                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  61638986909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  61638986909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  61638986909                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  61638986909                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.126768                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.126768                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.126768                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.126768                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 48322.776135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48322.776135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 48322.776135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48322.776135                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1271008                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      4649932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4649932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4814782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4814782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 278542921500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 278542921500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      9464714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9464714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.508709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.508709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57851.616439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57851.616439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3578772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3578772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1236010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1236010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  58484369500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  58484369500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.130591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.130591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47317.068228                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47317.068228                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       390241                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        390241                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       207294                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       207294                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  15851670237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  15851670237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       597535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       597535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.346915                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.346915                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76469.508220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76469.508220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       167736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       167736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39558                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39558                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3154617409                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3154617409                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79746.635548                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79746.635548                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     35062000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     35062000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.187006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31558.955896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31558.955896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          179                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          179                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.030130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.030130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8262.569832                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8262.569832                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16771500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16771500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5103                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5103                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.423672                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.423672                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7757.400555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7757.400555                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2098                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2098                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     14776500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14776500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.411131                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.411131                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7043.136320                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7043.136320                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1174000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1174000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1071000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1071000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2541                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2541                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4647                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4647                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    139467000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    139467000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         7188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         7188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.646494                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.646494                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 30012.265978                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 30012.265978                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4647                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4647                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    134820000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    134820000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.646494                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.646494                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 29012.265978                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 29012.265978                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           30.000004                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6335017                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1277734                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.958009                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    30.000004                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21438665                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21438665                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              694509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              781471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              792258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              802049                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3103653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10806                       # number of overall hits
system.l2.overall_hits::.cpu0.data             694509                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7555                       # number of overall hits
system.l2.overall_hits::.cpu1.data             781471                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7679                       # number of overall hits
system.l2.overall_hits::.cpu2.data             792258                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7326                       # number of overall hits
system.l2.overall_hits::.cpu3.data             802049                       # number of overall hits
system.l2.overall_hits::total                 3103653                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             72415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            573536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12032                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            554253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            557859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            557271                       # number of demand (read+write) misses
system.l2.demand_misses::total                2350760                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            72415                       # number of overall misses
system.l2.overall_misses::.cpu0.data           573536                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12032                       # number of overall misses
system.l2.overall_misses::.cpu1.data           554253                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12037                       # number of overall misses
system.l2.overall_misses::.cpu2.data           557859                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11357                       # number of overall misses
system.l2.overall_misses::.cpu3.data           557271                       # number of overall misses
system.l2.overall_misses::total               2350760                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5868839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  50629888999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1043792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49351849496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1034023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  49730750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    965452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49755348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208379943995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5868839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  50629888999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1043792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49351849496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1034023500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  49730750000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    965452500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49755348500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208379943995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           83221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1268045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1335724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1350117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           18683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1359320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5454413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          83221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1268045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1335724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1350117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          18683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1359320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5454413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.870153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.452299                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.614285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.414946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.610519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.413193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.607879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.409963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.430983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.870153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.452299                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.614285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.414946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.610519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.413193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.607879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.409963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.430983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81044.521163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88276.741127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86751.329787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89042.097194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85903.755088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 89145.733958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85009.465528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 89283.936361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88643.648860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81044.521163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88276.741127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86751.329787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89042.097194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85903.755088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 89145.733958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85009.465528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 89283.936361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88643.648860                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              177292                       # number of writebacks
system.l2.writebacks::total                    177292                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            630                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          15932                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1923                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          17523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2005                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          17344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          18059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               75125                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           630                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         15932                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1923                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         17523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2005                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         17344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         18059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              75125                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        71785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       557604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       536730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       540515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       539212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2275635                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        71785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       557604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       536730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       540515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       539212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2275635                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5115354008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44237846541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    807497506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43076856010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    794117506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  43432795523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    750953505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  43420018508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181635439107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5115354008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44237846541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    807497506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43076856010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    794117506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  43432795523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    750953505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  43420018508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 181635439107                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.862583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.439735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.516108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.401827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.508825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.400347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.516405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.396678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.417210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.862583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.439735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.516108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.401827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.508825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.400347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.516405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.396678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.417210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71259.371846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79335.597558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79879.068751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80257.962122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79158.443581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 80354.468466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 77835.147699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 80524.948458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79817.474730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71259.371846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79335.597558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79879.068751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80257.962122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79158.443581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 80354.468466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 77835.147699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 80524.948458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79817.474730                       # average overall mshr miss latency
system.l2.replacements                        4052677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       253990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           253990                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           10                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             10                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       254000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       254000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000039                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000039                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           10                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           10                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000039                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000039                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2315146                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2315146                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           30                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             30                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2315176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2315176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           30                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           30                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             159                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             126                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  444                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           396                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           744                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           784                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           770                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2694                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1118500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2226000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1601500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1875000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6821000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          881                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          896                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.947368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.844495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.831389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.859375                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.858509                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2824.494949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2991.935484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2042.729592                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2435.064935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2531.922791                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              59                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          389                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          720                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          772                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          754                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2635                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8196000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15283998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     15979500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     15820500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     55279998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.930622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.817253                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.818664                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.841518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.839707                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21069.408740                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21227.775000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20698.834197                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20982.095491                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20979.126376                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                197                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          289                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          261                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          271                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1046                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2374500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1800500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1000000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1684000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6859000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          327                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          322                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          287                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.941368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.798165                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.841615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.783972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.841512                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8216.262976                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6898.467433                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3690.036900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  7484.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6557.361377                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          285                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          251                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          268                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1021                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5909499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5130000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5506500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4623500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21169499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.928339                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.767584                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.832298                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.756098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.821400                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20735.084211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20438.247012                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20546.641791                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21306.451613                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20734.083252                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4923                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20300                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          17606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          17676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3127431000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1752594000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1764462000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1568338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8212825500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            106754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.889484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.781482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.781398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.730198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.809843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90492.795139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99545.268658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 99822.471147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94409.974717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94996.477896                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        34560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        17676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2781824014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1576532004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1587698008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1402218001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7348272027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.889484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.781437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.781398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.730198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.809834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80492.592998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89550.241636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 89822.245304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84409.944679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84997.305206                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        72415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           107841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5868839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1043792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1034023500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    965452500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8912107000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        83221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        18683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         141207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.870153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.614285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.610519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.607879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.763709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81044.521163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86751.329787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85903.755088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85009.465528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82641.175434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          630                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1923                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2005                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1709                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        71785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9648                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5115354008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    807497506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    794117506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    750953505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7467922525                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.862583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.516108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.508825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.516405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.719327                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71259.371846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79879.068751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 79158.443581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 77835.147699                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73521.989141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       690215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       776548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       787313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       795911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3049987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       538976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       536647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       540183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       540659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2156465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47502457999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47599255496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  47966288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  48187010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 191255011495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1229191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1313195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1327496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1336570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5206452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.438480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.408658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.406919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.404512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.414191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88134.644212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88697.515305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 88796.367157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 89126.436441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88689.133139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        17522                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        17344                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        18059                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68857                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       523044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       519125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       522839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       522600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2087608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  41456022527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41500324006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41845097515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42017800507                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 166819244555                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.425519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.395314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.393854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.391001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.400966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79259.149377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79942.834589                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 80034.384419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 80401.455237                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79909.276337                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     7953236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4052741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.962434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.000008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.000013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        2.999996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.000009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        5.999991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        9.999994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.046875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.156250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68276477                       # Number of tag accesses
system.l2.tags.data_accesses                 68276477                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4594304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      35685568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        646976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      34345792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        642048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      34590656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        617472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      34395072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          145517888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4594304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       646976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       642048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       617472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6500800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11347328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11347328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          71786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         557587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         536653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         540479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         537423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2273717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       177302                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             177302                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst              243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             1889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst               34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             1818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst               34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data             1831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst               33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data             1821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  7704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst          243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst           34                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst           34                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst           33                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks            601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks            601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst             243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            1889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst              34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            1818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst              34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data            1831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst              33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data            1821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 8305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    133346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     71786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    542991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    523849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    526457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    525119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000272294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          4855869154                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             125678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2273717                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     177332                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2273717                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   177332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53726                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43986                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             70571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            137196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            125201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            122938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            254075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            551446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            210756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            71962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            72050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            74817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            72717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            72506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            68281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45868135250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11099955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             87492966500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20661.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39411.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1847802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119662                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2273717                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               177332                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  395749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  528439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  471765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  338815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  212723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  122610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   36813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   19513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       385891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.306776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.485063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.943955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119255     30.90%     30.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93334     24.19%     55.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36401      9.43%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17860      4.63%     69.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11004      2.85%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8395      2.18%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6672      1.73%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5719      1.48%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87251     22.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       385891                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     267.185100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    135.917446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    309.024819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2692     32.40%     32.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1931     23.24%     55.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          329      3.96%     59.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          555      6.68%     66.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          373      4.49%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          321      3.86%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          208      2.50%     77.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          201      2.42%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          219      2.64%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          214      2.58%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          207      2.49%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          222      2.67%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          134      1.61%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          158      1.90%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          141      1.70%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          118      1.42%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           87      1.05%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           67      0.81%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           61      0.73%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           45      0.54%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           17      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.045493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.354669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8120     97.73%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      0.59%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               83      1.00%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.51%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8309                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              142079424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3438464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8534464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               145517888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11349248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37495739000                       # Total gap between requests
system.mem_ctrls.avgGap                      15297.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4594304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34751424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       646976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33526336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       642048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33693248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       617472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     33607616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8534464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 243.235666488468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1839.840327950290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 34.252770073997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1774.980646007818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 33.991867581594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1783.817447308934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 32.690743463638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1779.283842960432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 451.839068368535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        71786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       557587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       536653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       540479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       537423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       177332                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2147239500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  21175690250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    383926000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20862351000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    373243750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  21068798250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    346582250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  21135135500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 935889806000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29911.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37977.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37978.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38874.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     37205.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     38981.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     35922.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     39326.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5277613.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            648868920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            344900985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5072991420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          159136920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1491025076464560.250000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     272414391523530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7023698914528320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       8787144608414655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216706                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 18257526926103120                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 630721267280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34313092250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2106300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1119555360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10777744320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          536955300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1491025076464560.250000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     272415286203510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     7023698161113600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8787153064336650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.217154                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 18257525042254616                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 630721267280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36196941250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2112                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1057                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17869678825945.601562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   580970546260038.750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1056     99.91%     99.91% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 18888245075360000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1057                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32052059000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 18888250519024500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       441329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          441329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       441329                       # number of overall hits
system.cpu1.icache.overall_hits::total         441329                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20749                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20749                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20749                       # number of overall misses
system.cpu1.icache.overall_misses::total        20749                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1249807999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1249807999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1249807999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1249807999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       462078                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       462078                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       462078                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       462078                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.044904                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.044904                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.044904                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.044904                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60234.613668                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60234.613668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60234.613668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60234.613668                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          437                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.700000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19587                       # number of writebacks
system.cpu1.icache.writebacks::total            19587                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1162                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1162                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1162                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1162                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19587                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19587                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19587                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19587                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1164448999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1164448999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1164448999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1164448999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.042389                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.042389                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.042389                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.042389                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59450.094399                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59450.094399                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59450.094399                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59450.094399                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19587                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       441329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         441329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1249807999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1249807999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       462078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       462078                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.044904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.044904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60234.613668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60234.613668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1162                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1162                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19587                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19587                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1164448999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1164448999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.042389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.042389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59450.094399                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59450.094399                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             476632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19619                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            24.294408                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           943743                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          943743                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4221509                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4221509                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4221509                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4221509                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5298217                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5298217                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5298217                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5298217                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 298118697498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 298118697498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 298118697498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 298118697498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      9519726                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9519726                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      9519726                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9519726                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.556551                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.556551                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.556551                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.556551                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 56267.740166                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56267.740166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 56267.740166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56267.740166                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10302079                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        11595                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           534761                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            215                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.264829                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.930233                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1334317                       # number of writebacks
system.cpu1.dcache.writebacks::total          1334317                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3958136                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3958136                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3958136                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3958136                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1340081                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1340081                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1340081                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1340081                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61488558713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61488558713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61488558713                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61488558713                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140769                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140769                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140769                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140769                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 45884.210516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45884.210516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 45884.210516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45884.210516                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1334317                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3986111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3986111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5143332                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5143332                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 285346934000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 285346934000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9129443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9129443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.563379                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.563379                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55479.003494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55479.003494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3825260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3825260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1318072                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1318072                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59696215500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59696215500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 45290.557344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45290.557344                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       235398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        235398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       154885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       154885                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12771763498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12771763498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       390283                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       390283                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396853                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396853                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82459.653924                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82459.653924                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       132876                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       132876                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22009                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22009                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1792343213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1792343213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81436.830978                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81436.830978                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39560000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39560000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.247074                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.247074                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34701.754386                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34701.754386                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          859                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          859                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.186173                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.186173                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25122.817229                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25122.817229                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1832                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1551                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1551                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14242000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14242000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         3383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458469                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9182.462927                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9182.462927                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1505                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1505                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12866000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12866000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.444871                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.444871                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8548.837209                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8548.837209                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2743000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2743000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2614000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2614000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1203                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1203                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4912                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4912                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    117215000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    117215000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6115                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6115                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.803271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.803271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23862.988599                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23862.988599                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4912                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4912                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    112303000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    112303000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.803271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.803271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22862.988599                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22862.988599                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5577333                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1343544                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.151210                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20411192                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20411192                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 18888282571083500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5372306                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           24                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       431292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5200506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3875389                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11755                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17906                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          541                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115820                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        141207                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5231122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       249665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3822320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4018733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        59148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4063004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        56049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4092217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16419897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10652416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    162499392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2507136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    170882560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2523648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    172742208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2391424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    173972096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              698170880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4100483                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13540416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9559290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.885522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.012023                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4350095     45.51%     45.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2990292     31.28%     76.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1300157     13.60%     90.39% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 800630      8.38%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 118116      1.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9559290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10935238162                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2068824357                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          30614954                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2083895533                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          28917802                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1948066172                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         125224617                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2046683918                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30396547                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
