Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Apr  5 16:50:29 2023
| Host         : theo-ubuntu running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tdoa_timing_summary_routed.rpt -pb tdoa_timing_summary_routed.pb -rpx tdoa_timing_summary_routed.rpx -warn_on_violation
| Design       : tdoa
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (1)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: i_axis_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  133          inf        0.000                      0                  133           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 3.153ns (48.195%)  route 3.389ns (51.805%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[5]/C
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[5]/Q
                         net (fo=1, routed)           3.389     3.907    axis_out_tdata_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.635     6.541 r  axis_out_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.541    axis_out_tdata[5]
    W19                                                               r  axis_out_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 3.152ns (48.193%)  route 3.389ns (51.807%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[0]/C
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[0]/Q
                         net (fo=1, routed)           3.389     3.907    axis_out_tdata_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.634     6.541 r  axis_out_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.541    axis_out_tdata[0]
    T19                                                               r  axis_out_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.534ns  (logic 3.146ns (48.139%)  route 3.389ns (51.861%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[2]/C
    SLICE_X98Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[2]/Q
                         net (fo=1, routed)           3.389     3.907    axis_out_tdata_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.628     6.534 r  axis_out_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.534    axis_out_tdata[2]
    P15                                                               r  axis_out_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 3.156ns (48.494%)  route 3.352ns (51.506%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[6]/C
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[6]/Q
                         net (fo=1, routed)           3.352     3.870    axis_out_tdata_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.638     6.508 r  axis_out_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.508    axis_out_tdata[6]
    W18                                                               r  axis_out_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 3.127ns (48.189%)  route 3.362ns (51.811%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[3]/C
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[3]/Q
                         net (fo=1, routed)           3.362     3.880    axis_out_tdata_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.609     6.489 r  axis_out_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.489    axis_out_tdata[3]
    P18                                                               r  axis_out_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.391ns  (logic 3.150ns (49.295%)  route 3.241ns (50.705%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[1]/C
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[1]/Q
                         net (fo=1, routed)           3.241     3.759    axis_out_tdata_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.632     6.391 r  axis_out_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.391    axis_out_tdata[1]
    P16                                                               r  axis_out_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.374ns  (logic 3.169ns (49.718%)  route 3.205ns (50.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[7]/C
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[7]/Q
                         net (fo=1, routed)           3.205     3.723    axis_out_tdata_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         2.651     6.374 r  axis_out_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.374    axis_out_tdata[7]
    V18                                                               r  axis_out_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 3.142ns (49.396%)  route 3.219ns (50.604%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[4]/C
    SLICE_X98Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[4]/Q
                         net (fo=1, routed)           3.219     3.737    axis_out_tdata_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.624     6.361 r  axis_out_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.361    axis_out_tdata[4]
    N17                                                               r  axis_out_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 3.197ns (55.862%)  route 2.526ns (44.138%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[40]/C
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[40]/Q
                         net (fo=1, routed)           2.526     3.044    axis_out_tdata_OBUF[40]
    W13                  OBUF (Prop_obuf_I_O)         2.679     5.723 r  axis_out_tdata_OBUF[40]_inst/O
                         net (fo=0)                   0.000     5.723    axis_out_tdata[40]
    W13                                                               r  axis_out_tdata[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/o_data_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_out_tdata[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 3.212ns (59.414%)  route 2.194ns (40.586%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/o_data_reg[41]/C
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  axi_xadc_sampler_0/inst/o_data_reg[41]/Q
                         net (fo=1, routed)           2.194     2.712    axis_out_tdata_OBUF[41]
    V12                  OBUF (Prop_obuf_I_O)         2.694     5.406 r  axis_out_tdata_OBUF[41]_inst/O
                         net (fo=0)                   0.000     5.406    axis_out_tdata[41]
    V12                                                               r  axis_out_tdata[41] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[13]/C
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[13]/Q
                         net (fo=2, routed)           0.116     0.280    axi_xadc_sampler_0/inst/clock_counter_reg[13]
    SLICE_X113Y72        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[14]/C
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[14]/Q
                         net (fo=2, routed)           0.128     0.292    axi_xadc_sampler_0/inst/clock_counter_reg[14]
    SLICE_X113Y72        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.674%)  route 0.180ns (52.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[6]/C
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[6]/Q
                         net (fo=2, routed)           0.180     0.344    axi_xadc_sampler_0/inst/clock_counter_reg[6]
    SLICE_X113Y67        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.361%)  route 0.182ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[4]/C
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[4]/Q
                         net (fo=2, routed)           0.182     0.346    axi_xadc_sampler_0/inst/clock_counter_reg[4]
    SLICE_X113Y67        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.361%)  route 0.182ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[8]/C
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[8]/Q
                         net (fo=2, routed)           0.182     0.346    axi_xadc_sampler_0/inst/clock_counter_reg[8]
    SLICE_X113Y68        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.311%)  route 0.183ns (52.689%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[7]/C
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[7]/Q
                         net (fo=2, routed)           0.183     0.347    axi_xadc_sampler_0/inst/clock_counter_reg[7]
    SLICE_X113Y67        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/reset_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/reset_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/reset_reg[1]/C
    SLICE_X102Y110       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  axi_xadc_sampler_0/inst/reset_reg[1]/Q
                         net (fo=5, routed)           0.101     0.249    axi_xadc_sampler_0/inst/reset_reg[1]
    SLICE_X102Y110       LUT3 (Prop_lut3_I0_O)        0.098     0.347 r  axi_xadc_sampler_0/inst/reset[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    axi_xadc_sampler_0/inst/reset[2]_i_1_n_0
    SLICE_X102Y110       FDSE                                         r  axi_xadc_sampler_0/inst/reset_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.174%)  route 0.184ns (52.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[5]/C
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.184     0.348    axi_xadc_sampler_0/inst/clock_counter_reg[5]
    SLICE_X113Y67        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.152%)  route 0.184ns (52.848%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[17]/C
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[17]/Q
                         net (fo=2, routed)           0.184     0.348    axi_xadc_sampler_0/inst/clock_counter_reg[17]
    SLICE_X113Y73        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_xadc_sampler_0/inst/clock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_xadc_sampler_0/inst/o_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.039%)  route 0.200ns (54.961%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE                         0.000     0.000 r  axi_xadc_sampler_0/inst/clock_counter_reg[20]/C
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  axi_xadc_sampler_0/inst/clock_counter_reg[20]/Q
                         net (fo=2, routed)           0.200     0.364    axi_xadc_sampler_0/inst/clock_counter_reg[20]
    SLICE_X113Y75        FDRE                                         r  axi_xadc_sampler_0/inst/o_data_reg[28]/D
  -------------------------------------------------------------------    -------------------





