==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.583 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.29 seconds; current allocated memory: 253.811 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:230:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillC_inner' (krnl_mmult.cpp:233:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:243:17) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufA' (krnl_mmult.cpp:243:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_213_2'(krnl_mmult.cpp:213:39) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:213:39)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'writeC_inner'(krnl_mmult.cpp:270:17) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:270:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.66 seconds. CPU system time: 0.79 seconds. Elapsed time: 7.66 seconds; current allocated memory: 257.564 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 257.565 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 259.624 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.530 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_2' (krnl_mmult.cpp:213) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_3' (krnl_mmult.cpp:222) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:270) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:243) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C' (krnl_mmult.cpp:199) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_201_1' (krnl_mmult.cpp:201) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:246) in function 'krnl_mmult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:248) in function 'krnl_mmult' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.0.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.0.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.4.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.4.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.5.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.5.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.6.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.6.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.7.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.7.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'localA.0.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.0.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.4.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.4.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.5.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.5.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.6.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.6.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.7.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.7.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:214:44) to (krnl_mmult.cpp:214:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:243:26) in function 'krnl_mmult'... converting 153 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.17 seconds; current allocated memory: 286.185 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'readA' (krnl_mmult.cpp:212:25) in function 'krnl_mmult' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:221:25) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_k' (krnl_mmult.cpp:209:21) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'writeC' (krnl_mmult.cpp:268:22) in function 'krnl_mmult' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:197:17) in function 'krnl_mmult' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:223:44)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.63 seconds; current allocated memory: 338.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_VITIS_LOOP_213_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_213_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.36 seconds; current allocated memory: 342.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 345.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_VITIS_LOOP_222_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_VITIS_LOOP_222_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'readB_VITIS_LOOP_222_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 345.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 345.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.08 seconds; current allocated memory: 349.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 354.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 356.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 357.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.77 seconds; current allocated memory: 360.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 372.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_VITIS_LOOP_213_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_VITIS_LOOP_213_2' pipeline 'VITIS_LOOP_213_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_VITIS_LOOP_213_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_VITIS_LOOP_213_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.84 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.04 seconds; current allocated memory: 376.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_VITIS_LOOP_222_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_VITIS_LOOP_222_3' pipeline 'readB_VITIS_LOOP_222_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readB_VITIS_LOOP_222_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.09 seconds; current allocated memory: 388.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_mmult_Pipeline_systolic1' is 6912 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 397.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_writeC_inner' pipeline 'writeC_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_writeC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.51 seconds; current allocated memory: 420.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.583 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.57 seconds. Elapsed time: 1.03 seconds; current allocated memory: 252.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:234:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:247:17) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufB' (krnl_mmult.cpp:247:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'readA_inner'(krnl_mmult.cpp:216:21) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:216:21)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'writeC_inner'(krnl_mmult.cpp:274:17) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:274:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.67 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.56 seconds; current allocated memory: 257.142 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.143 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.200 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.107 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_inner' (krnl_mmult.cpp:216) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_inner' (krnl_mmult.cpp:226) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:274) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:247) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C' (krnl_mmult.cpp:200) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:203) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:250) in function 'krnl_mmult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:252) in function 'krnl_mmult' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.0.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.0.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.4.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.4.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.5.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.5.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.6.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.6.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.7.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.7.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'localA.0.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.0.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.4.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.4.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.5.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.5.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.6.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.6.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.7.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.7.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:247:26) in function 'krnl_mmult'... converting 153 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 285.764 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'readA' (krnl_mmult.cpp:214:25) in function 'krnl_mmult' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:224:25) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_k' (krnl_mmult.cpp:211:21) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'writeC' (krnl_mmult.cpp:272:22) in function 'krnl_mmult' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:197:17) in function 'krnl_mmult' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:227:44)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 338.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.94 seconds; current allocated memory: 342.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 344.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'readB_readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 345.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 345.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 349.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 354.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 355.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 356.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.1 seconds; current allocated memory: 360.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.87 seconds; current allocated memory: 372.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_inner' pipeline 'readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 376.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_readB_inner' pipeline 'readB_readB_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readB_readB_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.44 seconds; current allocated memory: 388.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_mmult_Pipeline_systolic1' is 6912 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 397.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_writeC_inner' pipeline 'writeC_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_writeC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.05 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.32 seconds; current allocated memory: 419.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.591 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.97 seconds. CPU system time: 0.8 seconds. Elapsed time: 1.28 seconds; current allocated memory: 252.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:234:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:237:21) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:247:17) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'localC' (krnl_mmult.cpp:247:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'readA_inner'(krnl_mmult.cpp:216:21) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:216:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'readB_inner'(krnl_mmult.cpp:226:21) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:226:21)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'writeC_inner'(krnl_mmult.cpp:274:17) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:274:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.26 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.18 seconds; current allocated memory: 257.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 259.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.180 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_inner' (krnl_mmult.cpp:216) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_inner' (krnl_mmult.cpp:226) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:274) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:247) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C' (krnl_mmult.cpp:200) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:203) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:250) in function 'krnl_mmult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:252) in function 'krnl_mmult' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.0.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.0.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.4.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.4.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.5.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.5.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.6.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.6.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.7.0' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.7.1' (krnl_mmult.cpp:178) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'localA.0.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.0.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.4.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.4.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.5.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.5.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.6.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.6.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.7.0' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.7.1' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:217:44) to (krnl_mmult.cpp:217:44) in function 'krnl_mmult'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:247:26) in function 'krnl_mmult'... converting 153 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.98 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 285.852 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'readA' (krnl_mmult.cpp:214:25) in function 'krnl_mmult' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'readB' (krnl_mmult.cpp:224:25) in function 'krnl_mmult' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_k' (krnl_mmult.cpp:211:21) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'writeC' (krnl_mmult.cpp:272:22) in function 'krnl_mmult' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:197:17) in function 'krnl_mmult' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:227:44)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 337.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 341.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 344.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 344.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 344.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 348.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 353.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 355.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 356.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.13 seconds; current allocated memory: 359.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.49 seconds; current allocated memory: 371.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_inner' pipeline 'readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.37 seconds; current allocated memory: 375.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_inner' pipeline 'readB_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readB_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.37 seconds; current allocated memory: 386.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_mmult_Pipeline_systolic1' is 6912 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 394.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_writeC_inner' pipeline 'writeC_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_writeC_inner/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.591 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.02 seconds. CPU system time: 0.94 seconds. Elapsed time: 1.37 seconds; current allocated memory: 252.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_C' (krnl_mmult.cpp:209:13) in function 'krnl_mmult' completely with a factor of 2 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:230:13) in function 'krnl_mmult' completely with a factor of 2 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 2 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 2 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:243:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'localC' (krnl_mmult.cpp:243:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:198:9)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:221:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.55 seconds. CPU system time: 0.99 seconds. Elapsed time: 7.63 seconds; current allocated memory: 256.085 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.886 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.899 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_inner' (krnl_mmult.cpp:200) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_inner' (krnl_mmult.cpp:223) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:267) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:243) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:246) in function 'krnl_mmult' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:248) in function 'krnl_mmult' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:243:22) in function 'krnl_mmult'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:267:26) in function 'krnl_mmult'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 278.675 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'readA' (krnl_mmult.cpp:198:17) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:221:21) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'writeC' (krnl_mmult.cpp:265:22) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:206:17) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:224:37)
INFO: [HLS 200-472] Inferring partial write operation for 'localA[0][0]' (krnl_mmult.cpp:201:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 312.209 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 312.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 313.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB_readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 313.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 313.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 313.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 314.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'writeC_writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 314.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 315.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 316.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 317.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_readA_inner' pipeline 'readA_readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_readA_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 317.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_readB_inner' pipeline 'readB_readB_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARREGION' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.583 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.27 seconds; current allocated memory: 252.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_C' (krnl_mmult.cpp:209:13) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:230:13) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 8 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:243:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufA' (krnl_mmult.cpp:243:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:198:9)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:221:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.58 seconds. CPU system time: 0.87 seconds. Elapsed time: 8.62 seconds; current allocated memory: 257.409 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 259.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 258.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_inner' (krnl_mmult.cpp:200) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_inner' (krnl_mmult.cpp:223) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:267) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:243) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:246) in function 'krnl_mmult' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:248) in function 'krnl_mmult' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[0]' in function 'krnl_mmult'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:243:22) in function 'krnl_mmult'... converting 129 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.79 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.02 seconds; current allocated memory: 284.068 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'readA' (krnl_mmult.cpp:198:17) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:221:21) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'writeC' (krnl_mmult.cpp:265:22) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:206:17) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:224:37)
INFO: [HLS 200-472] Inferring partial write operation for 'localA[0]' (krnl_mmult.cpp:201:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 326.111 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.81 seconds; current allocated memory: 327.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB_readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 328.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 331.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 336.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'writeC_writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 338.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 339.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 341.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.21 seconds; current allocated memory: 344.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_readA_inner' pipeline 'readA_readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_readA_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 345.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_inner' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_mmult krnl_mmult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.568 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.64 seconds. Elapsed time: 1.18 seconds; current allocated memory: 252.925 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_C' (krnl_mmult.cpp:209:13) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fill_bufAB' (krnl_mmult.cpp:230:13) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'fillAB_inner' (krnl_mmult.cpp:233:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:170:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolic1' (krnl_mmult.cpp:243:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufA' (krnl_mmult.cpp:243:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:198:9)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:221:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.74 seconds. CPU system time: 0.98 seconds. Elapsed time: 8.8 seconds; current allocated memory: 256.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.214 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 257.222 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_inner' (krnl_mmult.cpp:200) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_inner' (krnl_mmult.cpp:223) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:267) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (krnl_mmult.cpp:243) in function 'krnl_mmult' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'fill_C_inner' (krnl_mmult.cpp:212) in function 'krnl_mmult' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (krnl_mmult.cpp:246) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (krnl_mmult.cpp:248) in function 'krnl_mmult' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:185) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:188) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:191) in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[0]' in function 'krnl_mmult'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:243:22) in function 'krnl_mmult'... converting 33 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 279.802 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'readA' (krnl_mmult.cpp:198:17) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:221:21) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'writeC' (krnl_mmult.cpp:265:22) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:206:17) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_i' (krnl_mmult.cpp:195:13) in function 'krnl_mmult' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0]' (krnl_mmult.cpp:224:37)
INFO: [HLS 200-472] Inferring partial write operation for 'localA[0]' (krnl_mmult.cpp:201:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 315.161 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.33 seconds; current allocated memory: 315.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 316.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB_readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 316.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 316.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 317.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 319.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'writeC_writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 319.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 320.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 321.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 322.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_readA_inner' pipeline 'readA_readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_inner/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_readA_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 323.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_readB_inner' pipeline 'readB_readB_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_inner/m_axi_gmem_ARLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_mmult krnl_mmult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.568 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.69 seconds. Elapsed time: 1.25 seconds; current allocated memory: 252.925 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_PE' (krnl_mmult.cpp:229:13) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolick' (krnl_mmult.cpp:290:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufC' (krnl_mmult.cpp:290:13)
WARNING: [HLS 214-281] Estimating pipelined loop 'Accum_C' (krnl_mmult.cpp:311:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'localC' (krnl_mmult.cpp:311:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 in loop 'readA'(krnl_mmult.cpp:214:9) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:214:9)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 in loop 'readB'(krnl_mmult.cpp:265:13) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:265:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.45 seconds. CPU system time: 1.26 seconds. Elapsed time: 10.88 seconds; current allocated memory: 258.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 258.243 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 260.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 259.424 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_i' (krnl_mmult.cpp:216) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'fill_localC_inner' (krnl_mmult.cpp:248) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_j' (krnl_mmult.cpp:267) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:330) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readA_i' (krnl_mmult.cpp:216) in function 'krnl_mmult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readB_j' (krnl_mmult.cpp:267) in function 'krnl_mmult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolick' (krnl_mmult.cpp:290) in function 'krnl_mmult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Accum_C' (krnl_mmult.cpp:311) in function 'krnl_mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'readA_k' (krnl_mmult.cpp:218) in function 'krnl_mmult' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'readB_k' (krnl_mmult.cpp:269) in function 'krnl_mmult' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'systolict' (krnl_mmult.cpp:293) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolici' (krnl_mmult.cpp:295) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolicj' (krnl_mmult.cpp:297) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum_C_i' (krnl_mmult.cpp:314) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum_C_j' (krnl_mmult.cpp:316) in function 'krnl_mmult' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufC' (krnl_mmult.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:180) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:185) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:189) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufC' (krnl_mmult.cpp:192) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:198) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufC' (krnl_mmult.cpp:192) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:195) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:198) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[0][0]' in function 'krnl_mmult'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[1][0]' in function 'krnl_mmult'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[2][0]' in function 'krnl_mmult'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[3][0]' in function 'krnl_mmult'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:290:22) in function 'krnl_mmult'... converting 129 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.93 seconds; current allocated memory: 294.023 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'readA' (krnl_mmult.cpp:214:18) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'fill_localC' (krnl_mmult.cpp:246:22) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:265:22) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'writeC' (krnl_mmult.cpp:328:22) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:226:17) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_i' (krnl_mmult.cpp:202:13) in function 'krnl_mmult' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0][0]' (krnl_mmult.cpp:270:44)
INFO: [HLS 200-472] Inferring partial write operation for 'localA[0][0]' (krnl_mmult.cpp:219:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.51 seconds; current allocated memory: 367.009 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_readA_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_readA_i'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readA_readA_i' (loop 'readA_readA_i'): Unable to schedule 'store' operation ('localA_2_2_addr_14_write_ln219', krnl_mmult.cpp:219) of variable 'lshr_ln', krnl_mmult.cpp:219 on array 'localA_2_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'localA_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readA_readA_i' (loop 'readA_readA_i'): Unable to schedule 'store' operation ('localA_2_2_addr_12_write_ln219', krnl_mmult.cpp:219) of variable 'lshr_ln219_2', krnl_mmult.cpp:219 on array 'localA_2_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'localA_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readA_readA_i' (loop 'readA_readA_i'): Unable to schedule 'store' operation ('localA_2_2_addr_10_write_ln219', krnl_mmult.cpp:219) of variable 'lshr_ln219_4', krnl_mmult.cpp:219 on array 'localA_2_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'localA_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readA_readA_i' (loop 'readA_readA_i'): Unable to schedule 'store' operation ('localA_2_2_addr_8_write_ln219', krnl_mmult.cpp:219) of variable 'lshr_ln219_6', krnl_mmult.cpp:219 on array 'localA_2_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'localA_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readA_readA_i' (loop 'readA_readA_i'): Unable to schedule 'store' operation ('localA_2_2_addr_2_write_ln219', krnl_mmult.cpp:219) of variable 'lshr_ln219_11', krnl_mmult.cpp:219 on array 'localA_2_2' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'localA_2_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'readA_readA_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.07 seconds; current allocated memory: 379.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 382.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill_localC_fill_localC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'fill_localC_fill_localC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.7 seconds; current allocated memory: 382.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 383.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_j'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readB_readB_j' (loop 'readB_readB_j'): Unable to schedule 'store' operation ('localB_2_2_addr_14_write_ln270', krnl_mmult.cpp:270) of variable 'lshr_ln1', krnl_mmult.cpp:270 on array 'localB_2_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'localB_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readB_readB_j' (loop 'readB_readB_j'): Unable to schedule 'store' operation ('localB_2_2_addr_12_write_ln270', krnl_mmult.cpp:270) of variable 'lshr_ln270_2', krnl_mmult.cpp:270 on array 'localB_2_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'localB_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readB_readB_j' (loop 'readB_readB_j'): Unable to schedule 'store' operation ('localB_2_2_addr_10_write_ln270', krnl_mmult.cpp:270) of variable 'lshr_ln270_4', krnl_mmult.cpp:270 on array 'localB_2_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'localB_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readB_readB_j' (loop 'readB_readB_j'): Unable to schedule 'store' operation ('localB_2_2_addr_8_write_ln270', krnl_mmult.cpp:270) of variable 'lshr_ln270_6', krnl_mmult.cpp:270 on array 'localB_2_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'localB_2_2'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_mmult_Pipeline_readB_readB_j' (loop 'readB_readB_j'): Unable to schedule 'store' operation ('localB_2_2_addr_2_write_ln270', krnl_mmult.cpp:270) of variable 'lshr_ln270_11', krnl_mmult.cpp:270 on array 'localB_2_2' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'localB_2_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'readB_readB_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.53 seconds; current allocated memory: 386.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 388.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolick'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolick'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.74 seconds; current allocated memory: 391.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 395.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_Accum_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Accum_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Accum_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 396.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 397.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'writeC_writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 397.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 398.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 399.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 401.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_readA_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_readA_i' pipeline 'readA_readA_i' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_readA_i'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 403.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.05 seconds; current allocated memory: 419.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_readB_j' pipeline 'readB_readB_j' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readB_readB_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 424.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_systolick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_systolick' pipeline 'systolick' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_mmult_Pipeline_systolick' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_systolick'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.36 seconds; current allocated memory: 444.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_Accum_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_Accum_C' pipeline 'Accum_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_Accum_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.07 seconds; current allocated memory: 464.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_writeC_writeC_inner' pipeline 'writeC_writeC_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_writeC_writeC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 469.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_mmult' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 479.526 MB.
INFO: [RTMG 210-278] Implementing memory 'krnl_mmult_localA_0_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.52 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.66 seconds; current allocated memory: 489.732 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 501.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_mmult krnl_mmult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.568 MB.
INFO: [HLS 200-10] Analyzing design file 'krnl_mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.68 seconds. Elapsed time: 1.26 seconds; current allocated memory: 252.925 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'fill_PE' (krnl_mmult.cpp:229:13) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_i' (krnl_mmult.cpp:232:17) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'fill_PE_j' (krnl_mmult.cpp:235:21) in function 'krnl_mmult' completely with a factor of 4 (krnl_mmult.cpp:172:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'systolick' (krnl_mmult.cpp:290:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'bufC' (krnl_mmult.cpp:290:13)
WARNING: [HLS 214-281] Estimating pipelined loop 'Accum_C' (krnl_mmult.cpp:311:13) in function 'krnl_mmult' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'localC' (krnl_mmult.cpp:311:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:214:9)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (krnl_mmult.cpp:265:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.67 seconds. CPU system time: 1.01 seconds. Elapsed time: 9.86 seconds; current allocated memory: 258.194 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 260.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 259.393 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA_k' (krnl_mmult.cpp:218) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'fill_localC_inner' (krnl_mmult.cpp:248) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB_k' (krnl_mmult.cpp:269) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC_inner' (krnl_mmult.cpp:330) in function 'krnl_mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolick' (krnl_mmult.cpp:290) in function 'krnl_mmult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Accum_C' (krnl_mmult.cpp:311) in function 'krnl_mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'systolict' (krnl_mmult.cpp:293) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolici' (krnl_mmult.cpp:295) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'systolicj' (krnl_mmult.cpp:297) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum_C_i' (krnl_mmult.cpp:314) in function 'krnl_mmult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum_C_j' (krnl_mmult.cpp:316) in function 'krnl_mmult' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufC' (krnl_mmult.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA' (krnl_mmult.cpp:180) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (krnl_mmult.cpp:185) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'localC' (krnl_mmult.cpp:189) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufC' (krnl_mmult.cpp:192) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:198) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufC' (krnl_mmult.cpp:192) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bufA' (krnl_mmult.cpp:195) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bufB' (krnl_mmult.cpp:198) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[0][0]' in function 'krnl_mmult'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[1][0]' in function 'krnl_mmult'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[2][0]' in function 'krnl_mmult'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'localA[3][0]' in function 'krnl_mmult'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (krnl_mmult.cpp:290:22) in function 'krnl_mmult'... converting 129 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 284.600 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'readA_i' (krnl_mmult.cpp:216:22) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readA' (krnl_mmult.cpp:214:18) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'fill_localC' (krnl_mmult.cpp:246:22) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB_j' (krnl_mmult.cpp:267:26) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'readB' (krnl_mmult.cpp:265:22) in function 'krnl_mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'writeC' (krnl_mmult.cpp:328:22) in function 'krnl_mmult'.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_j' (krnl_mmult.cpp:226:17) in function 'krnl_mmult' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'outer_i' (krnl_mmult.cpp:202:13) in function 'krnl_mmult' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'localB[0][0]' (krnl_mmult.cpp:270:44)
INFO: [HLS 200-472] Inferring partial write operation for 'localA[0][0]' (krnl_mmult.cpp:219:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.11 seconds; current allocated memory: 345.397 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readA_readA_i_readA_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_readA_i_readA_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readA_readA_i_readA_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.84 seconds; current allocated memory: 347.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 347.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill_localC_fill_localC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'fill_localC_fill_localC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 347.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 348.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_readB_readB_j_readB_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_readB_j_readB_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB_readB_j_readB_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 348.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 349.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_systolick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolick'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'systolick'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 352.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 356.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_Accum_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Accum_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Accum_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 357.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 358.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult_Pipeline_writeC_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'writeC_writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 358.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 359.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 360.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.19 seconds; current allocated memory: 362.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readA_readA_i_readA_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readA_readA_i_readA_k' pipeline 'readA_readA_i_readA_k' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readA_readA_i_readA_k/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readA_readA_i_readA_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 363.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_fill_localC_fill_localC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 366.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_readB_readB_j_readB_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_readB_readB_j_readB_k' pipeline 'readB_readB_j_readB_k' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_mmult_Pipeline_readB_readB_j_readB_k/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_mmult_Pipeline_readB_readB_j_readB_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 369.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_mmult_Pipeline_systolick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_mmult_Pipeline_systolick' pipeline 'systolick' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_mmult_Pipeline_systolick' is 6144 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
