Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/14435/Desktop/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.Sync
Compiling module xil_defaultlib.Sync_0
Compiling module xil_defaultlib.Sync_1
Compiling module xil_defaultlib.Sync_2
Compiling module xil_defaultlib.Sync_3
Compiling module xil_defaultlib.Sync_4
Compiling module xil_defaultlib.Sync_5
Compiling module xil_defaultlib.Sync_6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Sync_7
Compiling module xil_defaultlib.Sync_8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.hex_driver
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Multiplier_toplevel
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
