

================================================================
== Vivado HLS Report for 'calculateLayer4'
================================================================
* Date:           Sat Jan  1 19:10:55 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hlsed_neurons
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1562201|  1569601|  1562201|  1569601|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                  |                       |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module        | min | max | min | max |   Type  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_208  |generic_tanh_double_s  |    1|   75|    1|   75|   none  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1             |  1562200|  1569600| 15622 ~ 15696 |          -|          -|   100|    no    |
        | + Loop 1.1          |    15600|    15600|            312|          -|          -|    50|    no    |
        |  ++ Loop 1.1.1      |      310|      310|             62|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |       60|       60|             12|          -|          -|     5|    no    |
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       15|     34|    8639|  11092|    -|
|Memory           |      128|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    287|    -|
|Register         |        -|      -|     484|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      143|     34|    9123|  11616|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       51|     15|       8|     21|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |grp_generic_tanh_double_s_fu_208           |generic_tanh_double_s                  |       15|     19|  7971|  10323|    0|
    |nerons_dmul_64ns_64ns_64_6_max_dsp_1_U38   |nerons_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|   317|    578|    0|
    |nerons_dptohp_64ns_16_2_1_U42              |nerons_dptohp_64ns_16_2_1              |        0|      0|    96|     30|    0|
    |nerons_hadd_16ns_16ns_16_5_full_dsp_1_U39  |nerons_hadd_16ns_16ns_16_5_full_dsp_1  |        0|      2|   109|    116|    0|
    |nerons_hmul_16ns_16ns_16_4_max_dsp_1_U40   |nerons_hmul_16ns_16ns_16_4_max_dsp_1   |        0|      2|    91|     36|    0|
    |nerons_hptodp_16ns_64_2_1_U41              |nerons_hptodp_16ns_64_2_1              |        0|      0|    55|      9|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |Total                                      |                                       |       15|     34|  8639|  11092|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |        Memory        |               Module               | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Layer3_Weights_CPU_U  |calculateLayer4_Layer3_Weights_CPU  |      128|  0|   0|    0|  125100|   16|     1|      2001600|
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                 |                                    |      128|  0|   0|    0|  125100|   16|     1|      2001600|
    +----------------------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln42_fu_247_p2    |     +    |      0|  0|  24|          17|          11|
    |add_ln44_fu_270_p2    |     +    |      0|  0|  13|          11|           5|
    |add_ln47_1_fu_292_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln47_3_fu_357_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln47_4_fu_348_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln47_5_fu_371_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln47_6_fu_362_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln47_fu_322_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_259_p2           |     +    |      0|  0|  15|           7|           1|
    |j_fu_282_p2           |     +    |      0|  0|  15|           6|           1|
    |k_fu_308_p2           |     +    |      0|  0|  12|           3|           1|
    |m_fu_338_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln42_fu_253_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln44_fu_276_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln45_fu_302_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln46_fu_332_p2   |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 237|         126|          97|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Layer3_Weights_CPU_address0  |   15|          3|   17|         51|
    |ap_NS_fsm                    |  161|         36|    1|         36|
    |grp_fu_219_p0                |   15|          3|   64|        192|
    |grp_fu_219_p1                |   15|          3|   64|        192|
    |i_0_reg_105                  |    9|          2|    7|         14|
    |j_0_reg_139                  |    9|          2|    6|         12|
    |k_0_reg_174                  |    9|          2|    3|          6|
    |m_0_reg_197                  |    9|          2|    3|          6|
    |phi_mul1_reg_117             |    9|          2|   17|         34|
    |phi_mul_reg_150              |    9|          2|   11|         22|
    |somme_0_reg_129              |    9|          2|   16|         32|
    |somme_1_reg_162              |    9|          2|   16|         32|
    |somme_2_reg_185              |    9|          2|   16|         32|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  287|         63|  241|        661|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Layer3_Neurons_CPU_l_reg_478                   |  16|   0|   16|          0|
    |Layer3_Weights_CPU_l_reg_473                   |  16|   0|   16|          0|
    |add_ln42_reg_390                               |  17|   0|   17|          0|
    |add_ln44_reg_413                               |  11|   0|   11|          0|
    |add_ln47_1_reg_426                             |  17|   0|   17|          0|
    |add_ln47_3_reg_453                             |  17|   0|   17|          0|
    |add_ln47_5_reg_458                             |  11|   0|   11|          0|
    |add_ln47_reg_439                               |   5|   0|    5|          0|
    |ap_CS_fsm                                      |  35|   0|   35|          0|
    |grp_generic_tanh_double_s_fu_208_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_105                                    |   7|   0|    7|          0|
    |i_reg_398                                      |   7|   0|    7|          0|
    |j_0_reg_139                                    |   6|   0|    6|          0|
    |j_reg_421                                      |   6|   0|    6|          0|
    |k_0_reg_174                                    |   3|   0|    3|          0|
    |k_reg_434                                      |   3|   0|    3|          0|
    |m_0_reg_197                                    |   3|   0|    3|          0|
    |m_reg_448                                      |   3|   0|    3|          0|
    |phi_mul1_reg_117                               |  17|   0|   17|          0|
    |phi_mul_reg_150                                |  11|   0|   11|          0|
    |reg_241                                        |  64|   0|   64|          0|
    |somme_0_reg_129                                |  16|   0|   16|          0|
    |somme_1_reg_162                                |  16|   0|   16|          0|
    |somme_2_reg_185                                |  16|   0|   16|          0|
    |tmp_6_reg_503                                  |  16|   0|   16|          0|
    |tmp_7_reg_483                                  |  16|   0|   16|          0|
    |tmp_i_reg_498                                  |  64|   0|   64|          0|
    |tmp_reg_493                                    |  64|   0|   64|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 484|   0|  484|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   calculateLayer4  | return value |
|Layer3_Neurons_CPU_address0  | out |   11|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_q0        |  in |   16|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_address0  | out |    7|  ap_memory | Layer4_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer4_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_we0       | out |    1|  ap_memory | Layer4_Neurons_CPU |     array    |
|Layer4_Neurons_CPU_d0        | out |   16|  ap_memory | Layer4_Neurons_CPU |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 18 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %4 ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i17 [ 0, %0 ], [ %add_ln42, %4 ]" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 38 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.10ns)   --->   "%add_ln42 = add i17 %phi_mul1, 1251" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 39 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp eq i7 %i_0, -28" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %5, label %2" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %phi_mul1 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:43]   --->   Operation 44 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_a = getelementptr inbounds [125100 x half]* @Layer3_Weights_CPU, i64 0, i64 %zext_ln43" [hlsed_neurons/solution1/.tcls/345.cpp:43]   --->   Operation 45 'getelementptr' 'Layer3_Weights_CPU_a' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%somme = load half* %Layer3_Weights_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:43]   --->   Operation 46 'load' 'somme' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 125100> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [hlsed_neurons/solution1/.tcls/345.cpp:52]   --->   Operation 47 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%somme = load half* %Layer3_Weights_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:43]   --->   Operation 48 'load' 'somme' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 125100> <ROM>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %.loopexit" [hlsed_neurons/solution1/.tcls/345.cpp:44]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%somme_0 = phi half [ %somme, %2 ], [ %somme_1, %.loopexit.loopexit ]"   --->   Operation 50 'phi' 'somme_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %2 ], [ %j, %.loopexit.loopexit ]"   --->   Operation 51 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %2 ], [ %add_ln44, %.loopexit.loopexit ]" [hlsed_neurons/solution1/.tcls/345.cpp:44]   --->   Operation 52 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln44 = add i11 %phi_mul, 25" [hlsed_neurons/solution1/.tcls/345.cpp:44]   --->   Operation 53 'add' 'add_ln44' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.42ns)   --->   "%icmp_ln44 = icmp eq i6 %j_0, -14" [hlsed_neurons/solution1/.tcls/345.cpp:44]   --->   Operation 54 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 55 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:44]   --->   Operation 56 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %4, label %.preheader1.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:44]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i11 %phi_mul to i17" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 58 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.10ns)   --->   "%add_ln47_1 = add i17 %zext_ln47_2, %phi_mul1" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 59 'add' 'add_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader1" [hlsed_neurons/solution1/.tcls/345.cpp:45]   --->   Operation 60 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_4 : Operation 61 [2/2] (3.43ns)   --->   "%tmp = fpext half %somme_0 to double" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 61 'hptodp' 'tmp' <Predicate = (icmp_ln44)> <Delay = 3.43> <Core = "Half2Double">   --->   Core 96 'Half2Double' <Latency = 1> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'hptodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%somme_1 = phi half [ %somme_0, %.preheader1.preheader ], [ %somme_2, %.preheader1.loopexit ]" [hlsed_neurons/solution1/.tcls/345.cpp:43]   --->   Operation 62 'phi' 'somme_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %.preheader1.preheader ], [ %k, %.preheader1.loopexit ]"   --->   Operation 63 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i3 %k_0 to i5" [hlsed_neurons/solution1/.tcls/345.cpp:45]   --->   Operation 64 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln45 = icmp eq i3 %k_0, -3" [hlsed_neurons/solution1/.tcls/345.cpp:45]   --->   Operation 65 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 66 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:45]   --->   Operation 67 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.loopexit.loopexit, label %.preheader.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:45]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln47 = add i5 %zext_ln45, %shl_ln" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 70 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:46]   --->   Operation 71 'br' <Predicate = (!icmp_ln45)> <Delay = 1.76>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 72 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.53>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%somme_2 = phi half [ %somme_3, %3 ], [ %somme_1, %.preheader.preheader ]"   --->   Operation 73 'phi' 'somme_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ %m, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 74 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %m_0 to i5" [hlsed_neurons/solution1/.tcls/345.cpp:46]   --->   Operation 75 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln46 = icmp eq i3 %m_0, -3" [hlsed_neurons/solution1/.tcls/345.cpp:46]   --->   Operation 76 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 77 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.65ns)   --->   "%m = add i3 %m_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 78 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.preheader1.loopexit, label %3" [hlsed_neurons/solution1/.tcls/345.cpp:46]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i3 %m to i5" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 80 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln47_4 = add i5 %zext_ln47_3, %add_ln47" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 81 'add' 'add_ln47_4' <Predicate = (!icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i5 %add_ln47_4 to i17" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 82 'zext' 'zext_ln47_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.10ns)   --->   "%add_ln47_3 = add i17 %zext_ln47_4, %add_ln47_1" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 83 'add' 'add_ln47_3' <Predicate = (!icmp_ln46)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln47_6 = add i5 %add_ln47, %zext_ln46" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 84 'add' 'add_ln47_6' <Predicate = (!icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i5 %add_ln47_6 to i11" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 85 'zext' 'zext_ln47_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln47_5 = add i11 %zext_ln47_5, %phi_mul" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 86 'add' 'add_ln47_5' <Predicate = (!icmp_ln46)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 87 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i17 %add_ln47_3 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 88 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_a_1 = getelementptr inbounds [125100 x half]* @Layer3_Weights_CPU, i64 0, i64 %zext_ln47" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 89 'getelementptr' 'Layer3_Weights_CPU_a_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_l = load half* %Layer3_Weights_CPU_a_1, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 90 'load' 'Layer3_Weights_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 125100> <ROM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i11 %add_ln47_5 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 91 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_a = getelementptr [1250 x half]* %Layer3_Neurons_CPU, i64 0, i64 %zext_ln47_1" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 92 'getelementptr' 'Layer3_Neurons_CPU_a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_l = load half* %Layer3_Neurons_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 93 'load' 'Layer3_Neurons_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 94 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_l = load half* %Layer3_Weights_CPU_a_1, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 94 'load' 'Layer3_Weights_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 125100> <ROM>
ST_8 : Operation 95 [1/2] (3.25ns)   --->   "%Layer3_Neurons_CPU_l = load half* %Layer3_Neurons_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 95 'load' 'Layer3_Neurons_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 96 [4/4] (6.86ns)   --->   "%tmp_7 = fmul half %Layer3_Weights_CPU_l, %Layer3_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 96 'hmul' 'tmp_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 97 [3/4] (6.86ns)   --->   "%tmp_7 = fmul half %Layer3_Weights_CPU_l, %Layer3_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 97 'hmul' 'tmp_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 98 [2/4] (6.86ns)   --->   "%tmp_7 = fmul half %Layer3_Weights_CPU_l, %Layer3_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 98 'hmul' 'tmp_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 99 [1/4] (6.86ns)   --->   "%tmp_7 = fmul half %Layer3_Weights_CPU_l, %Layer3_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 99 'hmul' 'tmp_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.61>
ST_13 : Operation 100 [5/5] (7.61ns)   --->   "%somme_3 = fadd half %somme_2, %tmp_7" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 100 'hadd' 'somme_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.61>
ST_14 : Operation 101 [4/5] (7.61ns)   --->   "%somme_3 = fadd half %somme_2, %tmp_7" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 101 'hadd' 'somme_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 102 [3/5] (7.61ns)   --->   "%somme_3 = fadd half %somme_2, %tmp_7" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 102 'hadd' 'somme_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.61>
ST_16 : Operation 103 [2/5] (7.61ns)   --->   "%somme_3 = fadd half %somme_2, %tmp_7" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 103 'hadd' 'somme_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.61>
ST_17 : Operation 104 [1/5] (7.61ns)   --->   "%somme_3 = fadd half %somme_2, %tmp_7" [hlsed_neurons/solution1/.tcls/345.cpp:47]   --->   Operation 104 'hadd' 'somme_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:46]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 4> <Delay = 3.43>
ST_18 : Operation 106 [1/2] (3.43ns)   --->   "%tmp = fpext half %somme_0 to double" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 106 'hptodp' 'tmp' <Predicate = true> <Delay = 3.43> <Core = "Half2Double">   --->   Core 96 'Half2Double' <Latency = 1> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'hptodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 5> <Delay = 7.78>
ST_19 : Operation 107 [6/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 107 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 6> <Delay = 7.78>
ST_20 : Operation 108 [5/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 108 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 7.78>
ST_21 : Operation 109 [4/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 109 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 7.78>
ST_22 : Operation 110 [3/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 110 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 7.78>
ST_23 : Operation 111 [2/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 111 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 7.78>
ST_24 : Operation 112 [1/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 112 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 8.23>
ST_25 : Operation 113 [2/2] (8.23ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 113 'call' 'tmp_i' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 12> <Delay = 3.38>
ST_26 : Operation 114 [1/2] (3.38ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 114 'call' 'tmp_i' <Predicate = true> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 13> <Delay = 7.78>
ST_27 : Operation 115 [6/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 115 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 7.78>
ST_28 : Operation 116 [5/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 116 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 7.78>
ST_29 : Operation 117 [4/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 117 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 7.78>
ST_30 : Operation 118 [3/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 118 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 7.78>
ST_31 : Operation 119 [2/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 119 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 7.78>
ST_32 : Operation 120 [1/6] (7.78ns)   --->   "%tmp_5 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 120 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 5.70>
ST_33 : Operation 121 [2/2] (5.70ns)   --->   "%tmp_6 = fptrunc double %tmp_5 to half" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 121 'dptohp' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "Double2Half">   --->   Core 97 'Double2Half' <Latency = 1> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'dptohp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 20> <Delay = 5.70>
ST_34 : Operation 122 [1/2] (5.70ns)   --->   "%tmp_6 = fptrunc double %tmp_5 to half" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 122 'dptohp' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "Double2Half">   --->   Core 97 'Double2Half' <Latency = 1> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'dptohp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 21> <Delay = 3.25>
ST_35 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %i_0 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 123 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 124 [1/1] (0.00ns)   --->   "%Layer4_Neurons_CPU_a = getelementptr [100 x half]* %Layer4_Neurons_CPU, i64 0, i64 %zext_ln49" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 124 'getelementptr' 'Layer4_Neurons_CPU_a' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 125 [1/1] (3.25ns)   --->   "store half %tmp_6, half* %Layer4_Neurons_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:49]   --->   Operation 125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [hlsed_neurons/solution1/.tcls/345.cpp:42]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Layer4_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Layer3_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln42                (br               ) [ 011111111111111111111111111111111111]
i_0                    (phi              ) [ 001111111111111111111111111111111111]
phi_mul1               (phi              ) [ 001111111111111111000000000000000000]
add_ln42               (add              ) [ 011111111111111111111111111111111111]
icmp_ln42              (icmp             ) [ 001111111111111111111111111111111111]
empty                  (speclooptripcount) [ 000000000000000000000000000000000000]
i                      (add              ) [ 011111111111111111111111111111111111]
br_ln42                (br               ) [ 000000000000000000000000000000000000]
zext_ln43              (zext             ) [ 000000000000000000000000000000000000]
Layer3_Weights_CPU_a   (getelementptr    ) [ 000100000000000000000000000000000000]
ret_ln52               (ret              ) [ 000000000000000000000000000000000000]
somme                  (load             ) [ 001111111111111111111111111111111111]
br_ln44                (br               ) [ 001111111111111111111111111111111111]
somme_0                (phi              ) [ 000011111111111111100000000000000000]
j_0                    (phi              ) [ 000010000000000000000000000000000000]
phi_mul                (phi              ) [ 000010111111111111000000000000000000]
add_ln44               (add              ) [ 001111111111111111111111111111111111]
icmp_ln44              (icmp             ) [ 001111111111111111111111111111111111]
empty_31               (speclooptripcount) [ 000000000000000000000000000000000000]
j                      (add              ) [ 001111111111111111111111111111111111]
br_ln44                (br               ) [ 000000000000000000000000000000000000]
zext_ln47_2            (zext             ) [ 000000000000000000000000000000000000]
add_ln47_1             (add              ) [ 000001111111111111000000000000000000]
br_ln45                (br               ) [ 001111111111111111111111111111111111]
somme_1                (phi              ) [ 001111111111111111111111111111111111]
k_0                    (phi              ) [ 000001000000000000000000000000000000]
zext_ln45              (zext             ) [ 000000000000000000000000000000000000]
icmp_ln45              (icmp             ) [ 001111111111111111111111111111111111]
empty_32               (speclooptripcount) [ 000000000000000000000000000000000000]
k                      (add              ) [ 001111111111111111111111111111111111]
br_ln45                (br               ) [ 000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000000000000000000000000000]
add_ln47               (add              ) [ 000000111111111111000000000000000000]
br_ln46                (br               ) [ 001111111111111111111111111111111111]
br_ln0                 (br               ) [ 001111111111111111111111111111111111]
somme_2                (phi              ) [ 001111111111111111111111111111111111]
m_0                    (phi              ) [ 000000100000000000000000000000000000]
zext_ln46              (zext             ) [ 000000000000000000000000000000000000]
icmp_ln46              (icmp             ) [ 001111111111111111111111111111111111]
empty_33               (speclooptripcount) [ 000000000000000000000000000000000000]
m                      (add              ) [ 001111111111111111111111111111111111]
br_ln46                (br               ) [ 000000000000000000000000000000000000]
zext_ln47_3            (zext             ) [ 000000000000000000000000000000000000]
add_ln47_4             (add              ) [ 000000000000000000000000000000000000]
zext_ln47_4            (zext             ) [ 000000000000000000000000000000000000]
add_ln47_3             (add              ) [ 000000010000000000000000000000000000]
add_ln47_6             (add              ) [ 000000000000000000000000000000000000]
zext_ln47_5            (zext             ) [ 000000000000000000000000000000000000]
add_ln47_5             (add              ) [ 000000010000000000000000000000000000]
br_ln0                 (br               ) [ 001111111111111111111111111111111111]
zext_ln47              (zext             ) [ 000000000000000000000000000000000000]
Layer3_Weights_CPU_a_1 (getelementptr    ) [ 000000001000000000000000000000000000]
zext_ln47_1            (zext             ) [ 000000000000000000000000000000000000]
Layer3_Neurons_CPU_a   (getelementptr    ) [ 000000001000000000000000000000000000]
Layer3_Weights_CPU_l   (load             ) [ 000000000111100000000000000000000000]
Layer3_Neurons_CPU_l   (load             ) [ 000000000111100000000000000000000000]
tmp_7                  (hmul             ) [ 000000000000011111000000000000000000]
somme_3                (hadd             ) [ 001111111111111111111111111111111111]
br_ln46                (br               ) [ 001111111111111111111111111111111111]
tmp                    (hptodp           ) [ 000000000000000000011111100000000000]
x_assign               (dmul             ) [ 000000000000000000000000011000000000]
tmp_i                  (call             ) [ 000000000000000000000000000111111000]
tmp_5                  (dmul             ) [ 000000000000000000000000000000000110]
tmp_6                  (dptohp           ) [ 000000000000000000000000000000000001]
zext_ln49              (zext             ) [ 000000000000000000000000000000000000]
Layer4_Neurons_CPU_a   (getelementptr    ) [ 000000000000000000000000000000000000]
store_ln49             (store            ) [ 000000000000000000000000000000000000]
br_ln42                (br               ) [ 011111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer4_Neurons_CPU">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer4_Neurons_CPU"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer3_Weights_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Weights_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<double>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="Layer3_Weights_CPU_a_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="17" slack="0"/>
<pin id="62" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Weights_CPU_a/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="17" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme/2 Layer3_Weights_CPU_l/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="Layer3_Weights_CPU_a_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="17" slack="0"/>
<pin id="75" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Weights_CPU_a_1/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="Layer3_Neurons_CPU_a_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Neurons_CPU_a/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Layer3_Neurons_CPU_l/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Layer4_Neurons_CPU_a_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer4_Neurons_CPU_a/35 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln49_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="1"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/35 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="1"/>
<pin id="107" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="phi_mul1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="17" slack="1"/>
<pin id="119" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="phi_mul1_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="17" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="somme_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="somme_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="16" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_0/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="phi_mul_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="1"/>
<pin id="152" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="phi_mul_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="somme_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="somme_1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="16" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_1/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="k_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="somme_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_2 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="somme_2_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="16" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_2/6 "/>
</bind>
</comp>

<comp id="197" class="1005" name="m_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="m_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_generic_tanh_double_s_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="1"/>
<pin id="211" dir="0" index="2" bw="58" slack="0"/>
<pin id="212" dir="0" index="3" bw="26" slack="0"/>
<pin id="213" dir="0" index="4" bw="42" slack="0"/>
<pin id="214" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/25 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/19 tmp_5/27 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="7"/>
<pin id="227" dir="0" index="1" bw="16" slack="1"/>
<pin id="228" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="somme_3/13 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="hptodp(540) " fcode="hptodp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="dptohp(541) " fcode="dptohp"/>
<opset="tmp_6/33 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln42_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln42_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln43_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="17" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln44_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln44_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln47_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln47_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="17" slack="2"/>
<pin id="295" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln45_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln45_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="k_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln47_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln46_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln46_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="m_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln47_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln47_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="1"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_4/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln47_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_4/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln47_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="17" slack="2"/>
<pin id="360" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_3/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln47_6_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="1"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_6/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln47_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_5/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln47_5_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="11" slack="2"/>
<pin id="374" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_5/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln47_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln47_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln49_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="20"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/35 "/>
</bind>
</comp>

<comp id="390" class="1005" name="add_ln42_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="403" class="1005" name="Layer3_Weights_CPU_a_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="17" slack="1"/>
<pin id="405" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Weights_CPU_a "/>
</bind>
</comp>

<comp id="408" class="1005" name="somme_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="1"/>
<pin id="410" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme "/>
</bind>
</comp>

<comp id="413" class="1005" name="add_ln44_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="421" class="1005" name="j_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln47_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="17" slack="2"/>
<pin id="428" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="k_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln47_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="1"/>
<pin id="441" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="448" class="1005" name="m_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="453" class="1005" name="add_ln47_3_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="1"/>
<pin id="455" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="add_ln47_5_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="1"/>
<pin id="460" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_5 "/>
</bind>
</comp>

<comp id="463" class="1005" name="Layer3_Weights_CPU_a_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="17" slack="1"/>
<pin id="465" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Weights_CPU_a_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="Layer3_Neurons_CPU_a_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="1"/>
<pin id="470" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Neurons_CPU_a "/>
</bind>
</comp>

<comp id="473" class="1005" name="Layer3_Weights_CPU_l_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Weights_CPU_l "/>
</bind>
</comp>

<comp id="478" class="1005" name="Layer3_Neurons_CPU_l_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Neurons_CPU_l "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_7_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="488" class="1005" name="somme_3_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_3 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_6_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="138"><net_src comp="132" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="172"><net_src comp="129" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="195"><net_src comp="162" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="185" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="132" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="219" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="121" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="109" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="109" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="121" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="274"><net_src comp="154" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="143" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="143" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="154" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="117" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="178" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="178" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="178" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="178" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="298" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="201" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="201" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="201" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="328" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="150" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="388"><net_src comp="105" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="393"><net_src comp="247" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="401"><net_src comp="259" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="406"><net_src comp="58" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="411"><net_src comp="65" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="416"><net_src comp="270" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="424"><net_src comp="282" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="429"><net_src comp="292" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="437"><net_src comp="308" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="442"><net_src comp="322" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="451"><net_src comp="338" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="456"><net_src comp="357" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="461"><net_src comp="371" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="466"><net_src comp="71" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="471"><net_src comp="79" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="476"><net_src comp="65" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="481"><net_src comp="86" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="486"><net_src comp="230" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="491"><net_src comp="225" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="496"><net_src comp="234" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="501"><net_src comp="208" pin="5"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="506"><net_src comp="238" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer4_Neurons_CPU | {35 }
	Port: Layer3_Weights_CPU | {}
	Port: table_exp_Z1_array_s | {}
	Port: table_f_Z3_array_V | {}
	Port: table_f_Z2_array_V | {}
 - Input state : 
	Port: calculateLayer4 : Layer3_Neurons_CPU | {7 8 }
	Port: calculateLayer4 : Layer3_Weights_CPU | {2 3 7 8 }
	Port: calculateLayer4 : table_exp_Z1_array_s | {25 26 }
	Port: calculateLayer4 : table_f_Z3_array_V | {25 26 }
	Port: calculateLayer4 : table_f_Z2_array_V | {25 26 }
  - Chain level:
	State 1
	State 2
		add_ln42 : 1
		icmp_ln42 : 1
		i : 1
		br_ln42 : 2
		zext_ln43 : 1
		Layer3_Weights_CPU_a : 2
		somme : 3
	State 3
	State 4
		add_ln44 : 1
		icmp_ln44 : 1
		j : 1
		br_ln44 : 2
		zext_ln47_2 : 1
		add_ln47_1 : 2
		tmp : 1
	State 5
		zext_ln45 : 1
		icmp_ln45 : 1
		k : 1
		br_ln45 : 2
		shl_ln : 1
		add_ln47 : 2
	State 6
		zext_ln46 : 1
		icmp_ln46 : 1
		m : 1
		br_ln46 : 2
		zext_ln47_3 : 2
		add_ln47_4 : 3
		zext_ln47_4 : 4
		add_ln47_3 : 5
		add_ln47_6 : 2
		zext_ln47_5 : 3
		add_ln47_5 : 4
	State 7
		Layer3_Weights_CPU_a_1 : 1
		Layer3_Weights_CPU_l : 2
		Layer3_Neurons_CPU_a : 1
		Layer3_Neurons_CPU_l : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		Layer4_Neurons_CPU_a : 1
		store_ln49 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_tanh_double_s_fu_208 |    19   | 26.9257 |   7904  |   9474  |
|----------|----------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_219            |    11   |    0    |   317   |   578   |
|----------|----------------------------------|---------|---------|---------|---------|
|   hadd   |            grp_fu_225            |    2    |    0    |   109   |   116   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          add_ln42_fu_247         |    0    |    0    |    0    |    24   |
|          |             i_fu_259             |    0    |    0    |    0    |    15   |
|          |          add_ln44_fu_270         |    0    |    0    |    0    |    13   |
|          |             j_fu_282             |    0    |    0    |    0    |    15   |
|          |         add_ln47_1_fu_292        |    0    |    0    |    0    |    24   |
|    add   |             k_fu_308             |    0    |    0    |    0    |    12   |
|          |          add_ln47_fu_322         |    0    |    0    |    0    |    15   |
|          |             m_fu_338             |    0    |    0    |    0    |    12   |
|          |         add_ln47_4_fu_348        |    0    |    0    |    0    |    15   |
|          |         add_ln47_3_fu_357        |    0    |    0    |    0    |    24   |
|          |         add_ln47_6_fu_362        |    0    |    0    |    0    |    15   |
|          |         add_ln47_5_fu_371        |    0    |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|---------|
|   hmul   |            grp_fu_230            |    2    |    0    |    91   |    36   |
|----------|----------------------------------|---------|---------|---------|---------|
|  dptohp  |            grp_fu_238            |    0    |    0    |    96   |    30   |
|----------|----------------------------------|---------|---------|---------|---------|
|  hptodp  |            grp_fu_234            |    0    |    0    |    55   |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln42_fu_253         |    0    |    0    |    0    |    11   |
|   icmp   |         icmp_ln44_fu_276         |    0    |    0    |    0    |    11   |
|          |         icmp_ln45_fu_302         |    0    |    0    |    0    |    9    |
|          |         icmp_ln46_fu_332         |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln43_fu_265         |    0    |    0    |    0    |    0    |
|          |        zext_ln47_2_fu_288        |    0    |    0    |    0    |    0    |
|          |         zext_ln45_fu_298         |    0    |    0    |    0    |    0    |
|          |         zext_ln46_fu_328         |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln47_3_fu_344        |    0    |    0    |    0    |    0    |
|          |        zext_ln47_4_fu_353        |    0    |    0    |    0    |    0    |
|          |        zext_ln47_5_fu_367        |    0    |    0    |    0    |    0    |
|          |         zext_ln47_fu_377         |    0    |    0    |    0    |    0    |
|          |        zext_ln47_1_fu_381        |    0    |    0    |    0    |    0    |
|          |         zext_ln49_fu_385         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_314          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    34   | 26.9257 |   8572  |  10480  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| Layer3_Neurons_CPU_a_reg_468 |   11   |
| Layer3_Neurons_CPU_l_reg_478 |   16   |
|Layer3_Weights_CPU_a_1_reg_463|   17   |
| Layer3_Weights_CPU_a_reg_403 |   17   |
| Layer3_Weights_CPU_l_reg_473 |   16   |
|       add_ln42_reg_390       |   17   |
|       add_ln44_reg_413       |   11   |
|      add_ln47_1_reg_426      |   17   |
|      add_ln47_3_reg_453      |   17   |
|      add_ln47_5_reg_458      |   11   |
|       add_ln47_reg_439       |    5   |
|          i_0_reg_105         |    7   |
|           i_reg_398          |    7   |
|          j_0_reg_139         |    6   |
|           j_reg_421          |    6   |
|          k_0_reg_174         |    3   |
|           k_reg_434          |    3   |
|          m_0_reg_197         |    3   |
|           m_reg_448          |    3   |
|       phi_mul1_reg_117       |   17   |
|        phi_mul_reg_150       |   11   |
|            reg_241           |   64   |
|        somme_0_reg_129       |   16   |
|        somme_1_reg_162       |   16   |
|        somme_2_reg_185       |   16   |
|        somme_3_reg_488       |   16   |
|         somme_reg_408        |   16   |
|         tmp_6_reg_503        |   16   |
|         tmp_7_reg_483        |   16   |
|         tmp_i_reg_498        |   64   |
|          tmp_reg_493         |   64   |
+------------------------------+--------+
|             Total            |   525  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   4  |  17  |   68   ||    21   |
| grp_access_fu_86 |  p0  |   2  |  11  |   22   ||    9    |
|    i_0_reg_105   |  p0  |   2  |   7  |   14   ||    9    |
| phi_mul1_reg_117 |  p0  |   2  |  17  |   34   ||    9    |
|  phi_mul_reg_150 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_219    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_219    |  p1  |   2  |  64  |   128  |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   416  || 12.4745 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |   26   |  8572  |  10480 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   66   |
|  Register |    -   |    -   |   525  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |   39   |  9097  |  10546 |
+-----------+--------+--------+--------+--------+
