# do rnn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:00 on Apr 29,2017
# vlog -work work rnn.vo 
# -- Compiling module rnn_cell
# 
# Top level modules:
# 	rnn_cell
# End time: 02:11:00 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:00 on Apr 29,2017
# vlog -work work VariableInputAdd_test.vwf.vt 
# -- Compiling module rnn_cell_vlg_vec_tst
# 
# Top level modules:
# 	rnn_cell_vlg_vec_tst
# End time: 02:11:00 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.VariableInputAdd_Tester_vlg_vec_tst 
# Start time: 02:11:00 on Apr 29,2017
# ** Error: (vsim-3170) Could not find 'VariableInputAdd_Tester_vlg_vec_tst'.
#         Searched libraries:
#             W:/intelFPGA/modelsim_ase/altera/verilog/cyclonev
#             W:/intelFPGA/modelsim_ase/altera/verilog/altera
#             W:/intelFPGA/modelsim_ase/altera/verilog/altera_mf
#             W:/intelFPGA/modelsim_ase/altera/verilog/220model
#             W:/intelFPGA/modelsim_ase/altera/verilog/sgate
#             W:/intelFPGA/modelsim_ase/altera/verilog/altera_lnsim
#             W:/CS8803ACT_Project/ACTproject/simulation/qsim/work
# Error loading design
# End time: 02:11:00 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
