[01/16 20:24:12      0s] 
[01/16 20:24:12      0s] Cadence Innovus(TM) Implementation System.
[01/16 20:24:12      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/16 20:24:12      0s] 
[01/16 20:24:12      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[01/16 20:24:12      0s] Options:	
[01/16 20:24:12      0s] Date:		Thu Jan 16 20:24:12 2025
[01/16 20:24:12      0s] Host:		fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB)
[01/16 20:24:12      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/16 20:24:12      0s] 
[01/16 20:24:12      0s] License:
[01/16 20:24:12      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[01/16 20:24:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/16 20:24:44     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[01/16 20:24:46     19s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/16 20:24:46     19s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[01/16 20:24:46     19s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/16 20:24:46     19s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[01/16 20:24:46     19s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[01/16 20:24:46     19s] @(#)CDS: CPE v20.11-s013
[01/16 20:24:46     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/16 20:24:46     19s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[01/16 20:24:46     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/16 20:24:46     19s] @(#)CDS: RCDB 11.15.0
[01/16 20:24:46     19s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[01/16 20:24:46     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31613_fatima.novalocal_ist1112497_cmVyeG.

[01/16 20:24:46     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[01/16 20:24:48     20s] 
[01/16 20:24:48     20s] **INFO:  MMMC transition support version v31-84 
[01/16 20:24:48     20s] 
[01/16 20:24:48     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/16 20:24:48     20s] <CMD> suppressMessage ENCEXT-2799
[01/16 20:24:48     20s] <CMD> win
[01/16 20:25:13     25s] <CMD> set init_gnd_net dgnd
[01/16 20:25:13     25s] <CMD> set init_io_file FULLCHIP.save.io
[01/16 20:25:13     25s] <CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef FULLCHIPcore.lef foc0h_a33_t33_generic_io.8m2t.lef  }
[01/16 20:25:13     25s] <CMD> set init_oa_search_lib {}
[01/16 20:25:13     25s] <CMD> set init_original_verilog_files FULLCHIP.v
[01/16 20:25:13     25s] <CMD> set init_pwr_net dvdd
[01/16 20:25:13     25s] <CMD> set init_top_cell FULLCHIP
[01/16 20:25:13     25s] <CMD> set init_verilog FULLCHIP.v
[01/16 20:25:13     25s] <CMD> set init_gnd_net pgnd
[01/16 20:25:13     25s] <CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef FULLCHIPcore.lef foc0h_a33_t33_generic_io.8m2t.lef  foc0h_a33_t12_analogesd_io.8m2t.lef}
[01/16 20:25:13     25s] <CMD> init_design
[01/16 20:25:13     25s] 
[01/16 20:25:13     25s] Loading LEF file ../lef_libs/header8m2t_V55.lef ...
[01/16 20:25:13     25s] 
[01/16 20:25:13     25s] Loading LEF file FULLCHIPcore.lef ...
[01/16 20:25:13     25s] Set DBUPerIGU to M2 pitch 400.
[01/16 20:25:13     25s] 
[01/16 20:25:13     25s] Loading LEF file foc0h_a33_t33_generic_io.8m2t.lef ...
[01/16 20:25:13     25s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/16 20:25:13     25s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/16 20:25:13     25s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file foc0h_a33_t33_generic_io.8m2t.lef at line 3894.
[01/16 20:25:13     25s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/16 20:25:13     25s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/16 20:25:13     25s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file foc0h_a33_t33_generic_io.8m2t.lef at line 3894.
[01/16 20:25:13     25s] 
[01/16 20:25:13     25s] Loading LEF file foc0h_a33_t12_analogesd_io.8m2t.lef ...
[01/16 20:25:13     25s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/16 20:25:13     25s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/16 20:25:13     25s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file foc0h_a33_t12_analogesd_io.8m2t.lef at line 1286.
[01/16 20:25:13     25s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/16 20:25:13     25s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/16 20:25:13     25s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file foc0h_a33_t12_analogesd_io.8m2t.lef at line 1286.
[01/16 20:25:13     25s] 
[01/16 20:25:13     25s] viaInitial starts at Thu Jan 16 20:25:13 2025
viaInitial ends at Thu Jan 16 20:25:13 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/16 20:25:13     25s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.42min, fe_real=1.02min, fe_mem=736.9M) ***
[01/16 20:25:13     25s] #% Begin Load netlist data ... (date=01/16 20:25:13, mem=615.7M)
[01/16 20:25:13     25s] *** Begin netlist parsing (mem=736.9M) ***
[01/16 20:25:13     25s] Created 0 new cells from 0 timing libraries.
[01/16 20:25:13     25s] Reading netlist ...
[01/16 20:25:13     25s] Backslashed names will retain backslash and a trailing blank character.
[01/16 20:25:13     25s] Reading verilog netlist 'FULLCHIP.v'
[01/16 20:25:13     25s] 
[01/16 20:25:13     25s] *** Memory Usage v#2 (Current mem = 738.930M, initial mem = 272.281M) ***
[01/16 20:25:13     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=738.9M) ***
[01/16 20:25:13     25s] #% End Load netlist data ... (date=01/16 20:25:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=619.0M, current mem=619.0M)
[01/16 20:25:13     25s] Set top cell to FULLCHIP.
[01/16 20:25:15     25s] Hooked 0 DB cells to tlib cells.
[01/16 20:25:15     25s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=622.5M, current mem=622.5M)
[01/16 20:25:15     25s] Starting recursive module instantiation check.
[01/16 20:25:15     25s] No recursion found.
[01/16 20:25:15     25s] Building hierarchical netlist for Cell FULLCHIP ...
[01/16 20:25:15     25s] *** Netlist is unique.
[01/16 20:25:15     25s] Setting Std. cell height to 2800 DBU, based on Site core_2800.
[01/16 20:25:15     25s] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[01/16 20:25:15     25s] ** info: there are 57 modules.
[01/16 20:25:15     25s] ** info: there are 0 stdCell insts.
[01/16 20:25:15     25s] ** info: there are 15 Pad insts.
[01/16 20:25:15     25s] ** info: there are 1 macros.
[01/16 20:25:15     25s] 
[01/16 20:25:15     25s] *** Memory Usage v#2 (Current mem = 785.859M, initial mem = 272.281M) ***
[01/16 20:25:15     25s] Reading IO assignment file "FULLCHIP.save.io" ...
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'core' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:16     26s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:16     26s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[01/16 20:25:16     26s] To increase the message display limit, refer to the product command reference manual.
[01/16 20:25:16     26s] Set Default Net Delay as 1000 ps.
[01/16 20:25:16     26s] Set Default Net Load as 0.5 pF. 
[01/16 20:25:16     26s] Set Default Input Pin Transition as 0.1 ps.
[01/16 20:25:16     26s] Pre-connect netlist-defined P/G connections...
[01/16 20:25:16     26s]   Updated 3 instances.
[01/16 20:25:17     27s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[01/16 20:25:17     27s] Extraction setup Started 
[01/16 20:25:17     27s] 
[01/16 20:25:17     27s] *** Summary of all messages that are not suppressed in this session:
[01/16 20:25:17     27s] Severity  ID               Count  Summary                                  
[01/16 20:25:17     27s] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[01/16 20:25:17     27s] WARNING   IMPFP-3961          32  The techSite '%s' has no related standar...
[01/16 20:25:17     27s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[01/16 20:25:17     27s] *** Message Summary: 34 warning(s), 0 error(s)
[01/16 20:25:17     27s] 
[01/16 20:25:17     27s] <CMD> floorPlan -site core_2800 -d 1250.0 800.0 6.0 6.0 6.0 6.0
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'core' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/16 20:25:17     27s] Type 'man IMPFP-3961' for more detail.
[01/16 20:25:17     27s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[01/16 20:25:17     27s] To increase the message display limit, refer to the product command reference manual.
[01/16 20:25:17     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/16 20:25:17     27s] <CMD> placeInstance core_instance 200.0 200.0
[01/16 20:25:17     27s] <CMD> add_ndr -width {metal1 2.0 metal2 2.0 metal3 2.0 metal4 2.0 metal5 2.0 metal6 2.0 metal7 2.0 metal8 2.0 } -spacing {metal1 0.4 metal2 0.4 metal3 0.4 metal4 0.4 metal5 0.4 metal6 0.4 metal7 0.4 metal8 0.4 } -min_cut {via2 1 via3 1 via4 1 via5 1 via6 1 via7 1 } -add_via {VIAM1M2A VIAM2M3 VIAM3M4 VIAM4M5 VIAM5M6 VIAM6M7 VIAM7M8 genm1m2_w genm1m2a genm1m2b genm2m3_w genm2m3a genm2m3b genm3m4_w genm3m4a genm3m4b genm4m5_w genm4m5a genm4m5b genm5m6_w genm5m6a genm5m6b genm6m7_w genm6m7a genm6m7b genm7m8_w genm7m8a genm7m8b} -name pwr
[01/16 20:25:17     27s] <CMD> setAttribute -net avdd -non_default_rule pwr
[01/16 20:25:17     27s] #WARNING (NRDB-537) Cannot find net avdd
[01/16 20:25:17     27s] <CMD> setAttribute -net pgnd -non_default_rule pwr
[01/16 20:25:17     27s] <CMD> setAttribute -net dvdd -non_default_rule pwr
[01/16 20:25:17     27s] <CMD> clearGlobalNets
[01/16 20:25:17     27s] Pre-connect netlist-defined P/G connections...
[01/16 20:25:17     27s]   Updated 3 instances.
[01/16 20:25:17     27s] <CMD> globalNetConnect dvdd -type tiehi -instanceBasename *
[01/16 20:25:17     27s] <CMD> globalNetConnect pgnd -type tielo -instanceBasename *
[01/16 20:25:17     27s] <CMD> addIoFiller -cell EMPTY8HB
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY8HB' on top side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY8HB' on left side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY8HB' on bottom side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY8HB' on right side.
[01/16 20:25:17     27s] <CMD> addIoFiller -cell EMPTY4HB
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY4HB' on top side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY4HB' on left side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY4HB' on bottom side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY4HB' on right side.
[01/16 20:25:17     27s] <CMD> addIoFiller -cell EMPTY2HB
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY2HB' on top side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY2HB' on left side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY2HB' on bottom side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY2HB' on right side.
[01/16 20:25:17     27s] <CMD> addIoFiller -cell EMPTY1HB
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY1HB' on top side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY1HB' on left side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY1HB' on bottom side.
[01/16 20:25:17     27s] Added 0 of filler cell 'EMPTY1HB' on right side.
[01/16 20:25:17     27s] <CMD> globalNetConnect pgnd -type pgpin -pin GND -instanceBasename * -hierarchicalInstance {}
[01/16 20:25:17     27s] <CMD> globalNetConnect dvdd -type pgpin -pin VCC -instanceBasename * -hierarchicalInstance {}
[01/16 20:25:17     27s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/16 20:25:17     27s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { dvdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/16 20:25:18     27s] #% Begin sroute (date=01/16 20:25:17, mem=848.6M)
[01/16 20:25:18     27s] *** Begin SPECIAL ROUTE on Thu Jan 16 20:25:18 2025 ***
[01/16 20:25:18     27s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/TOP/BATCHARGER/FULLCHIP_files
[01/16 20:25:18     27s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/16 20:25:18     27s] 
[01/16 20:25:18     27s] Begin option processing ...
[01/16 20:25:18     27s] srouteConnectPowerBump set to false
[01/16 20:25:18     27s] routeSelectNet set to "dvdd"
[01/16 20:25:18     27s] routeSpecial set to true
[01/16 20:25:18     27s] srouteBlockPin set to "useLef"
[01/16 20:25:18     27s] srouteBottomLayerLimit set to 1
[01/16 20:25:18     27s] srouteBottomTargetLayerLimit set to 1
[01/16 20:25:18     27s] srouteConnectConverterPin set to false
[01/16 20:25:18     27s] srouteCrossoverViaBottomLayer set to 1
[01/16 20:25:18     27s] srouteCrossoverViaTopLayer set to 8
[01/16 20:25:18     27s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/16 20:25:18     27s] srouteFollowCorePinEnd set to 3
[01/16 20:25:18     27s] srouteJogControl set to "preferWithChanges differentLayer"
[01/16 20:25:18     27s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/16 20:25:18     27s] sroutePadPinAllPorts set to true
[01/16 20:25:18     27s] sroutePreserveExistingRoutes set to true
[01/16 20:25:18     27s] srouteRoutePowerBarPortOnBothDir set to true
[01/16 20:25:18     27s] srouteStopBlockPin set to "nearestTarget"
[01/16 20:25:18     27s] srouteTopLayerLimit set to 8
[01/16 20:25:18     27s] srouteTopTargetLayerLimit set to 8
[01/16 20:25:18     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2085.00 megs.
[01/16 20:25:18     27s] 
[01/16 20:25:18     27s] Reading DB technology information...
[01/16 20:25:18     28s] Finished reading DB technology information.
[01/16 20:25:18     28s] Reading floorplan and netlist information...
[01/16 20:25:18     28s] Finished reading floorplan and netlist information.
[01/16 20:25:18     28s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/16 20:25:18     28s] Read in 13 macros, 13 used
[01/16 20:25:18     28s] Read in 640 components
[01/16 20:25:18     28s]   639 pad components: 0 unplaced, 621 placed, 18 fixed
[01/16 20:25:18     28s]   1 block/ring components: 0 unplaced, 0 placed, 1 fixed
[01/16 20:25:18     28s] Read in 12 logical pins
[01/16 20:25:18     28s] Read in 1 blockages
[01/16 20:25:18     28s] Read in 12 nets
[01/16 20:25:18     28s] Read in 3 special nets
[01/16 20:25:18     28s] Read in 5 terminals
[01/16 20:25:18     28s] 1 net selected.
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] Begin power routing ...
[01/16 20:25:18     28s] #create default rule from bind_ndr_rule rule=0x7f6983a9e480 0x7f696b7b2570
[01/16 20:25:18     28s] #WARNING (NRDB-733) PIN GNDANA in CELL_VIEW ULSCI0CUTHB does not have physical port.
[01/16 20:25:18     28s] #WARNING (NRDB-733) PIN VCC12ANA in CELL_VIEW ULSCI0CUTHB does not have physical port.
[01/16 20:25:18     28s] #WARNING (NRDB-733) PIN GNDANA in CELL_VIEW ULSCI0CUTHA does not have physical port.
[01/16 20:25:18     28s] #WARNING (NRDB-733) PIN VCC12ANA in CELL_VIEW ULSCI0CUTHA does not have physical port.
[01/16 20:25:18     28s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/16 20:25:18     28s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the dvdd net.
[01/16 20:25:18     28s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/16 20:25:18     28s] **WARN: (IMPSR-2031):	For net dvdd, no suitable cell can be taken as reference cell for followpin generation at (158.000 158.000) (1092.000 160.800). Specify option -corePinLayer to generate followpin on metal3 or above layers. Similar warnings suppressed.
[01/16 20:25:18     28s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net dvdd. Use 'CLASS CORE' pad pins of net dvdd to create pad ring.
[01/16 20:25:18     28s] **WARN: (IMPSR-2031):	For net dvdd, no suitable cell can be taken as reference cell for followpin generation at (158.000 158.000) (1092.000 160.800). Specify option -corePinLayer to generate followpin on metal3 or above layers. Similar warnings suppressed.
[01/16 20:25:18     28s]   Number of IO ports routed: 0  open: 3
[01/16 20:25:18     28s]   Number of Block ports routed: 0  open: 1
[01/16 20:25:18     28s]   Number of Stripe ports routed: 0
[01/16 20:25:18     28s]   Number of Core ports routed: 0
[01/16 20:25:18     28s]   Number of Pad ports routed: 0
[01/16 20:25:18     28s]   Number of Power Bump ports routed: 0
[01/16 20:25:18     28s]   Number of Pad Ring connections: 2
[01/16 20:25:18     28s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2100.00 megs.
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s]  Begin updating DB with routing results ...
[01/16 20:25:18     28s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/16 20:25:18     28s] Pin and blockage extraction finished
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] sroute created 2 wires.
[01/16 20:25:18     28s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/16 20:25:18     28s] +--------+----------------+----------------+
[01/16 20:25:18     28s] |  Layer |     Created    |     Deleted    |
[01/16 20:25:18     28s] +--------+----------------+----------------+
[01/16 20:25:18     28s] | metal8 |        2       |       NA       |
[01/16 20:25:18     28s] +--------+----------------+----------------+
[01/16 20:25:18     28s] #% End sroute (date=01/16 20:25:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=868.0M, current mem=862.1M)
[01/16 20:25:18     28s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/16 20:25:18     28s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { pgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/16 20:25:18     28s] #% Begin sroute (date=01/16 20:25:18, mem=862.1M)
[01/16 20:25:18     28s] *** Begin SPECIAL ROUTE on Thu Jan 16 20:25:18 2025 ***
[01/16 20:25:18     28s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/TOP/BATCHARGER/FULLCHIP_files
[01/16 20:25:18     28s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] Begin option processing ...
[01/16 20:25:18     28s] srouteConnectPowerBump set to false
[01/16 20:25:18     28s] routeSelectNet set to "pgnd"
[01/16 20:25:18     28s] routeSpecial set to true
[01/16 20:25:18     28s] srouteBlockPin set to "useLef"
[01/16 20:25:18     28s] srouteBottomLayerLimit set to 1
[01/16 20:25:18     28s] srouteBottomTargetLayerLimit set to 1
[01/16 20:25:18     28s] srouteConnectConverterPin set to false
[01/16 20:25:18     28s] srouteCrossoverViaBottomLayer set to 1
[01/16 20:25:18     28s] srouteCrossoverViaTopLayer set to 8
[01/16 20:25:18     28s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/16 20:25:18     28s] srouteFollowCorePinEnd set to 3
[01/16 20:25:18     28s] srouteJogControl set to "preferWithChanges differentLayer"
[01/16 20:25:18     28s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/16 20:25:18     28s] sroutePadPinAllPorts set to true
[01/16 20:25:18     28s] sroutePreserveExistingRoutes set to true
[01/16 20:25:18     28s] srouteRoutePowerBarPortOnBothDir set to true
[01/16 20:25:18     28s] srouteStopBlockPin set to "nearestTarget"
[01/16 20:25:18     28s] srouteTopLayerLimit set to 8
[01/16 20:25:18     28s] srouteTopTargetLayerLimit set to 8
[01/16 20:25:18     28s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2100.00 megs.
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] Reading DB technology information...
[01/16 20:25:18     28s] Finished reading DB technology information.
[01/16 20:25:18     28s] Reading floorplan and netlist information...
[01/16 20:25:18     28s] Finished reading floorplan and netlist information.
[01/16 20:25:18     28s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/16 20:25:18     28s] Read in 13 macros, 13 used
[01/16 20:25:18     28s] Read in 640 components
[01/16 20:25:18     28s]   639 pad components: 0 unplaced, 621 placed, 18 fixed
[01/16 20:25:18     28s]   1 block/ring components: 0 unplaced, 0 placed, 1 fixed
[01/16 20:25:18     28s] Read in 12 logical pins
[01/16 20:25:18     28s] Read in 1 blockages
[01/16 20:25:18     28s] Read in 12 nets
[01/16 20:25:18     28s] Read in 3 special nets, 1 routed
[01/16 20:25:18     28s] Read in 5 terminals
[01/16 20:25:18     28s] 1 net selected.
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] Begin power routing ...
[01/16 20:25:18     28s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the pgnd net.
[01/16 20:25:18     28s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/16 20:25:18     28s] **WARN: (IMPSR-2031):	For net pgnd, no suitable cell can be taken as reference cell for followpin generation at (158.000 158.000) (1092.000 160.800). Specify option -corePinLayer to generate followpin on metal3 or above layers. Similar warnings suppressed.
[01/16 20:25:18     28s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net pgnd. Use 'CLASS CORE' pad pins of net pgnd to create pad ring.
[01/16 20:25:18     28s] **WARN: (IMPSR-2031):	For net pgnd, no suitable cell can be taken as reference cell for followpin generation at (158.000 158.000) (1092.000 160.800). Specify option -corePinLayer to generate followpin on metal3 or above layers. Similar warnings suppressed.
[01/16 20:25:18     28s]   Number of IO ports routed: 0  open: 3
[01/16 20:25:18     28s]   Number of Block ports routed: 0  open: 1
[01/16 20:25:18     28s]   Number of Stripe ports routed: 0
[01/16 20:25:18     28s]   Number of Core ports routed: 0
[01/16 20:25:18     28s]   Number of Pad ports routed: 0
[01/16 20:25:18     28s]   Number of Power Bump ports routed: 0
[01/16 20:25:18     28s]   Number of Pad Ring connections: 2
[01/16 20:25:18     28s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2103.00 megs.
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s]  Begin updating DB with routing results ...
[01/16 20:25:18     28s]  Updating DB with 0 via definition ...
[01/16 20:25:18     28s] sroute created 2 wires.
[01/16 20:25:18     28s] ViaGen created 0 via, deleted 0 via to avoid violation.
[01/16 20:25:18     28s] +--------+----------------+----------------+
[01/16 20:25:18     28s] |  Layer |     Created    |     Deleted    |
[01/16 20:25:18     28s] +--------+----------------+----------------+
[01/16 20:25:18     28s] | metal8 |        2       |       NA       |
[01/16 20:25:18     28s] +--------+----------------+----------------+
[01/16 20:25:18     28s] #% End sroute (date=01/16 20:25:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=871.2M, current mem=862.7M)
[01/16 20:25:18     28s] <CMD> setAttribute -net iforcedbat -shield_net pgnd
[01/16 20:25:18     28s] <CMD> selectNet -shield
[01/16 20:25:18     28s] <CMD> routeDesign -selected
[01/16 20:25:18     28s] #% Begin routeDesign (date=01/16 20:25:18, mem=862.7M)
[01/16 20:25:18     28s] ### Time Record (routeDesign) is installed.
[01/16 20:25:18     28s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.76 (MB), peak = 871.18 (MB)
[01/16 20:25:18     28s] **INFO: User settings:
[01/16 20:25:18     28s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/16 20:25:18     28s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/16 20:25:18     28s] setNanoRouteMode -routeSelectedNetOnly                          true
[01/16 20:25:18     28s] setDelayCalMode -engine                                         aae
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] #**INFO: setDesignMode -flowEffort standard
[01/16 20:25:18     28s] #**INFO: multi-cut via swapping will be performed after routing.
[01/16 20:25:18     28s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/16 20:25:18     28s] OPERPROF: Starting checkPlace at level 1, MEM:1013.9M
[01/16 20:25:18     28s] z: 2, totalTracks: 1
[01/16 20:25:18     28s] z: 4, totalTracks: 1
[01/16 20:25:18     28s] z: 6, totalTracks: 1
[01/16 20:25:18     28s] z: 8, totalTracks: 1
[01/16 20:25:18     28s] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[01/16 20:25:18     28s] # Building FULLCHIP llgBox search-tree.
[01/16 20:25:18     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1013.9M
[01/16 20:25:18     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1013.9M
[01/16 20:25:18     28s] Core basic site is core_2800
[01/16 20:25:18     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1013.9M
[01/16 20:25:18     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1021.9M
[01/16 20:25:18     28s] Use non-trimmed site array because memory saving is not enough.
[01/16 20:25:18     28s] SiteArray: non-trimmed site array dimensions = 172 x 2335
[01/16 20:25:18     28s] SiteArray: use 1,761,280 bytes
[01/16 20:25:18     28s] SiteArray: current memory after site array memory allocation 1023.6M
[01/16 20:25:18     28s] SiteArray: FP blocked sites are writable
[01/16 20:25:18     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1023.6M
[01/16 20:25:18     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1023.6M
[01/16 20:25:18     28s] Begin checking placement ... (start mem=1013.9M, init mem=1023.6M)
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] Running CheckPlace using 1 thread in normal mode...
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] ...checkPlace normal is done!
[01/16 20:25:18     28s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1023.6M
[01/16 20:25:18     28s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1023.6M
[01/16 20:25:18     28s] *info: Placed = 1              (Fixed = 1)
[01/16 20:25:18     28s] *info: Unplaced = 0           
[01/16 20:25:18     28s] Placement Density:0.00%(0/135318)
[01/16 20:25:18     28s] Placement Density (including fixed std cells):0.00%(0/135318)
[01/16 20:25:18     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1023.6M
[01/16 20:25:18     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1023.6M
[01/16 20:25:18     28s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1023.6M)
[01/16 20:25:18     28s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.040, MEM:1023.6M
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/16 20:25:18     28s] *** Changed status on (0) nets in Clock.
[01/16 20:25:18     28s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1023.6M) ***
[01/16 20:25:18     28s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[01/16 20:25:18     28s] % Begin globalDetailRoute (date=01/16 20:25:18, mem=866.3M)
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] globalDetailRoute
[01/16 20:25:18     28s] 
[01/16 20:25:18     28s] ### Time Record (globalDetailRoute) is installed.
[01/16 20:25:18     28s] #Start globalDetailRoute on Thu Jan 16 20:25:18 2025
[01/16 20:25:18     28s] #
[01/16 20:25:18     28s] ### Time Record (Pre Callback) is installed.
[01/16 20:25:18     28s] ### Time Record (Pre Callback) is uninstalled.
[01/16 20:25:18     28s] ### Time Record (DB Import) is installed.
[01/16 20:25:18     28s] ### Time Record (Timing Data Generation) is installed.
[01/16 20:25:18     28s] #Generating timing data, please wait...
[01/16 20:25:18     28s] #17 total nets, 0 already routed, 0 will ignore in trialRoute
[01/16 20:25:18     28s] ### run_trial_route starts on Thu Jan 16 20:25:18 2025 with memory = 866.40 (MB), peak = 871.18 (MB)
[01/16 20:25:18     28s] **ERROR: Design must be placed before running Early Global Route
[01/16 20:25:18     28s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:867.1 MB, peak:871.2 MB
[01/16 20:25:18     28s] ### dump_timing_file starts on Thu Jan 16 20:25:18 2025 with memory = 867.19 (MB), peak = 871.18 (MB)
[01/16 20:25:18     28s] ### extractRC starts on Thu Jan 16 20:25:18 2025 with memory = 867.26 (MB), peak = 871.18 (MB)
[01/16 20:25:18     28s] ### extractRC cpu:00:00:00, real:00:00:00, mem:867.3 MB, peak:871.2 MB
[01/16 20:25:18     28s] #Dump tif for version 2.1
[01/16 20:25:19     29s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=1085.38)
[01/16 20:25:19     29s] End AAE Lib Loading. (MEM=1094.91 CPU=0:00:00.0 Real=0:00:00.0)
[01/16 20:25:19     29s] End AAE Lib Interpolated Model. (MEM=1094.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 20:25:19     29s] First Iteration Infinite Tw... 
[01/16 20:25:19     29s] Total number of fetched objects 21
[01/16 20:25:19     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 20:25:19     29s] End delay calculation. (MEM=1072.45 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 20:25:19     29s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 837.16 (MB), peak = 914.52 (MB)
[01/16 20:25:19     29s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:837.2 MB, peak:914.5 MB
[01/16 20:25:19     29s] #Done generating timing data.
[01/16 20:25:19     29s] ### Time Record (Timing Data Generation) is uninstalled.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/vsensbat of net vsensbat because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/vin of net vin because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/vbattemp of net vbattemp because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/en of net en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iforcedbat of net iforcedbat because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[3] of net sel[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[2] of net sel[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[1] of net sel[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[0] of net sel[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/pgnd of net pgnd because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dvdd of net dvdd because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dgnd of net dgnd because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:19     29s] ### Net info: total nets: 28
[01/16 20:25:19     29s] ### Net info: dirty nets: 0
[01/16 20:25:19     29s] ### Net info: marked as disconnected nets: 0
[01/16 20:25:19     29s] #num needed restored net=0
[01/16 20:25:19     29s] #need_extraction net=0 (total=28)
[01/16 20:25:19     29s] ### Net info: fully routed nets: 0
[01/16 20:25:19     29s] ### Net info: trivial (< 2 pins) nets: 18
[01/16 20:25:19     29s] ### Net info: unrouted nets: 10
[01/16 20:25:19     29s] ### Net info: re-extraction nets: 0
[01/16 20:25:19     29s] ### Net info: selected nets: 1
[01/16 20:25:19     29s] ### Net info: ignored nets: 0
[01/16 20:25:19     29s] ### Net info: skip routing nets: 0
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN en in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN iforcedbat in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN pgnd in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN sel[0] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN sel[1] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN sel[2] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN sel[3] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN vbattemp in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN vin in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #WARNING (NRDB-733) PIN vsensbat in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:19     29s] #Start reading timing information from file .timing_file_31613.tif.gz ...
[01/16 20:25:19     29s] #WARNING (NRDB-194) 
[01/16 20:25:19     29s] #No setup time constraints read in
[01/16 20:25:19     29s] #Read in timing information for 12 ports, 16 instances from timing file .timing_file_31613.tif.gz.
[01/16 20:25:19     29s] ### import design signature (2): route=1419058625 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=16808 net_attr=1460039406 dirty_area=0 del_dirty_area=0 cell=0 placement=561695064 pin_access=1 halo=0
[01/16 20:25:19     29s] ### Time Record (DB Import) is uninstalled.
[01/16 20:25:19     29s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/16 20:25:19     29s] #RTESIG:78da8dce3f6fc230100570e67e8a93614825d2de39c6715650575a2160452e31c152e248
[01/16 20:25:19     29s] #       fe33f0ed89d4a9150d59dffb9deecd17c78f1d308e6f4479a0024f04db1d4754c873ce57
[01/16 20:25:19     29s] #       e53b1f22ca0f6bf6325f7c7eedb9ace0a2db6020fbeefb7609f5cde9ce9ea136179dda08
[01/16 20:25:19     29s] #       c1c4685df3fac3050a40c8ac8ba6317e092918ff8748ac8075c3a9dda4c8200bd10fe543
[01/16 20:25:19     29s] #       aa14fd7efec090203e01a9096855096057db5cc757912c115888dad5dad783352e75ff49
[01/16 20:25:19     29s] #       02e67a6746959202a24fa3db942c9f9aaa9860048e98d91d66c1a57e
[01/16 20:25:19     29s] #
[01/16 20:25:19     29s] ### Time Record (Data Preparation) is installed.
[01/16 20:25:19     29s] #RTESIG:78da8dcf3d6fc2301006e0cefd1527c3102452ee8c719cb588952244bb56a631c152e248
[01/16 20:25:19     29s] #       fe18f8f744ed540421ebdd737adf9b4cbf367b601cdf88f2404bfc26d8ee39a2429e73be
[01/16 20:25:19     29s] #       2a16bc1f51fef9ce5e27d38fdd81cb124eba0906b263d73573a82e4eb7f6072a73d2a989
[01/16 20:25:19     29s] #       104c8cd6d5b33f2e500042665d34b5f17348c1f81b22b104d6f6a7769d22832c44df2fef
[01/16 20:25:19     29s] #       52a5e87ff81d4382f808a446a05529809d6d7d1e6e45b24060216a57695ff5d6b8d43e92
[01/16 20:25:19     29s] #       04cc75ce0caa0225b0df764f829514107d1a7c42c9e2a92997238cc001f37205de76b230
[01/16 20:25:19     29s] #
[01/16 20:25:19     29s] ### Time Record (Data Preparation) is uninstalled.
[01/16 20:25:19     29s] ### Time Record (Global Routing) is installed.
[01/16 20:25:19     29s] ### Time Record (Global Routing) is uninstalled.
[01/16 20:25:19     29s] ### Time Record (Data Preparation) is installed.
[01/16 20:25:19     29s] #Start routing data preparation on Thu Jan 16 20:25:19 2025
[01/16 20:25:19     29s] #
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA56_HH_mar_W for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA56_HH_mar_E for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA45_HH_mar_S for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA45_HH_mar_N for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA34_HH_mar_W for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA34_HH_mar_E for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA23_HH_mar_S for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA23_HH_mar_N for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA67_stack_Def for LAYER via6 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA56_stack_CROSS for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA56_stack_HAMMER2 for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA56_stack_HAMMER1 for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA45_stack_CROSS for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA45_stack_HAMMER2 for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA45_stack_HAMMER1 for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA34_stack_CROSS for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA34_stack_HAMMER2 for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA34_stack_HAMMER1 for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA23_stack_CROSS for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (NRDB-2138) Ignore VIA VIA23_stack_HAMMER2 for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/16 20:25:19     29s] #WARNING (EMS-27) Message (NRDB-2138) has exceeded the current message display limit of 20.
[01/16 20:25:19     29s] #To increase the message display limit, refer to the product command reference manual.
[01/16 20:25:19     29s] #Minimum voltage of a net in the design = 0.000.
[01/16 20:25:19     29s] #Maximum voltage of a net in the design = 3.300.
[01/16 20:25:19     29s] #Voltage range [0.000 - 0.000] has 8 nets.
[01/16 20:25:19     29s] #Voltage range [0.000 - 3.300] has 20 nets.
[01/16 20:25:19     29s] ### Time Record (Cell Pin Access) is installed.
[01/16 20:25:19     29s] #Initial pin access analysis.
[01/16 20:25:20     29s] #Detail pin access analysis.
[01/16 20:25:20     29s] ### Time Record (Cell Pin Access) is uninstalled.
[01/16 20:25:20     29s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/16 20:25:20     29s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:20     29s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:20     29s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:20     29s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:20     29s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:20     29s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/16 20:25:20     29s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/16 20:25:20     29s] #Monitoring time of adding inner blkg by smac
[01/16 20:25:20     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.89 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #Regenerating Ggrids automatically.
[01/16 20:25:20     30s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/16 20:25:20     30s] #Using automatically generated G-grids.
[01/16 20:25:20     30s] #Done routing data preparation.
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.49 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Connectivity extraction summary:
[01/16 20:25:20     30s] #1 (5.26%) nets are without wires.
[01/16 20:25:20     30s] #18 nets are fixed|skipped|trivial (not extracted).
[01/16 20:25:20     30s] #Total number of nets = 19.
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Finished routing data preparation on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Cpu time = 00:00:00
[01/16 20:25:20     30s] #Elapsed time = 00:00:00
[01/16 20:25:20     30s] #Increased memory = 38.22 (MB)
[01/16 20:25:20     30s] #Total memory = 877.59 (MB)
[01/16 20:25:20     30s] #Peak memory = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### Time Record (Data Preparation) is uninstalled.
[01/16 20:25:20     30s] ### Time Record (Global Routing) is installed.
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Start global routing on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Start global routing initialization on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Number of eco nets is 0
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Start global routing data preparation on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### build_merged_routing_blockage_rect_list starts on Thu Jan 16 20:25:20 2025 with memory = 877.77 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:877.8 MB, peak:914.5 MB
[01/16 20:25:20     30s] #Start routing resource analysis on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### init_is_bin_blocked starts on Thu Jan 16 20:25:20 2025 with memory = 877.82 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:877.8 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jan 16 20:25:20 2025 with memory = 881.41 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### adjust_flow_cap starts on Thu Jan 16 20:25:20 2025 with memory = 881.59 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### adjust_partial_route_blockage starts on Thu Jan 16 20:25:20 2025 with memory = 881.59 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### set_via_blocked starts on Thu Jan 16 20:25:20 2025 with memory = 881.59 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### copy_flow starts on Thu Jan 16 20:25:20 2025 with memory = 881.59 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] #Routing resource analysis is done on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### report_flow_cap starts on Thu Jan 16 20:25:20 2025 with memory = 881.60 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #  Resource Analysis:
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/16 20:25:20     30s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/16 20:25:20     30s] #  --------------------------------------------------------------
[01/16 20:25:20     30s] #  metal1         H         712        1288       27664    84.21%
[01/16 20:25:20     30s] #  metal2         V         713        2412       27664    84.66%
[01/16 20:25:20     30s] #  metal3         H         712        1288       27664    84.21%
[01/16 20:25:20     30s] #  metal4         V         713        2412       27664    84.66%
[01/16 20:25:20     30s] #  metal5         H         712        1288       27664    84.21%
[01/16 20:25:20     30s] #  metal6         V         713        2412       27664    84.66%
[01/16 20:25:20     30s] #  metal7         H         355         644       27664    84.21%
[01/16 20:25:20     30s] #  metal8         V         355        1207       27664    84.92%
[01/16 20:25:20     30s] #  --------------------------------------------------------------
[01/16 20:25:20     30s] #  Total                   4987      70.80%      221312    84.47%
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #  1 nets (3.57%) with 1 preferred extra spacing.
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### analyze_m2_tracks starts on Thu Jan 16 20:25:20 2025 with memory = 881.61 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### report_initial_resource starts on Thu Jan 16 20:25:20 2025 with memory = 881.61 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### mark_pg_pins_accessibility starts on Thu Jan 16 20:25:20 2025 with memory = 881.62 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### set_net_region starts on Thu Jan 16 20:25:20 2025 with memory = 881.62 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Global routing data preparation is done on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.64 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### prepare_level starts on Thu Jan 16 20:25:20 2025 with memory = 881.64 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init level 1 starts on Thu Jan 16 20:25:20 2025 with memory = 881.65 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:881.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### Level 1 hgrid = 208 X 133
[01/16 20:25:20     30s] ### prepare_level_flow starts on Thu Jan 16 20:25:20 2025 with memory = 881.69 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:881.7 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:881.7 MB, peak:914.5 MB
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Global routing initialization is done on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.71 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #start global routing iteration 1...
[01/16 20:25:20     30s] ### init_flow_edge starts on Thu Jan 16 20:25:20 2025 with memory = 881.77 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:884.9 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### routing at level 1 (topmost level) iter 0
[01/16 20:25:20     30s] ### measure_qor starts on Thu Jan 16 20:25:20 2025 with memory = 885.45 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### measure_congestion starts on Thu Jan 16 20:25:20 2025 with memory = 885.45 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:885.5 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:885.5 MB, peak:914.5 MB
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.62 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #start global routing iteration 2...
[01/16 20:25:20     30s] ### routing at level 1 (topmost level) iter 1
[01/16 20:25:20     30s] ### measure_qor starts on Thu Jan 16 20:25:20 2025 with memory = 883.71 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### measure_congestion starts on Thu Jan 16 20:25:20 2025 with memory = 883.71 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:883.7 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:883.7 MB, peak:914.5 MB
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.71 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### route_end starts on Thu Jan 16 20:25:20 2025 with memory = 883.71 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
[01/16 20:25:20     30s] #Total number of selected nets for routing = 1.
[01/16 20:25:20     30s] #Total number of unselected nets (but routable) for routing = 9 (skipped).
[01/16 20:25:20     30s] #Total number of nets in the design = 28.
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #9 skipped nets do not have any wires.
[01/16 20:25:20     30s] #1 routable net has only global wires.
[01/16 20:25:20     30s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Routed net constraints summary:
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #        Rules   Shielding   Unconstrained  
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #      Default           1               0  
[01/16 20:25:20     30s] #          pwr           0               0  
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #        Total           1               0  
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Routing constraints summary of the whole design:
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #        Rules   Shielding   Unconstrained  
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #      Default           1               8  
[01/16 20:25:20     30s] #          pwr           0               1  
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #        Total           1               9  
[01/16 20:25:20     30s] #-----------------------------------------
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### cal_base_flow starts on Thu Jan 16 20:25:20 2025 with memory = 883.72 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init_flow_edge starts on Thu Jan 16 20:25:20 2025 with memory = 883.72 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:883.8 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### cal_flow starts on Thu Jan 16 20:25:20 2025 with memory = 883.83 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:883.8 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:883.8 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### report_overcon starts on Thu Jan 16 20:25:20 2025 with memory = 883.84 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #                 OverCon          
[01/16 20:25:20     30s] #                  #Gcell    %Gcell
[01/16 20:25:20     30s] #     Layer           (1)   OverCon  Flow/Cap
[01/16 20:25:20     30s] #  ----------------------------------------------
[01/16 20:25:20     30s] #  metal1        0(0.00%)   (0.00%)     0.03  
[01/16 20:25:20     30s] #  metal2        0(0.00%)   (0.00%)     0.01  
[01/16 20:25:20     30s] #  metal3        0(0.00%)   (0.00%)     0.03  
[01/16 20:25:20     30s] #  metal4        0(0.00%)   (0.00%)     0.01  
[01/16 20:25:20     30s] #  metal5        0(0.00%)   (0.00%)     0.03  
[01/16 20:25:20     30s] #  metal6        0(0.00%)   (0.00%)     0.01  
[01/16 20:25:20     30s] #  metal7        0(0.00%)   (0.00%)     0.03  
[01/16 20:25:20     30s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/16 20:25:20     30s] #  ----------------------------------------------
[01/16 20:25:20     30s] #     Total      0(0.00%)   (0.00%)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/16 20:25:20     30s] #  Overflow after GR: 0.00% H + 0.00% V
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:883.8 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### cal_base_flow starts on Thu Jan 16 20:25:20 2025 with memory = 883.88 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init_flow_edge starts on Thu Jan 16 20:25:20 2025 with memory = 883.88 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:883.9 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### cal_flow starts on Thu Jan 16 20:25:20 2025 with memory = 883.88 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:883.9 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:883.9 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### export_cong_map starts on Thu Jan 16 20:25:20 2025 with memory = 883.88 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### PDZT_Export::export_cong_map starts on Thu Jan 16 20:25:20 2025 with memory = 884.38 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:884.4 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:884.4 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### import_cong_map starts on Thu Jan 16 20:25:20 2025 with memory = 884.39 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #Hotspot report including placement blocked areas
[01/16 20:25:20     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:1046.6M
[01/16 20:25:20     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:20     30s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/16 20:25:20     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:20     30s] [hotspot] |   metal1(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:20     30s] [hotspot] |   metal2(V)    |             78.00 |            490.22 |  1108.79   156.79  1250.01   223.99 |
[01/16 20:25:20     30s] [hotspot] |   metal3(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:20     30s] [hotspot] |   metal4(V)    |             78.00 |            490.22 |  1108.79   156.79  1250.01   223.99 |
[01/16 20:25:20     30s] [hotspot] |   metal5(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:20     30s] [hotspot] |   metal6(V)    |             78.00 |            490.22 |  1108.79   156.79  1250.01   223.99 |
[01/16 20:25:20     30s] [hotspot] |   metal7(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:20     30s] [hotspot] |   metal8(V)    |             84.00 |            512.22 |  1097.59   156.79  1250.01   223.99 |
[01/16 20:25:20     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:20     30s] [hotspot] |      worst     | (metal1)   208.00 | (metal1)  1508.00 |                                     |
[01/16 20:25:20     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:20     30s] [hotspot] |   all layers   |            209.56 |           2025.78 |                                     |
[01/16 20:25:20     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:20     30s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 209.56, normalized total congestion hotspot area = 2025.78 (area is in unit of 4 std-cell row bins)
[01/16 20:25:20     30s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 209.56/2025.78 (area is in unit of 4 std-cell row bins)
[01/16 20:25:20     30s] [hotspot] max/total 209.56/2025.78, big hotspot (>10) total 2025.78
[01/16 20:25:20     30s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] [hotspot] | top |            hotspot bbox             | hotspot score |
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] [hotspot] |  1  |   918.39   649.59  1097.59   800.01 |      209.56   |
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] [hotspot] |  2  |   156.79   660.79   335.99   800.01 |      208.00   |
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] [hotspot] |  3  |   403.19   660.79   582.39   800.01 |      208.00   |
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] [hotspot] |  4  |   649.59   660.79   828.79   800.01 |      208.00   |
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] [hotspot] |  5  |   156.79    -0.01   257.59   145.59 |      117.00   |
[01/16 20:25:20     30s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:20     30s] Top 5 hotspots total area: 950.56
[01/16 20:25:20     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.110, REAL:0.118, MEM:1046.6M
[01/16 20:25:20     30s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:885.2 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### update starts on Thu Jan 16 20:25:20 2025 with memory = 885.20 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #Complete Global Routing.
[01/16 20:25:20     30s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:20     30s] #Total wire length = 95 um.
[01/16 20:25:20     30s] #Total half perimeter of net bounding box = 298 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal1 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal2 = 54 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal3 = 41 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal4 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal5 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal6 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal7 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal8 = 0 um.
[01/16 20:25:20     30s] #Total number of vias = 2
[01/16 20:25:20     30s] #Up-Via Summary (total 2):
[01/16 20:25:20     30s] #           
[01/16 20:25:20     30s] #-----------------------
[01/16 20:25:20     30s] # metal2              2
[01/16 20:25:20     30s] #-----------------------
[01/16 20:25:20     30s] #                     2 
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### update cpu:00:00:00, real:00:00:00, mem:885.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### report_overcon starts on Thu Jan 16 20:25:20 2025 with memory = 885.64 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:885.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### report_overcon starts on Thu Jan 16 20:25:20 2025 with memory = 885.64 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #Max overcon = 0 track.
[01/16 20:25:20     30s] #Total overcon = 0.00%.
[01/16 20:25:20     30s] #Worst layer Gcell overcon rate = 0.00%.
[01/16 20:25:20     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:885.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### route_end cpu:00:00:00, real:00:00:00, mem:885.6 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### global_route design signature (5): route=642595111 net_attr=952985814
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Global routing statistics:
[01/16 20:25:20     30s] #Cpu time = 00:00:00
[01/16 20:25:20     30s] #Elapsed time = 00:00:00
[01/16 20:25:20     30s] #Increased memory = 7.02 (MB)
[01/16 20:25:20     30s] #Total memory = 884.61 (MB)
[01/16 20:25:20     30s] #Peak memory = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Finished global routing on Thu Jan 16 20:25:20 2025
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### Time Record (Global Routing) is uninstalled.
[01/16 20:25:20     30s] ### Time Record (Data Preparation) is installed.
[01/16 20:25:20     30s] ### Time Record (Data Preparation) is uninstalled.
[01/16 20:25:20     30s] ### track-assign external-init starts on Thu Jan 16 20:25:20 2025 with memory = 879.52 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### Time Record (Track Assignment) is installed.
[01/16 20:25:20     30s] ### Time Record (Track Assignment) is uninstalled.
[01/16 20:25:20     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:879.5 MB, peak:914.5 MB
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.52 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### track-assign engine-init starts on Thu Jan 16 20:25:20 2025 with memory = 879.53 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] ### Time Record (Track Assignment) is installed.
[01/16 20:25:20     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:879.5 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### track-assign core-engine starts on Thu Jan 16 20:25:20 2025 with memory = 879.57 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #Start Track Assignment.
[01/16 20:25:20     30s] #Done with 2 horizontal wires in 5 hboxes and 1 vertical wires in 7 hboxes.
[01/16 20:25:20     30s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 7 hboxes.
[01/16 20:25:20     30s] #Complete Track Assignment.
[01/16 20:25:20     30s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:20     30s] #Total wire length = 97 um.
[01/16 20:25:20     30s] #Total half perimeter of net bounding box = 298 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal1 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal2 = 56 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal3 = 41 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal4 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal5 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal6 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal7 = 0 um.
[01/16 20:25:20     30s] #Total wire length on LAYER metal8 = 0 um.
[01/16 20:25:20     30s] #Total number of vias = 2
[01/16 20:25:20     30s] #Up-Via Summary (total 2):
[01/16 20:25:20     30s] #           
[01/16 20:25:20     30s] #-----------------------
[01/16 20:25:20     30s] # metal2              2
[01/16 20:25:20     30s] #-----------------------
[01/16 20:25:20     30s] #                     2 
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] ### track_assign design signature (8): route=932475227
[01/16 20:25:20     30s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:880.1 MB, peak:914.5 MB
[01/16 20:25:20     30s] ### Time Record (Track Assignment) is uninstalled.
[01/16 20:25:20     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.74 (MB), peak = 914.52 (MB)
[01/16 20:25:20     30s] #
[01/16 20:25:20     30s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/16 20:25:20     30s] #Cpu time = 00:00:01
[01/16 20:25:20     30s] #Elapsed time = 00:00:01
[01/16 20:25:20     30s] #Increased memory = 40.48 (MB)
[01/16 20:25:20     30s] #Total memory = 879.75 (MB)
[01/16 20:25:20     30s] #Peak memory = 914.52 (MB)
[01/16 20:25:20     30s] ### Time Record (Detail Routing) is installed.
[01/16 20:25:20     30s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/16 20:25:22     32s] #
[01/16 20:25:22     32s] #Start Detail Routing..
[01/16 20:25:22     32s] #start initial detail routing ...
[01/16 20:25:22     32s] ### Design has 0 dirty nets, has valid drcs
[01/16 20:25:22     32s] #   number of violations = 0
[01/16 20:25:22     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 898.23 (MB), peak = 916.07 (MB)
[01/16 20:25:22     32s] #Complete Detail Routing.
[01/16 20:25:22     32s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:22     32s] #Total wire length = 92 um.
[01/16 20:25:22     32s] #Total half perimeter of net bounding box = 298 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal1 = 0 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal2 = 56 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal3 = 35 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal4 = 0 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal5 = 0 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal6 = 0 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal7 = 0 um.
[01/16 20:25:22     32s] #Total wire length on LAYER metal8 = 0 um.
[01/16 20:25:22     32s] #Total number of vias = 2
[01/16 20:25:22     32s] #Up-Via Summary (total 2):
[01/16 20:25:22     32s] #           
[01/16 20:25:22     32s] #-----------------------
[01/16 20:25:22     32s] # metal2              2
[01/16 20:25:22     32s] #-----------------------
[01/16 20:25:22     32s] #                     2 
[01/16 20:25:22     32s] #
[01/16 20:25:22     32s] #Total number of DRC violations = 0
[01/16 20:25:22     32s] ### Time Record (Detail Routing) is uninstalled.
[01/16 20:25:22     32s] #Cpu time = 00:00:02
[01/16 20:25:22     32s] #Elapsed time = 00:00:02
[01/16 20:25:22     32s] #Increased memory = 4.61 (MB)
[01/16 20:25:22     32s] #Total memory = 884.36 (MB)
[01/16 20:25:22     32s] #Peak memory = 916.07 (MB)
[01/16 20:25:22     32s] ### Time Record (Shielding) is installed.
[01/16 20:25:22     32s] #Analyzing shielding information. 
[01/16 20:25:22     32s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[01/16 20:25:22     32s] #  Bottom shield layer is layer 1.
[01/16 20:25:22     32s] #  Bottom routing layer for shield is layer 1.
[01/16 20:25:22     32s] #  Start shielding step 1
[01/16 20:25:22     32s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.42 (MB), peak = 916.07 (MB)
[01/16 20:25:22     32s] #  Start shielding step 2 
[01/16 20:25:22     32s] #    Inner loop #1
[01/16 20:25:22     32s] #    Inner loop #2
[01/16 20:25:22     32s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.77 (MB), peak = 916.07 (MB)
[01/16 20:25:23     33s] #  Start shielding step 3
[01/16 20:25:23     33s] #    Start loop 1
[01/16 20:25:23     33s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.12 (MB), peak = 916.07 (MB)
[01/16 20:25:23     33s] #    Start loop 2
[01/16 20:25:23     33s] #    Finished loop 2 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.28 (MB), peak = 916.07 (MB)
[01/16 20:25:23     33s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.28 (MB), peak = 916.07 (MB)
[01/16 20:25:23     33s] #  Start shielding step 4
[01/16 20:25:23     33s] #    Inner loop #1
[01/16 20:25:23     33s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.39 (MB), peak = 916.07 (MB)
[01/16 20:25:23     33s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 899.39 (MB), peak = 916.07 (MB)
[01/16 20:25:23     33s] #-------------------------------------------------------------------------------
[01/16 20:25:23     33s] #
[01/16 20:25:23     33s] #	Shielding Summary
[01/16 20:25:23     33s] #-------------------------------------------------------------------------------
[01/16 20:25:23     33s] #Primary shielding net(s): pgnd 
[01/16 20:25:23     33s] #Opportunistic shielding net(s): dvdddgnd 
[01/16 20:25:23     33s] #
[01/16 20:25:24     33s] #Average ratio                   : 0.000
[01/16 20:25:24     33s] #-------------------------------------------------------------------------------
[01/16 20:25:24     33s] #Bottom shield layer (metal1) and above: 
[01/16 20:25:24     33s] #Average (BotShieldLayer) ratio  : 0.000
[01/16 20:25:24     33s] #-------------------------------------------------------------------------------
[01/16 20:25:24     33s] #No preferred routing layer range specified
[01/16 20:25:24     33s] #Done Shielding:    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 884.89 (MB), peak = 916.07 (MB)
[01/16 20:25:24     33s] ### Time Record (Shielding) is uninstalled.
[01/16 20:25:24     33s] #Set shielded net as skip routing for Post Route optimization.
[01/16 20:25:24     33s] ### Time Record (Post Route Via Swapping) is installed.
[01/16 20:25:24     33s] #WARNING (NRDR-32) All the nets are fixed, skipped, or trivial nets. Post Route via swapping cannot be run.
[01/16 20:25:24     33s] ### Time Record (Post Route Via Swapping) is uninstalled.
[01/16 20:25:24     33s] #-------------------------------------------------------------------------------
[01/16 20:25:24     33s] #
[01/16 20:25:24     33s] #	Shielding Summary
[01/16 20:25:24     33s] #-------------------------------------------------------------------------------
[01/16 20:25:24     33s] #Primary shielding net(s): pgnd 
[01/16 20:25:24     33s] #Opportunistic shielding net(s): dvdddgnd 
[01/16 20:25:24     33s] #
[01/16 20:25:24     33s] #Average ratio                   : 0.000
[01/16 20:25:24     33s] #-------------------------------------------------------------------------------
[01/16 20:25:24     33s] #Bottom shield layer (metal1) and above: 
[01/16 20:25:24     33s] #Average (BotShieldLayer) ratio  : 0.000
[01/16 20:25:24     33s] #-------------------------------------------------------------------------------
[01/16 20:25:24     33s] #No preferred routing layer range specified
[01/16 20:25:24     33s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:24     33s] #Total wire length = 92 um.
[01/16 20:25:24     33s] #Total half perimeter of net bounding box = 298 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal1 = 0 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal2 = 56 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal3 = 35 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal4 = 0 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal5 = 0 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal6 = 0 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal7 = 0 um.
[01/16 20:25:24     33s] #Total wire length on LAYER metal8 = 0 um.
[01/16 20:25:24     33s] #Total number of vias = 2
[01/16 20:25:24     33s] #Up-Via Summary (total 2):
[01/16 20:25:24     33s] #           
[01/16 20:25:24     33s] #-----------------------
[01/16 20:25:24     33s] # metal2              2
[01/16 20:25:24     33s] #-----------------------
[01/16 20:25:24     33s] #                     2 
[01/16 20:25:24     33s] #
[01/16 20:25:24     33s] #detailRoute Statistics:
[01/16 20:25:24     33s] #Cpu time = 00:00:03
[01/16 20:25:24     33s] #Elapsed time = 00:00:03
[01/16 20:25:24     33s] #Increased memory = 5.16 (MB)
[01/16 20:25:24     33s] #Total memory = 884.91 (MB)
[01/16 20:25:24     33s] #Peak memory = 916.07 (MB)
[01/16 20:25:24     33s] ### global_detail_route design signature (31): route=1906198636 flt_obj=0 vio=1905142130 shield_wire=16808
[01/16 20:25:24     33s] ### Time Record (DB Export) is installed.
[01/16 20:25:24     33s] Extracting standard cell pins and blockage ...... 
[01/16 20:25:24     33s] Pin and blockage extraction finished
[01/16 20:25:24     33s] ### export design design signature (32): route=1906198636 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=16808 net_attr=925680193 dirty_area=0 del_dirty_area=0 cell=0 placement=561695064 pin_access=1 halo=144415996
[01/16 20:25:24     33s] ### Time Record (DB Export) is uninstalled.
[01/16 20:25:24     33s] ### Time Record (Post Callback) is installed.
[01/16 20:25:24     33s] ### Time Record (Post Callback) is uninstalled.
[01/16 20:25:24     33s] #
[01/16 20:25:24     33s] #globalDetailRoute statistics:
[01/16 20:25:24     33s] #Cpu time = 00:00:05
[01/16 20:25:24     33s] #Elapsed time = 00:00:05
[01/16 20:25:24     33s] #Increased memory = 12.38 (MB)
[01/16 20:25:24     33s] #Total memory = 878.65 (MB)
[01/16 20:25:24     33s] #Peak memory = 916.07 (MB)
[01/16 20:25:24     33s] #Number of warnings = 45
[01/16 20:25:24     33s] #Total number of warnings = 51
[01/16 20:25:24     33s] #Number of fails = 0
[01/16 20:25:24     33s] #Total number of fails = 0
[01/16 20:25:24     33s] #Complete globalDetailRoute on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     33s] #
[01/16 20:25:24     33s] ### import design signature (33): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/16 20:25:24     33s] ### Time Record (globalDetailRoute) is uninstalled.
[01/16 20:25:24     33s] % End globalDetailRoute (date=01/16 20:25:24, total cpu=0:00:05.4, real=0:00:06.0, peak res=916.1M, current mem=878.1M)
[01/16 20:25:24     34s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 876.80 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] *** Summary of all messages that are not suppressed in this session:
[01/16 20:25:24     34s] Severity  ID               Count  Summary                                  
[01/16 20:25:24     34s] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[01/16 20:25:24     34s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[01/16 20:25:24     34s] *** Message Summary: 1 warning(s), 1 error(s)
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] ### Time Record (routeDesign) is uninstalled.
[01/16 20:25:24     34s] ### 
[01/16 20:25:24     34s] ###   Scalability Statistics
[01/16 20:25:24     34s] ### 
[01/16 20:25:24     34s] ### --------------------------------+----------------+----------------+----------------+
[01/16 20:25:24     34s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/16 20:25:24     34s] ### --------------------------------+----------------+----------------+----------------+
[01/16 20:25:24     34s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[01/16 20:25:24     34s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[01/16 20:25:24     34s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:24     34s] ###   Shielding                     |        00:00:02|        00:00:02|             1.0|
[01/16 20:25:24     34s] ###   Entire Command                |        00:00:06|        00:00:06|             1.0|
[01/16 20:25:24     34s] ### --------------------------------+----------------+----------------+----------------+
[01/16 20:25:24     34s] ### 
[01/16 20:25:24     34s] #% End routeDesign (date=01/16 20:25:24, total cpu=0:00:05.8, real=0:00:06.0, peak res=916.1M, current mem=876.8M)
[01/16 20:25:24     34s] <CMD> routeDesign -globalDetail
[01/16 20:25:24     34s] #% Begin routeDesign (date=01/16 20:25:24, mem=876.8M)
[01/16 20:25:24     34s] ### Time Record (routeDesign) is installed.
[01/16 20:25:24     34s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.81 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[01/16 20:25:24     34s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/16 20:25:24     34s] **INFO: User settings:
[01/16 20:25:24     34s] setNanoRouteMode -drouteExpEolMarkParalleledge                  false
[01/16 20:25:24     34s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/16 20:25:24     34s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/16 20:25:24     34s] setDelayCalMode -engine                                         aae
[01/16 20:25:24     34s] setDelayCalMode -ignoreNetLoad                                  true
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] #No active setup or hold rc corner
[01/16 20:25:24     34s] #No active RC corner or QRC tech file is missing.
[01/16 20:25:24     34s] #**INFO: setDesignMode -flowEffort standard
[01/16 20:25:24     34s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/16 20:25:24     34s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/16 20:25:24     34s] OPERPROF: Starting checkPlace at level 1, MEM:1044.4M
[01/16 20:25:24     34s] z: 2, totalTracks: 1
[01/16 20:25:24     34s] z: 4, totalTracks: 1
[01/16 20:25:24     34s] z: 6, totalTracks: 1
[01/16 20:25:24     34s] z: 8, totalTracks: 1
[01/16 20:25:24     34s] All LLGs are deleted
[01/16 20:25:24     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1044.4M
[01/16 20:25:24     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1044.4M
[01/16 20:25:24     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1044.4M
[01/16 20:25:24     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1044.4M
[01/16 20:25:24     34s] Core basic site is core_2800
[01/16 20:25:24     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1044.4M
[01/16 20:25:24     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.012, MEM:1060.4M
[01/16 20:25:24     34s] SiteArray: non-trimmed site array dimensions = 172 x 2335
[01/16 20:25:24     34s] SiteArray: use 1,761,280 bytes
[01/16 20:25:24     34s] SiteArray: current memory after site array memory allocation 1060.4M
[01/16 20:25:24     34s] SiteArray: FP blocked sites are writable
[01/16 20:25:24     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1060.4M
[01/16 20:25:24     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1060.4M
[01/16 20:25:24     34s] Begin checking placement ... (start mem=1044.4M, init mem=1060.4M)
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] Running CheckPlace using 1 thread in normal mode...
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] ...checkPlace normal is done!
[01/16 20:25:24     34s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1060.4M
[01/16 20:25:24     34s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1060.4M
[01/16 20:25:24     34s] *info: Placed = 1              (Fixed = 1)
[01/16 20:25:24     34s] *info: Unplaced = 0           
[01/16 20:25:24     34s] Placement Density:0.00%(0/135318)
[01/16 20:25:24     34s] Placement Density (including fixed std cells):0.00%(0/135318)
[01/16 20:25:24     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1060.4M
[01/16 20:25:24     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1060.4M
[01/16 20:25:24     34s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1060.4M)
[01/16 20:25:24     34s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.047, MEM:1060.4M
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/16 20:25:24     34s] *** Changed status on (0) nets in Clock.
[01/16 20:25:24     34s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1060.4M) ***
[01/16 20:25:24     34s] % Begin globalDetailRoute (date=01/16 20:25:24, mem=874.7M)
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] globalDetailRoute
[01/16 20:25:24     34s] 
[01/16 20:25:24     34s] ### Time Record (globalDetailRoute) is installed.
[01/16 20:25:24     34s] #Start globalDetailRoute on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] ### Time Record (Pre Callback) is installed.
[01/16 20:25:24     34s] ### Time Record (Pre Callback) is uninstalled.
[01/16 20:25:24     34s] ### Time Record (DB Import) is installed.
[01/16 20:25:24     34s] ### Time Record (Timing Data Generation) is installed.
[01/16 20:25:24     34s] #Generating timing data, please wait...
[01/16 20:25:24     34s] #17 total nets, 1 already routed, 1 will ignore in trialRoute
[01/16 20:25:24     34s] ### run_trial_route starts on Thu Jan 16 20:25:24 2025 with memory = 874.71 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] **ERROR: Design must be placed before running Early Global Route
[01/16 20:25:24     34s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:874.7 MB, peak:916.1 MB
[01/16 20:25:24     34s] ### dump_timing_file starts on Thu Jan 16 20:25:24 2025 with memory = 874.71 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] ### extractRC starts on Thu Jan 16 20:25:24 2025 with memory = 874.71 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 20:25:24     34s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/16 20:25:24     34s] ### extractRC cpu:00:00:00, real:00:00:00, mem:874.8 MB, peak:916.1 MB
[01/16 20:25:24     34s] #Dump tif for version 2.1
[01/16 20:25:24     34s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=1082.98)
[01/16 20:25:24     34s] End AAE Lib Loading. (MEM=1092.52 CPU=0:00:00.0 Real=0:00:00.0)
[01/16 20:25:24     34s] End AAE Lib Interpolated Model. (MEM=1092.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 20:25:24     34s] First Iteration Infinite Tw... 
[01/16 20:25:24     34s] Total number of fetched objects 21
[01/16 20:25:24     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 20:25:24     34s] End delay calculation. (MEM=1108.21 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 20:25:24     34s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.20 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:875.2 MB, peak:916.1 MB
[01/16 20:25:24     34s] #Done generating timing data.
[01/16 20:25:24     34s] ### Time Record (Timing Data Generation) is uninstalled.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/vsensbat of net vsensbat because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/vin of net vin because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/vbattemp of net vbattemp because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/en of net en because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iforcedbat of net iforcedbat because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[3] of net sel[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[2] of net sel[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[1] of net sel[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sel[0] of net sel[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/pgnd of net pgnd because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dvdd of net dvdd because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dgnd of net dgnd because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[01/16 20:25:24     34s] ### Net info: total nets: 28
[01/16 20:25:24     34s] ### Net info: dirty nets: 0
[01/16 20:25:24     34s] ### Net info: marked as disconnected nets: 0
[01/16 20:25:24     34s] #num needed restored net=0
[01/16 20:25:24     34s] #need_extraction net=0 (total=28)
[01/16 20:25:24     34s] ### Net info: fully routed nets: 1
[01/16 20:25:24     34s] ### Net info: trivial (< 2 pins) nets: 18
[01/16 20:25:24     34s] ### Net info: unrouted nets: 9
[01/16 20:25:24     34s] ### Net info: re-extraction nets: 0
[01/16 20:25:24     34s] ### Net info: ignored nets: 0
[01/16 20:25:24     34s] ### Net info: skip routing nets: 0
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN en in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN iforcedbat in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN pgnd in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN sel[0] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN sel[1] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN sel[2] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN sel[3] in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN vbattemp in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN vin in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #WARNING (NRDB-733) PIN vsensbat in CELL_VIEW FULLCHIP does not have physical port.
[01/16 20:25:24     34s] #Start reading timing information from file .timing_file_31613.tif.gz ...
[01/16 20:25:24     34s] #WARNING (NRDB-194) 
[01/16 20:25:24     34s] #No setup time constraints read in
[01/16 20:25:24     34s] #Read in timing information for 12 ports, 16 instances from timing file .timing_file_31613.tif.gz.
[01/16 20:25:24     34s] ### import design signature (34): route=544455825 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=16808 net_attr=1903930276 dirty_area=0 del_dirty_area=0 cell=0 placement=561695064 pin_access=1 halo=0
[01/16 20:25:24     34s] ### Time Record (DB Import) is uninstalled.
[01/16 20:25:24     34s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/16 20:25:24     34s] #RTESIG:78da8dd0310bc230100560677fc5113b54b07a97a66dba0aae2aa2ae126dac859a42920e
[01/16 20:25:24     34s] #       fe7b0b4e4aadaef73e1e8f9b04c7d50e18c73951e428c613c17ac71125f288f3245bf0ee
[01/16 20:25:24     34s] #       44d161c9c69360b3ddf33487abaa9d86f0dc34f50c8a8751f7ea0285beaab6f6e0b4f795
[01/16 20:25:24     34s] #       29a72f1ec7d93b6f9db61f46a00084b0325e97daf61229e9670d09e27f20f9074a7201ec
[01/16 20:25:24     34s] #       56953706a1f3b64bfa5d9a2130e79529942d3aab4d7bff260998698c1e543215e06d3bb8
[01/16 20:25:24     34s] #       2def3efad3081c30a327513497c1
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] ### Time Record (Data Preparation) is installed.
[01/16 20:25:24     34s] #RTESIG:78da8dd0310bc230100560677fc5113b54b07a97a66dba0aae2aa2ae126dac859a42920e
[01/16 20:25:24     34s] #       fe7b0b4e4aadaef73e1e8f9b04c7d50e18c73951e428c613c17ac71125f288f3245bf0ee
[01/16 20:25:24     34s] #       44d161c9c69360b3ddf33487abaa9d86f0dc34f50c8a8751f7ea0285beaab6f6e0b4f795
[01/16 20:25:24     34s] #       29a72f1ec7d93b6f9db61f46a00084b0325e97daf61229e9670d09e27f20f9074a7201ec
[01/16 20:25:24     34s] #       56953706a1f3b64bfa5d9a2130e79529942d3aab4d7bff260998698c1e543215e06d3bb8
[01/16 20:25:24     34s] #       2def3efad3081c30a327513497c1
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] ### Time Record (Data Preparation) is uninstalled.
[01/16 20:25:24     34s] ### Time Record (Global Routing) is installed.
[01/16 20:25:24     34s] ### Time Record (Global Routing) is uninstalled.
[01/16 20:25:24     34s] ### Time Record (Data Preparation) is installed.
[01/16 20:25:24     34s] #Start routing data preparation on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Minimum voltage of a net in the design = 0.000.
[01/16 20:25:24     34s] #Maximum voltage of a net in the design = 3.300.
[01/16 20:25:24     34s] #Voltage range [0.000 - 0.000] has 8 nets.
[01/16 20:25:24     34s] #Voltage range [0.000 - 3.300] has 20 nets.
[01/16 20:25:24     34s] ### Time Record (Cell Pin Access) is installed.
[01/16 20:25:24     34s] #Rebuild pin access data for design.
[01/16 20:25:24     34s] #Initial pin access analysis.
[01/16 20:25:24     34s] #Detail pin access analysis.
[01/16 20:25:24     34s] ### Time Record (Cell Pin Access) is uninstalled.
[01/16 20:25:24     34s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/16 20:25:24     34s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:24     34s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:24     34s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:24     34s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:24     34s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/16 20:25:24     34s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/16 20:25:24     34s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/16 20:25:24     34s] #Monitoring time of adding inner blkg by smac
[01/16 20:25:24     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.29 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] #Regenerating Ggrids automatically.
[01/16 20:25:24     34s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/16 20:25:24     34s] #Using automatically generated G-grids.
[01/16 20:25:24     34s] #Done routing data preparation.
[01/16 20:25:24     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.21 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Connectivity extraction summary:
[01/16 20:25:24     34s] #1 routed net(s) are imported.
[01/16 20:25:24     34s] #9 (32.14%) nets are without wires.
[01/16 20:25:24     34s] #18 nets are fixed|skipped|trivial (not extracted).
[01/16 20:25:24     34s] #Total number of nets = 28.
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Finished routing data preparation on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Cpu time = 00:00:00
[01/16 20:25:24     34s] #Elapsed time = 00:00:00
[01/16 20:25:24     34s] #Increased memory = 19.78 (MB)
[01/16 20:25:24     34s] #Total memory = 896.22 (MB)
[01/16 20:25:24     34s] #Peak memory = 916.07 (MB)
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] ### Time Record (Data Preparation) is uninstalled.
[01/16 20:25:24     34s] ### Time Record (Global Routing) is installed.
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Start global routing on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Start global routing initialization on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Number of eco nets is 0
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] #Start global routing data preparation on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] ### build_merged_routing_blockage_rect_list starts on Thu Jan 16 20:25:24 2025 with memory = 896.52 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:896.5 MB, peak:916.1 MB
[01/16 20:25:24     34s] #Start routing resource analysis on Thu Jan 16 20:25:24 2025
[01/16 20:25:24     34s] #
[01/16 20:25:24     34s] ### init_is_bin_blocked starts on Thu Jan 16 20:25:24 2025 with memory = 896.68 (MB), peak = 916.07 (MB)
[01/16 20:25:24     34s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:896.7 MB, peak:916.1 MB
[01/16 20:25:24     34s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jan 16 20:25:24 2025 with memory = 900.24 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### adjust_flow_cap starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### adjust_partial_route_blockage starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### set_via_blocked starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### copy_flow starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] #Routing resource analysis is done on Thu Jan 16 20:25:25 2025
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] ### report_flow_cap starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] #  Resource Analysis:
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/16 20:25:25     34s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/16 20:25:25     34s] #  --------------------------------------------------------------
[01/16 20:25:25     34s] #  metal1         H         712        1288       27664    84.21%
[01/16 20:25:25     34s] #  metal2         V         713        2412       27664    84.66%
[01/16 20:25:25     34s] #  metal3         H         712        1288       27664    84.21%
[01/16 20:25:25     34s] #  metal4         V         713        2412       27664    84.66%
[01/16 20:25:25     34s] #  metal5         H         712        1288       27664    84.21%
[01/16 20:25:25     34s] #  metal6         V         713        2412       27664    84.66%
[01/16 20:25:25     34s] #  metal7         H         355         644       27664    84.21%
[01/16 20:25:25     34s] #  metal8         V         355        1207       27664    84.92%
[01/16 20:25:25     34s] #  --------------------------------------------------------------
[01/16 20:25:25     34s] #  Total                   4987      70.80%      221312    84.47%
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #  1 nets (3.57%) with 1 preferred extra spacing.
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### analyze_m2_tracks starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### report_initial_resource starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### mark_pg_pins_accessibility starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### set_net_region starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #Global routing data preparation is done on Thu Jan 16 20:25:25 2025
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] ### prepare_level starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### init level 1 starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### Level 1 hgrid = 208 X 133
[01/16 20:25:25     34s] ### prepare_level_flow starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:900.3 MB, peak:916.1 MB
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #Global routing initialization is done on Thu Jan 16 20:25:25 2025
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #start global routing iteration 1...
[01/16 20:25:25     34s] ### init_flow_edge starts on Thu Jan 16 20:25:25 2025 with memory = 900.30 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:903.7 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### routing at level 1 (topmost level) iter 0
[01/16 20:25:25     34s] ### measure_qor starts on Thu Jan 16 20:25:25 2025 with memory = 905.73 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### measure_congestion starts on Thu Jan 16 20:25:25 2025 with memory = 905.73 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:905.7 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:905.7 MB, peak:916.1 MB
[01/16 20:25:25     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #start global routing iteration 2...
[01/16 20:25:25     34s] ### routing at level 1 (topmost level) iter 1
[01/16 20:25:25     34s] ### measure_qor starts on Thu Jan 16 20:25:25 2025 with memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### measure_congestion starts on Thu Jan 16 20:25:25 2025 with memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:905.7 MB, peak:916.1 MB
[01/16 20:25:25     34s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:905.7 MB, peak:916.1 MB
[01/16 20:25:25     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] ### route_end starts on Thu Jan 16 20:25:25 2025 with memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
[01/16 20:25:25     34s] #Total number of routable nets = 10.
[01/16 20:25:25     34s] #Total number of nets in the design = 28.
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #9 routable nets have only global wires.
[01/16 20:25:25     34s] #1 routable net has only detail routed wires.
[01/16 20:25:25     34s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #Routed nets constraints summary:
[01/16 20:25:25     34s] #-----------------------------
[01/16 20:25:25     34s] #        Rules   Unconstrained  
[01/16 20:25:25     34s] #-----------------------------
[01/16 20:25:25     34s] #      Default               8  
[01/16 20:25:25     34s] #          pwr               1  
[01/16 20:25:25     34s] #-----------------------------
[01/16 20:25:25     34s] #        Total               9  
[01/16 20:25:25     34s] #-----------------------------
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] #Routing constraints summary of the whole design:
[01/16 20:25:25     34s] #-----------------------------------------
[01/16 20:25:25     34s] #        Rules   Shielding   Unconstrained  
[01/16 20:25:25     34s] #-----------------------------------------
[01/16 20:25:25     34s] #      Default           1               8  
[01/16 20:25:25     34s] #          pwr           0               1  
[01/16 20:25:25     34s] #-----------------------------------------
[01/16 20:25:25     34s] #        Total           1               9  
[01/16 20:25:25     34s] #-----------------------------------------
[01/16 20:25:25     34s] #
[01/16 20:25:25     34s] ### cal_base_flow starts on Thu Jan 16 20:25:25 2025 with memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     34s] ### init_flow_edge starts on Thu Jan 16 20:25:25 2025 with memory = 905.70 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:905.7 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### cal_flow starts on Thu Jan 16 20:25:25 2025 with memory = 905.77 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### report_overcon starts on Thu Jan 16 20:25:25 2025 with memory = 905.77 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #                 OverCon          
[01/16 20:25:25     35s] #                  #Gcell    %Gcell
[01/16 20:25:25     35s] #     Layer           (1)   OverCon  Flow/Cap
[01/16 20:25:25     35s] #  ----------------------------------------------
[01/16 20:25:25     35s] #  metal1        0(0.00%)   (0.00%)     0.04  
[01/16 20:25:25     35s] #  metal2        0(0.00%)   (0.00%)     0.02  
[01/16 20:25:25     35s] #  metal3        0(0.00%)   (0.00%)     0.05  
[01/16 20:25:25     35s] #  metal4        0(0.00%)   (0.00%)     0.03  
[01/16 20:25:25     35s] #  metal5        0(0.00%)   (0.00%)     0.04  
[01/16 20:25:25     35s] #  metal6        0(0.00%)   (0.00%)     0.02  
[01/16 20:25:25     35s] #  metal7        0(0.00%)   (0.00%)     0.03  
[01/16 20:25:25     35s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/16 20:25:25     35s] #  ----------------------------------------------
[01/16 20:25:25     35s] #     Total      0(0.00%)   (0.00%)
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/16 20:25:25     35s] #  Overflow after GR: 0.00% H + 0.00% V
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### cal_base_flow starts on Thu Jan 16 20:25:25 2025 with memory = 905.77 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### init_flow_edge starts on Thu Jan 16 20:25:25 2025 with memory = 905.77 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### cal_flow starts on Thu Jan 16 20:25:25 2025 with memory = 905.77 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### export_cong_map starts on Thu Jan 16 20:25:25 2025 with memory = 905.77 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### PDZT_Export::export_cong_map starts on Thu Jan 16 20:25:25 2025 with memory = 905.85 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:905.8 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### import_cong_map starts on Thu Jan 16 20:25:25 2025 with memory = 905.85 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] #Hotspot report including placement blocked areas
[01/16 20:25:25     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:1066.3M
[01/16 20:25:25     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:25     35s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/16 20:25:25     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:25     35s] [hotspot] |   metal1(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:25     35s] [hotspot] |   metal2(V)    |             78.00 |            490.22 |  1108.79   156.79  1250.01   223.99 |
[01/16 20:25:25     35s] [hotspot] |   metal3(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:25     35s] [hotspot] |   metal4(V)    |             78.00 |            490.22 |  1108.79   156.79  1250.01   223.99 |
[01/16 20:25:25     35s] [hotspot] |   metal5(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:25     35s] [hotspot] |   metal6(V)    |             78.00 |            490.22 |  1108.79   156.79  1250.01   223.99 |
[01/16 20:25:25     35s] [hotspot] |   metal7(H)    |            208.00 |           1508.00 |   156.79   660.79   335.99   800.01 |
[01/16 20:25:25     35s] [hotspot] |   metal8(V)    |             84.00 |            512.22 |  1097.59   156.79  1250.01   223.99 |
[01/16 20:25:25     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:25     35s] [hotspot] |      worst     | (metal1)   208.00 | (metal1)  1508.00 |                                     |
[01/16 20:25:25     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:25     35s] [hotspot] |   all layers   |            209.56 |           2025.78 |                                     |
[01/16 20:25:25     35s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/16 20:25:25     35s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 209.56, normalized total congestion hotspot area = 2025.78 (area is in unit of 4 std-cell row bins)
[01/16 20:25:25     35s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 209.56/2025.78 (area is in unit of 4 std-cell row bins)
[01/16 20:25:25     35s] [hotspot] max/total 209.56/2025.78, big hotspot (>10) total 2025.78
[01/16 20:25:25     35s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] [hotspot] | top |            hotspot bbox             | hotspot score |
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] [hotspot] |  1  |   918.39   649.59  1097.59   800.01 |      209.56   |
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] [hotspot] |  2  |   156.79   660.79   335.99   800.01 |      208.00   |
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] [hotspot] |  3  |   403.19   660.79   582.39   800.01 |      208.00   |
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] [hotspot] |  4  |   649.59   660.79   828.79   800.01 |      208.00   |
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] [hotspot] |  5  |   156.79    -0.01   257.59   145.59 |      117.00   |
[01/16 20:25:25     35s] [hotspot] +-----+-------------------------------------+---------------+
[01/16 20:25:25     35s] Top 5 hotspots total area: 950.56
[01/16 20:25:25     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.140, REAL:0.131, MEM:1066.3M
[01/16 20:25:25     35s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:906.4 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### update starts on Thu Jan 16 20:25:25 2025 with memory = 906.45 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] #Complete Global Routing.
[01/16 20:25:25     35s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:25     35s] #Total wire length = 7091 um.
[01/16 20:25:25     35s] #Total half perimeter of net bounding box = 6672 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal1 = 1680 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal2 = 1593 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal3 = 2720 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal4 = 870 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal5 = 143 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal6 = 78 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal7 = 0 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal8 = 6 um.
[01/16 20:25:25     35s] #Total number of vias = 43
[01/16 20:25:25     35s] #Up-Via Summary (total 43):
[01/16 20:25:25     35s] #           
[01/16 20:25:25     35s] #-----------------------
[01/16 20:25:25     35s] # metal1              8
[01/16 20:25:25     35s] # metal2             14
[01/16 20:25:25     35s] # metal3              7
[01/16 20:25:25     35s] # metal4             11
[01/16 20:25:25     35s] # metal5              1
[01/16 20:25:25     35s] # metal6              1
[01/16 20:25:25     35s] # metal7              1
[01/16 20:25:25     35s] #-----------------------
[01/16 20:25:25     35s] #                    43 
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] ### update cpu:00:00:00, real:00:00:00, mem:906.7 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### report_overcon starts on Thu Jan 16 20:25:25 2025 with memory = 906.87 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:906.9 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### report_overcon starts on Thu Jan 16 20:25:25 2025 with memory = 906.87 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] #Max overcon = 0 track.
[01/16 20:25:25     35s] #Total overcon = 0.00%.
[01/16 20:25:25     35s] #Worst layer Gcell overcon rate = 0.00%.
[01/16 20:25:25     35s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:906.9 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### route_end cpu:00:00:00, real:00:00:00, mem:906.9 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### global_route design signature (37): route=1714696013 net_attr=1584302757
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #Global routing statistics:
[01/16 20:25:25     35s] #Cpu time = 00:00:01
[01/16 20:25:25     35s] #Elapsed time = 00:00:01
[01/16 20:25:25     35s] #Increased memory = 9.32 (MB)
[01/16 20:25:25     35s] #Total memory = 905.54 (MB)
[01/16 20:25:25     35s] #Peak memory = 916.07 (MB)
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #Finished global routing on Thu Jan 16 20:25:25 2025
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] ### Time Record (Global Routing) is uninstalled.
[01/16 20:25:25     35s] ### Time Record (Data Preparation) is installed.
[01/16 20:25:25     35s] ### Time Record (Data Preparation) is uninstalled.
[01/16 20:25:25     35s] ### track-assign external-init starts on Thu Jan 16 20:25:25 2025 with memory = 901.98 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### Time Record (Track Assignment) is installed.
[01/16 20:25:25     35s] ### Time Record (Track Assignment) is uninstalled.
[01/16 20:25:25     35s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:902.0 MB, peak:916.1 MB
[01/16 20:25:25     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 901.98 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### track-assign engine-init starts on Thu Jan 16 20:25:25 2025 with memory = 901.98 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] ### Time Record (Track Assignment) is installed.
[01/16 20:25:25     35s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:902.0 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### track-assign core-engine starts on Thu Jan 16 20:25:25 2025 with memory = 901.98 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] #Start Track Assignment.
[01/16 20:25:25     35s] #Done with 26 horizontal wires in 5 hboxes and 29 vertical wires in 7 hboxes.
[01/16 20:25:25     35s] #Done with 1 horizontal wires in 5 hboxes and 0 vertical wires in 7 hboxes.
[01/16 20:25:25     35s] #Done with 5 horizontal wires in 5 hboxes and 7 vertical wires in 7 hboxes.
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #Track assignment summary:
[01/16 20:25:25     35s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/16 20:25:25     35s] #------------------------------------------------------------------------
[01/16 20:25:25     35s] # metal1      1687.44 	  0.00%  	  0.00% 	  0.00%
[01/16 20:25:25     35s] # metal2      1543.20 	  0.45%  	  0.00% 	  0.45%
[01/16 20:25:25     35s] # metal3      2700.00 	  0.63%  	  0.00% 	  0.63%
[01/16 20:25:25     35s] # metal4       883.40 	  0.00%  	  0.00% 	  0.00%
[01/16 20:25:25     35s] # metal5       140.40 	  0.00%  	  0.00% 	  0.00%
[01/16 20:25:25     35s] # metal6        81.60 	  0.00%  	  0.00% 	  0.00%
[01/16 20:25:25     35s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[01/16 20:25:25     35s] # metal8         8.00 	 90.00%  	  0.00% 	 90.00%
[01/16 20:25:25     35s] #------------------------------------------------------------------------
[01/16 20:25:25     35s] # All        7044.04  	  0.44% 	  0.00% 	 90.00%
[01/16 20:25:25     35s] #Complete Track Assignment.
[01/16 20:25:25     35s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:25     35s] #Total wire length = 7092 um.
[01/16 20:25:25     35s] #Total half perimeter of net bounding box = 6672 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal1 = 1687 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal2 = 1597 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal3 = 2717 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal4 = 865 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal5 = 138 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal6 = 80 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal7 = 0 um.
[01/16 20:25:25     35s] #Total wire length on LAYER metal8 = 8 um.
[01/16 20:25:25     35s] #Total number of vias = 43
[01/16 20:25:25     35s] #Up-Via Summary (total 43):
[01/16 20:25:25     35s] #           
[01/16 20:25:25     35s] #-----------------------
[01/16 20:25:25     35s] # metal1              8
[01/16 20:25:25     35s] # metal2             14
[01/16 20:25:25     35s] # metal3              7
[01/16 20:25:25     35s] # metal4             11
[01/16 20:25:25     35s] # metal5              1
[01/16 20:25:25     35s] # metal6              1
[01/16 20:25:25     35s] # metal7              1
[01/16 20:25:25     35s] #-----------------------
[01/16 20:25:25     35s] #                    43 
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] ### track_assign design signature (40): route=1349368048
[01/16 20:25:25     35s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:902.2 MB, peak:916.1 MB
[01/16 20:25:25     35s] ### Time Record (Track Assignment) is uninstalled.
[01/16 20:25:25     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.04 (MB), peak = 916.07 (MB)
[01/16 20:25:25     35s] #
[01/16 20:25:25     35s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/16 20:25:25     35s] #Cpu time = 00:00:01
[01/16 20:25:25     35s] #Elapsed time = 00:00:01
[01/16 20:25:25     35s] #Increased memory = 25.60 (MB)
[01/16 20:25:25     35s] #Total memory = 902.04 (MB)
[01/16 20:25:25     35s] #Peak memory = 916.07 (MB)
[01/16 20:25:25     35s] ### Time Record (Detail Routing) is installed.
[01/16 20:25:25     35s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/16 20:25:27     36s] #
[01/16 20:25:27     36s] #Start Detail Routing..
[01/16 20:25:27     36s] #start initial detail routing ...
[01/16 20:25:27     36s] ### Design has 0 dirty nets, 51 dirty-areas), has valid drcs
[01/16 20:25:28     37s] #   number of violations = 1
[01/16 20:25:28     37s] #
[01/16 20:25:28     37s] #    By Layer and Type :
[01/16 20:25:28     37s] #	         MetSpc   Totals
[01/16 20:25:28     37s] #	metal1        0        0
[01/16 20:25:28     37s] #	metal2        0        0
[01/16 20:25:28     37s] #	metal3        0        0
[01/16 20:25:28     37s] #	metal4        1        1
[01/16 20:25:28     37s] #	Totals        1        1
[01/16 20:25:28     37s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 920.29 (MB), peak = 960.12 (MB)
[01/16 20:25:28     37s] #start 1st optimization iteration ...
[01/16 20:25:28     38s] #   number of violations = 0
[01/16 20:25:28     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.08 (MB), peak = 960.12 (MB)
[01/16 20:25:28     38s] #Complete Detail Routing.
[01/16 20:25:28     38s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:28     38s] #Total wire length = 7197 um.
[01/16 20:25:28     38s] #Total half perimeter of net bounding box = 6672 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal1 = 1687 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal2 = 1579 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal3 = 2766 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal4 = 934 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal5 = 141 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal6 = 46 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal7 = 6 um.
[01/16 20:25:28     38s] #Total wire length on LAYER metal8 = 37 um.
[01/16 20:25:28     38s] #Total number of vias = 59
[01/16 20:25:28     38s] #Total number of multi-cut vias = 33 ( 55.9%)
[01/16 20:25:28     38s] #Total number of single cut vias = 26 ( 44.1%)
[01/16 20:25:28     38s] #Up-Via Summary (total 59):
[01/16 20:25:28     38s] #                   single-cut          multi-cut      Total
[01/16 20:25:28     38s] #-----------------------------------------------------------
[01/16 20:25:28     38s] # metal1             8 (100.0%)         0 (  0.0%)          8
[01/16 20:25:28     38s] # metal2            13 (100.0%)         0 (  0.0%)         13
[01/16 20:25:28     38s] # metal3             4 ( 12.5%)        28 ( 87.5%)         32
[01/16 20:25:28     38s] # metal4             0 (  0.0%)         3 (100.0%)          3
[01/16 20:25:28     38s] # metal5             0 (  0.0%)         1 (100.0%)          1
[01/16 20:25:28     38s] # metal6             0 (  0.0%)         1 (100.0%)          1
[01/16 20:25:28     38s] # metal7             1 (100.0%)         0 (  0.0%)          1
[01/16 20:25:28     38s] #-----------------------------------------------------------
[01/16 20:25:28     38s] #                   26 ( 44.1%)        33 ( 55.9%)         59 
[01/16 20:25:28     38s] #
[01/16 20:25:28     38s] #Total number of DRC violations = 0
[01/16 20:25:28     38s] ### Time Record (Detail Routing) is uninstalled.
[01/16 20:25:28     38s] #Cpu time = 00:00:03
[01/16 20:25:28     38s] #Elapsed time = 00:00:03
[01/16 20:25:28     38s] #Increased memory = 5.16 (MB)
[01/16 20:25:28     38s] #Total memory = 907.21 (MB)
[01/16 20:25:28     38s] #Peak memory = 960.12 (MB)
[01/16 20:25:28     38s] ### Time Record (Shielding) is installed.
[01/16 20:25:28     38s] #Analyzing shielding information. 
[01/16 20:25:28     38s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[01/16 20:25:28     38s] #  Bottom shield layer is layer 1.
[01/16 20:25:28     38s] #  Bottom routing layer for shield is layer 1.
[01/16 20:25:28     38s] #  Start shielding step 1
[01/16 20:25:28     38s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.21 (MB), peak = 960.12 (MB)
[01/16 20:25:28     38s] #  Start shielding step 2 
[01/16 20:25:28     38s] #    Inner loop #1
[01/16 20:25:28     38s] #    Inner loop #2
[01/16 20:25:28     38s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.21 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] #  Start shielding step 3
[01/16 20:25:30     39s] #    Start loop 1
[01/16 20:25:30     39s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.46 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] #    Start loop 2
[01/16 20:25:30     39s] #    Finished loop 2 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.62 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.62 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] #  Start shielding step 4
[01/16 20:25:30     39s] #    Inner loop #1
[01/16 20:25:30     39s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.73 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 921.73 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] #-------------------------------------------------------------------------------
[01/16 20:25:30     39s] #
[01/16 20:25:30     39s] #	Shielding Summary
[01/16 20:25:30     39s] #-------------------------------------------------------------------------------
[01/16 20:25:30     39s] #Primary shielding net(s): pgnd 
[01/16 20:25:30     39s] #Opportunistic shielding net(s): dvdddgnd 
[01/16 20:25:30     39s] #
[01/16 20:25:30     39s] #Average ratio                   : 0.000
[01/16 20:25:30     39s] #-------------------------------------------------------------------------------
[01/16 20:25:30     39s] #Bottom shield layer (metal1) and above: 
[01/16 20:25:30     39s] #Average (BotShieldLayer) ratio  : 0.000
[01/16 20:25:30     39s] #-------------------------------------------------------------------------------
[01/16 20:25:30     39s] #No preferred routing layer range specified
[01/16 20:25:30     39s] #Done Shielding:    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 906.24 (MB), peak = 960.12 (MB)
[01/16 20:25:30     39s] ### Time Record (Shielding) is uninstalled.
[01/16 20:25:30     39s] #Set shielded net as skip routing for Post Route optimization.
[01/16 20:25:30     39s] ### Time Record (Post Route Wire Spreading) is installed.
[01/16 20:25:30     39s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/16 20:25:31     41s] #
[01/16 20:25:31     41s] #Start Post Route wire spreading..
[01/16 20:25:31     41s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/16 20:25:31     41s] #
[01/16 20:25:31     41s] #Start DRC checking..
[01/16 20:25:32     42s] #   number of violations = 0
[01/16 20:25:32     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.55 (MB), peak = 960.12 (MB)
[01/16 20:25:32     42s] #CELL_VIEW FULLCHIP,init has no DRC violation.
[01/16 20:25:32     42s] #Total number of DRC violations = 0
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #Start data preparation for wire spreading...
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #Data preparation is done on Thu Jan 16 20:25:32 2025
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] ### track-assign engine-init starts on Thu Jan 16 20:25:32 2025 with memory = 920.55 (MB), peak = 960.12 (MB)
[01/16 20:25:32     42s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:923.9 MB, peak:960.1 MB
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #Start Post Route Wire Spread.
[01/16 20:25:32     42s] #Done with 1 horizontal wires in 9 hboxes and 0 vertical wires in 13 hboxes.
[01/16 20:25:32     42s] #Complete Post Route Wire Spread.
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #Total number of nets with non-default rule or having extra spacing = 2
[01/16 20:25:32     42s] #Total wire length = 7106 um.
[01/16 20:25:32     42s] #Total half perimeter of net bounding box = 6375 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal1 = 1687 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal2 = 1522 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal3 = 2732 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal4 = 934 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal5 = 141 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal6 = 46 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal7 = 6 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal8 = 37 um.
[01/16 20:25:32     42s] #Total number of vias = 57
[01/16 20:25:32     42s] #Total number of multi-cut vias = 33 ( 57.9%)
[01/16 20:25:32     42s] #Total number of single cut vias = 24 ( 42.1%)
[01/16 20:25:32     42s] #Up-Via Summary (total 57):
[01/16 20:25:32     42s] #                   single-cut          multi-cut      Total
[01/16 20:25:32     42s] #-----------------------------------------------------------
[01/16 20:25:32     42s] # metal1             8 (100.0%)         0 (  0.0%)          8
[01/16 20:25:32     42s] # metal2            11 (100.0%)         0 (  0.0%)         11
[01/16 20:25:32     42s] # metal3             4 ( 12.5%)        28 ( 87.5%)         32
[01/16 20:25:32     42s] # metal4             0 (  0.0%)         3 (100.0%)          3
[01/16 20:25:32     42s] # metal5             0 (  0.0%)         1 (100.0%)          1
[01/16 20:25:32     42s] # metal6             0 (  0.0%)         1 (100.0%)          1
[01/16 20:25:32     42s] # metal7             1 (100.0%)         0 (  0.0%)          1
[01/16 20:25:32     42s] #-----------------------------------------------------------
[01/16 20:25:32     42s] #                   24 ( 42.1%)        33 ( 57.9%)         57 
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #Start DRC checking..
[01/16 20:25:32     42s] #   number of violations = 0
[01/16 20:25:32     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.34 (MB), peak = 960.12 (MB)
[01/16 20:25:32     42s] #CELL_VIEW FULLCHIP,init has no DRC violation.
[01/16 20:25:32     42s] #Total number of DRC violations = 0
[01/16 20:25:32     42s] #   number of violations = 0
[01/16 20:25:32     42s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 920.34 (MB), peak = 960.12 (MB)
[01/16 20:25:32     42s] #CELL_VIEW FULLCHIP,init has no DRC violation.
[01/16 20:25:32     42s] #Total number of DRC violations = 0
[01/16 20:25:32     42s] #Post Route wire spread is done.
[01/16 20:25:32     42s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/16 20:25:32     42s] #-------------------------------------------------------------------------------
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #	Shielding Summary
[01/16 20:25:32     42s] #-------------------------------------------------------------------------------
[01/16 20:25:32     42s] #Primary shielding net(s): pgnd 
[01/16 20:25:32     42s] #Opportunistic shielding net(s): dvdddgnd 
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #Average ratio                   : 0.000
[01/16 20:25:32     42s] #-------------------------------------------------------------------------------
[01/16 20:25:32     42s] #Bottom shield layer (metal1) and above: 
[01/16 20:25:32     42s] #Average (BotShieldLayer) ratio  : 0.000
[01/16 20:25:32     42s] #-------------------------------------------------------------------------------
[01/16 20:25:32     42s] #No preferred routing layer range specified
[01/16 20:25:32     42s] #Total number of nets with non-default rule or having extra spacing = 3
[01/16 20:25:32     42s] #Total wire length = 7198 um.
[01/16 20:25:32     42s] #Total half perimeter of net bounding box = 6672 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal1 = 1687 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal2 = 1579 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal3 = 2767 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal4 = 934 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal5 = 141 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal6 = 46 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal7 = 6 um.
[01/16 20:25:32     42s] #Total wire length on LAYER metal8 = 37 um.
[01/16 20:25:32     42s] #Total number of vias = 59
[01/16 20:25:32     42s] #Total number of multi-cut vias = 33 ( 55.9%)
[01/16 20:25:32     42s] #Total number of single cut vias = 26 ( 44.1%)
[01/16 20:25:32     42s] #Up-Via Summary (total 59):
[01/16 20:25:32     42s] #                   single-cut          multi-cut      Total
[01/16 20:25:32     42s] #-----------------------------------------------------------
[01/16 20:25:32     42s] # metal1             8 (100.0%)         0 (  0.0%)          8
[01/16 20:25:32     42s] # metal2            13 (100.0%)         0 (  0.0%)         13
[01/16 20:25:32     42s] # metal3             4 ( 12.5%)        28 ( 87.5%)         32
[01/16 20:25:32     42s] # metal4             0 (  0.0%)         3 (100.0%)          3
[01/16 20:25:32     42s] # metal5             0 (  0.0%)         1 (100.0%)          1
[01/16 20:25:32     42s] # metal6             0 (  0.0%)         1 (100.0%)          1
[01/16 20:25:32     42s] # metal7             1 (100.0%)         0 (  0.0%)          1
[01/16 20:25:32     42s] #-----------------------------------------------------------
[01/16 20:25:32     42s] #                   26 ( 44.1%)        33 ( 55.9%)         59 
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #detailRoute Statistics:
[01/16 20:25:32     42s] #Cpu time = 00:00:07
[01/16 20:25:32     42s] #Elapsed time = 00:00:07
[01/16 20:25:32     42s] #Increased memory = 4.42 (MB)
[01/16 20:25:32     42s] #Total memory = 906.46 (MB)
[01/16 20:25:32     42s] #Peak memory = 960.12 (MB)
[01/16 20:25:32     42s] ### global_detail_route design signature (75): route=619106166 flt_obj=0 vio=1905142130 shield_wire=16808
[01/16 20:25:32     42s] ### Time Record (DB Export) is installed.
[01/16 20:25:32     42s] ### export design design signature (76): route=619106166 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=16808 net_attr=1271004475 dirty_area=0 del_dirty_area=0 cell=0 placement=561695064 pin_access=1 halo=144415996
[01/16 20:25:32     42s] ### Time Record (DB Export) is uninstalled.
[01/16 20:25:32     42s] ### Time Record (Post Callback) is installed.
[01/16 20:25:32     42s] ### Time Record (Post Callback) is uninstalled.
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] #globalDetailRoute statistics:
[01/16 20:25:32     42s] #Cpu time = 00:00:08
[01/16 20:25:32     42s] #Elapsed time = 00:00:08
[01/16 20:25:32     42s] #Increased memory = 15.81 (MB)
[01/16 20:25:32     42s] #Total memory = 890.52 (MB)
[01/16 20:25:32     42s] #Peak memory = 960.12 (MB)
[01/16 20:25:32     42s] #Number of warnings = 23
[01/16 20:25:32     42s] #Total number of warnings = 75
[01/16 20:25:32     42s] #Number of fails = 0
[01/16 20:25:32     42s] #Total number of fails = 0
[01/16 20:25:32     42s] #Complete globalDetailRoute on Thu Jan 16 20:25:32 2025
[01/16 20:25:32     42s] #
[01/16 20:25:32     42s] ### import design signature (77): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/16 20:25:32     42s] ### Time Record (globalDetailRoute) is uninstalled.
[01/16 20:25:32     42s] % End globalDetailRoute (date=01/16 20:25:32, total cpu=0:00:08.4, real=0:00:08.0, peak res=960.1M, current mem=889.5M)
[01/16 20:25:33     42s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 888.33 (MB), peak = 960.12 (MB)
[01/16 20:25:33     42s] 
[01/16 20:25:33     42s] *** Summary of all messages that are not suppressed in this session:
[01/16 20:25:33     42s] Severity  ID               Count  Summary                                  
[01/16 20:25:33     42s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[01/16 20:25:33     42s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/16 20:25:33     42s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[01/16 20:25:33     42s] *** Message Summary: 2 warning(s), 1 error(s)
[01/16 20:25:33     42s] 
[01/16 20:25:33     42s] ### Time Record (routeDesign) is uninstalled.
[01/16 20:25:33     42s] ### 
[01/16 20:25:33     42s] ###   Scalability Statistics
[01/16 20:25:33     42s] ### 
[01/16 20:25:33     42s] ### --------------------------------+----------------+----------------+----------------+
[01/16 20:25:33     42s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/16 20:25:33     42s] ### --------------------------------+----------------+----------------+----------------+
[01/16 20:25:33     42s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[01/16 20:25:33     42s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/16 20:25:33     42s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[01/16 20:25:33     42s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[01/16 20:25:33     42s] ###   Shielding                     |        00:00:02|        00:00:02|             1.0|
[01/16 20:25:33     42s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[01/16 20:25:33     42s] ### --------------------------------+----------------+----------------+----------------+
[01/16 20:25:33     42s] ### 
[01/16 20:25:33     42s] #% End routeDesign (date=01/16 20:25:33, total cpu=0:00:08.6, real=0:00:09.0, peak res=960.1M, current mem=888.3M)
[01/16 20:27:38     64s] <CMD> saveIoFile -locations FULLCHIP.save.io
[01/16 20:27:38     64s] Dumping IO Instances of cell FULLCHIP
