strict digraph "" {
	node [label="\N"];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39c86550>",
		fillcolor=cadetblue,
		label="37:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39c86550>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"37:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"35:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7e39c86a50>",
		fillcolor=turquoise,
		label="35:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7e39c86a90>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"35:BL" -> "36:IF"	[cond="[]",
		lineno=None];
	"43:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39c86d10>",
		fillcolor=cadetblue,
		label="43:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39c86d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"43:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7e39c86e90>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7e39caf090>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7e39caf190>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7e39caf210>",
		fillcolor=turquoise,
		label="29:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"29:CA" -> "29:BL"	[cond="[]",
		lineno=None];
	"36:IF" -> "37:BS"	[cond="['x']",
		label="(~x)",
		lineno=36];
	"39:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39c86b10>",
		fillcolor=cadetblue,
		label="39:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39c86b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"36:IF" -> "39:BS"	[cond="['x']",
		label="!((~x))",
		lineno=36];
	"42:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7e39caf690>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"42:IF" -> "43:BS"	[cond="['x']",
		label=x,
		lineno=42];
	"45:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf6d0>",
		fillcolor=cadetblue,
		label="45:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf6d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:IF" -> "45:BS"	[cond="['x']",
		label="!(x)",
		lineno=42];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7e39caf250>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f7e39caf0d0>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"35:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7e39caf550>",
		fillcolor=lightcyan,
		label="35:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"35:CA" -> "35:BL"	[cond="[]",
		lineno=None];
	"47:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7e39caf8d0>",
		fillcolor=turquoise,
		label="47:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf910>]",
		style=filled,
		typ=Block];
	"47:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"47:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7e39caf850>",
		fillcolor=lightcyan,
		label="47:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"47:CA" -> "47:BL"	[cond="[]",
		lineno=None];
	"39:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"45:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7e39caf650>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:BL" -> "42:IF"	[cond="[]",
		lineno=None];
	"41:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f7e39caf5d0>",
		fillcolor=lightcyan,
		label="41:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"41:CA" -> "41:BL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf3d0>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf3d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "35:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "47:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "41:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf290>",
		fillcolor=cadetblue,
		label="33:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7e39caf290>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BS"	[cond="['x']",
		label=x,
		lineno=30];
	"30:IF" -> "33:BS"	[cond="['x']",
		label="!(x)",
		lineno=30];
}
