Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Oct  9 15:37:45 2024
| Host         : DESKTOP-PSI4IU2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_timing_summary_routed.rpt -pb LED_timing_summary_routed.pb -rpx LED_timing_summary_routed.rpx -warn_on_violation
| Design       : LED
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.991ns (68.695%)  route 1.819ns (31.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  led_r_reg/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_r_reg/Q
                         net (fo=2, routed)           1.819     2.275    led_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.535     5.809 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.809    led
    P20                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.766ns (20.737%)  route 2.928ns (79.263%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     3.694    time_count[0]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  time_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.766ns (20.737%)  route 2.928ns (79.263%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     3.694    time_count[0]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  time_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.766ns (20.737%)  route 2.928ns (79.263%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     3.694    time_count[0]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  time_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.766ns (20.737%)  route 2.928ns (79.263%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     3.694    time_count[0]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  time_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.547ns  (logic 0.766ns (21.598%)  route 2.781ns (78.402%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          0.994     3.547    time_count[0]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  time_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.547ns  (logic 0.766ns (21.598%)  route 2.781ns (78.402%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          0.994     3.547    time_count[0]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  time_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.766ns (23.548%)  route 2.487ns (76.452%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     3.253    time_count[0]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  time_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.766ns (23.548%)  route 2.487ns (76.452%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     3.253    time_count[0]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  time_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.766ns (23.548%)  route 2.487ns (76.452%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     1.656    time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     1.780 f  time_count[0]_i_4/O
                         net (fo=2, routed)           0.648     2.428    time_count[0]_i_4_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     2.552 r  time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     3.253    time_count[0]_i_1_n_0
    SLICE_X112Y62        FDRE                                         r  time_count_reg[14]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE                         0.000     0.000 r  led_r_reg/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_r_reg/Q
                         net (fo=2, routed)           0.168     0.309    led_OBUF
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  led_r_i_1/O
                         net (fo=1, routed)           0.000     0.354    led_r_i_1_n_0
    SLICE_X113Y62        FDRE                                         r  led_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE                         0.000     0.000 r  time_count_reg[2]/C
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    time_count_reg_n_0_[2]
    SLICE_X112Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  time_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.388    time_count_reg[0]_i_2_n_5
    SLICE_X112Y59        FDRE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE                         0.000     0.000 r  time_count_reg[6]/C
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    time_count_reg_n_0_[6]
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  time_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    time_count_reg[4]_i_1_n_5
    SLICE_X112Y60        FDRE                                         r  time_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[10]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    time_count_reg[10]
    SLICE_X112Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  time_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    time_count_reg[8]_i_1_n_5
    SLICE_X112Y61        FDRE                                         r  time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE                         0.000     0.000 r  time_count_reg[14]/C
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[14]/Q
                         net (fo=2, routed)           0.125     0.289    time_count_reg[14]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  time_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    time_count_reg[12]_i_1_n_5
    SLICE_X112Y62        FDRE                                         r  time_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE                         0.000     0.000 r  time_count_reg[18]/C
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[18]/Q
                         net (fo=2, routed)           0.125     0.289    time_count_reg[18]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    time_count_reg[16]_i_1_n_5
    SLICE_X112Y63        FDRE                                         r  time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE                         0.000     0.000 r  time_count_reg[22]/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[22]/Q
                         net (fo=2, routed)           0.125     0.289    time_count_reg[22]
    SLICE_X112Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  time_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    time_count_reg[20]_i_1_n_5
    SLICE_X112Y64        FDRE                                         r  time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE                         0.000     0.000 r  time_count_reg[2]/C
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    time_count_reg_n_0_[2]
    SLICE_X112Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  time_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.424    time_count_reg[0]_i_2_n_4
    SLICE_X112Y59        FDRE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE                         0.000     0.000 r  time_count_reg[6]/C
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    time_count_reg_n_0_[6]
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    time_count_reg[4]_i_1_n_4
    SLICE_X112Y60        FDRE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            time_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE                         0.000     0.000 r  time_count_reg[10]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  time_count_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    time_count_reg[10]
    SLICE_X112Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    time_count_reg[8]_i_1_n_4
    SLICE_X112Y61        FDRE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------





