.. _Parmys:

#####
Parmys
#####

Parmys utilizes Yosys which is a framework for Verilog RTL synthesis and Parmys plugin as partial mapper.

.. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Quickstart

   quickstart

.. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Verilog Support

   verilog_support

   .. toctree::
   :glob:
   :maxdepth: 2
   :Caption: Structure

   structure
