+++
title = 'Memory Cache'
date = 2025-01-05T00:20:22+09:00
draft = true
+++

#### ğŸš€ğŸš€ğŸš€https://youtu.be/Bz49xnKBH_0?si=Dd7WDWkPzQAvZCYT

# Memory Cache

ë©”ëª¨ë¦¬ bitëŠ” tag, dataë¡œ ë‚˜ë‰¨.

ë©”ëª¨ë¦¬ìì²´ë¥¼ tagë¡œ í™œìš©. 
block id ex) 1, 5 -> 2bit: 0, 1ë‚˜ëˆˆ ë‚˜ë¨¸ì§€ë¡œ ìƒê°. 

ê³µê°„ ì°¾ì•„ê°€ëŠ”ê±´ line ID.
ìºì‹œ íˆíŠ¸/ë¯¸ìŠ¤ íŒë‹¨ì€ tag.
tagì˜ last 3bitë¥¼ line IDë¡œ. 


RAM is actually an addressing mode where i give a pattern of 0 and 1, 
I have access to specific memory location within that full memory map .
ìºì‹œëŠ” ì´ì™€ ë‹¬ë¦¬ associative addressingì„ ì‚¬ìš©í•œë‹¤. 
where it came from - tag

< associate a tag with a block in a cache ë°©ë²• > 
1. Fully associative mapping algo
ìºì‹œëŠ” ë¼ì¸ë“¤ë¡œ ë‚˜ë‰˜ê³ ,
ê° ë¼ì¸ì€ tag, block dataë¡œ ë‚˜ë‰¨.

ë¼ì¸ ì¤‘ì— ì¼ì¹˜í•˜ëŠ” tagê°€ ìˆìœ¼ë©´ ë©”ì¸ë©”ëª¨ë¦¬ê¹Œì§€ ê°ˆ í•„ìš” ì—†ë‹¤.

ì¥ì : threasingì´ ì ë‹¤
Fully Associative ìºì‹œëŠ” ëª¨ë“  ë°ì´í„°ê°€ ìºì‹œì˜ ì–´ë–¤ ë¼ì¸ì—ë“  ì €ì¥ ->  íŠ¹ì • ìºì‹œ ë¼ì¸ì—ì„œ ë°ì´í„° ê°„ ì¶©ëŒì´ ë°œìƒí•˜ì§€ ì•ŠìŒ 

2. Direct Mapping

11111
32: 100000
ë§¤ 2^5 = 32 ê°œ address ë§ˆë‹¤ loop
number of blocks that are sharing a line 
12 bit address space(4KB) ì—ì„œ 
tag : 7bit -> 2^7=128ê°œì˜ ë¸”ë¡ì´ í•œ ë¼ì¸IDì„ ê³µìœ í•˜ê²Œ ë¨.
=> cheap and easy search but lot of threasing.

3. Set-associative caches
ìºì‹œ ë¼ì¸ë“¤ì„ ì—¬ëŸ¬ ê°œì˜ "set"ìœ¼ë¡œ ë¬¶ëŠ”ë‹¤.
2 way: ê° setì— 2ê°œì˜ ë¼ì¸ì´ ìˆìŒ.
ê°™ì€ tagì— ë‘ ê°œì˜ index


## ìºì‹œ write ì •ì±…, flag bits, split caches

flags
- type: instructionì€ decode í•„ìš”, dataëŠ” ê·¸ë ‡ì§€ì•ŠìŒ.
- valid: invalidë¡œ ë°”ê¾¸ê¸° ì „ main memoryì— ë°˜ì˜í•´ì•¼. 
- lock: ëŒ€ì²´ëª»í•˜ê²Œ í‘œì‹œ
- dirty***: written but not updated in main memory

Write policy
- write through: every write to cache also writes through main memory
- write back: update main memory only when a dirty line is replaced. (ìˆ˜ì •ëœ ë°ì´í„°ê°€ ìºì‹œì—ì„œ ì œê±°ë  ë•Œ ë©”ì¸ë©”ëª¨ë¦¬ì— ë°˜ì˜)
 ë‹¨ì ) write backì€ ì—¬ëŸ¬ í”„ë¡œì„¸ìŠ¤ê°€ í•œ ë°ì´í„°ë¥¼ ì ‘ê·¼í•  ê²½ìš°
ìµœì‹  ë°ì´í„°ë¥¼ ì½ê¸° ìœ„í•´ ìºì‹œë¥¼ ê±°ì³ì•¼ í•  ìˆ˜ë„?

* indstuction / data
L1 Cache: ë³´í†µ split cache, write-through: ì›Œë‚™ ë¹¨ë¼ì„œ ë°”ë¡œë°”ë¡œ.
L2: Unified, write-back. ë©”ëª¨ë¦¬ íŠ¸ë˜í”½ ìµœì†Œí™”





---
ìºì‹œ ë©”ëª¨ë¦¬ì—ì„œ Lineì˜ ì—­í• 
ìºì‹œëŠ” ì œí•œëœ í¬ê¸°ì˜ ë©”ëª¨ë¦¬ë¥¼ ë‹¤ë£¨ë¯€ë¡œ
ì£¼ ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ ìºì‹œ ë¼ì¸ ê°œìˆ˜ë¡œ ë‚˜ëˆˆ ê°’ì— ë”°ë¼ ë°ì´í„°ë¥¼ ë°°ì¹˜í•´ì•¼.

Line IDëŠ” ìºì‹œ ë‚´ë¶€ì—ì„œ ë¼ì¸ì˜ ë¬¼ë¦¬ì  ìœ„ì¹˜
-> ë©”ëª¨ë¦¬ ì£¼ì†Œì˜ í•˜ìœ„ ë¹„íŠ¸ê°€ ìºì‹œì—ì„œ ì €ì¥ ìœ„ì¹˜ë¥¼ ê²°ì •í•˜ëŠ” ì…ˆ

SetIDëŠ” ê²€ìƒ‰
1) Set Indexë¥¼ ì‚¬ìš©í•˜ì—¬ Setì„ ì°¾ìŠµë‹ˆë‹¤ (ë¨¼ì €)
2) ì„ íƒëœ Set ë‚´ì—ì„œ Line IDë¥¼ ì•”ë¬µì ìœ¼ë¡œ ì‚¬ìš©
ì´ Set ì•ˆì— ìˆëŠ” kê°œì˜ ë¼ì¸ ì¤‘ì—ì„œ ì–´ë–¤ ë¼ì¸ì— ë°ì´í„°ë¥¼ ì €ì¥í•  ì§€.
-> lineIDëŠ”  í•˜ë“œì›¨ì–´ê°€ Set ë‚´ì˜ ë¼ì¸ë“¤ì„ ê´€ë¦¬í•˜ê¸° ìœ„í•´ ë‚´ë¶€ì ìœ¼ë¡œ ì‚¬ìš©í•˜ëŠ” ê°œë…

ì±…ê½‚ì´: Set
ì±…ê½‚ì´ ì¹¸: Set index
ê° ì¹¸ ì•ˆì˜ ì±… ìœ„ì¹˜: lineID
ì±… ì œëª©: Tag ë¥¼ ë³´ê³  ì°¾ìŒ. 



