-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
-- Date        : Sun Sep 28 12:41:19 2025
-- Host        : esoc-desktop running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/esoc/broadwise/vivado/projects/eyeriss/xpr/eyeriss_bd/eyeriss_bd.gen/sources_1/bd/design_1/ip/design_1_eyeriss_top_0_0/design_1_eyeriss_top_0_0_sim_netlist.vhdl
-- Design      : design_1_eyeriss_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___8_i_31_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_42_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___8_i_33_0\ : out STD_LOGIC;
    \i___8_i_33_1\ : out STD_LOGIC;
    \i___8_i_33_2\ : out STD_LOGIC;
    \i___8_i_33_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[3]_4\ : in STD_LOGIC;
    \state_reg[3]_5\ : in STD_LOGIC;
    \state_reg[3]_6\ : in STD_LOGIC;
    \p_0_in__1\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \state[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__20_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__34_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__34_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__34_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__21_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__34_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__34_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__34_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__34_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i___8_i_31_n_5\ : STD_LOGIC;
  signal \i___8_i_31_n_6\ : STD_LOGIC;
  signal \i___8_i_31_n_7\ : STD_LOGIC;
  signal \i___8_i_32_n_0\ : STD_LOGIC;
  signal \^i___8_i_33_0\ : STD_LOGIC;
  signal \i___8_i_33_n_0\ : STD_LOGIC;
  signal \i___8_i_33_n_1\ : STD_LOGIC;
  signal \i___8_i_33_n_2\ : STD_LOGIC;
  signal \i___8_i_33_n_3\ : STD_LOGIC;
  signal \i___8_i_33_n_4\ : STD_LOGIC;
  signal \i___8_i_33_n_5\ : STD_LOGIC;
  signal \i___8_i_33_n_6\ : STD_LOGIC;
  signal \i___8_i_33_n_7\ : STD_LOGIC;
  signal \i___8_i_38_n_0\ : STD_LOGIC;
  signal \i___8_i_38_n_1\ : STD_LOGIC;
  signal \i___8_i_38_n_10\ : STD_LOGIC;
  signal \i___8_i_38_n_11\ : STD_LOGIC;
  signal \i___8_i_38_n_12\ : STD_LOGIC;
  signal \i___8_i_38_n_2\ : STD_LOGIC;
  signal \i___8_i_38_n_3\ : STD_LOGIC;
  signal \i___8_i_38_n_4\ : STD_LOGIC;
  signal \i___8_i_38_n_5\ : STD_LOGIC;
  signal \i___8_i_38_n_6\ : STD_LOGIC;
  signal \i___8_i_38_n_7\ : STD_LOGIC;
  signal \i___8_i_38_n_8\ : STD_LOGIC;
  signal \i___8_i_38_n_9\ : STD_LOGIC;
  signal \i___8_i_39_n_0\ : STD_LOGIC;
  signal \i___8_i_40_n_0\ : STD_LOGIC;
  signal \i___8_i_41_n_0\ : STD_LOGIC;
  signal \^i___8_i_42_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i___8_i_42_n_0\ : STD_LOGIC;
  signal \i___8_i_43_n_0\ : STD_LOGIC;
  signal \i___8_i_44_n_0\ : STD_LOGIC;
  signal \i___8_i_45_n_0\ : STD_LOGIC;
  signal \i___8_i_46_n_0\ : STD_LOGIC;
  signal \i___8_i_47_n_0\ : STD_LOGIC;
  signal \i___8_i_48_n_0\ : STD_LOGIC;
  signal \i___8_i_49_n_0\ : STD_LOGIC;
  signal \i___8_i_50_n_0\ : STD_LOGIC;
  signal \i___8_i_51_n_0\ : STD_LOGIC;
  signal \i___8_i_52_n_0\ : STD_LOGIC;
  signal \i___8_i_53_n_0\ : STD_LOGIC;
  signal \i___8_i_54_n_0\ : STD_LOGIC;
  signal \i___8_i_55_n_0\ : STD_LOGIC;
  signal \i___8_i_56_n_0\ : STD_LOGIC;
  signal \i___8_i_56_n_1\ : STD_LOGIC;
  signal \i___8_i_56_n_10\ : STD_LOGIC;
  signal \i___8_i_56_n_11\ : STD_LOGIC;
  signal \i___8_i_56_n_12\ : STD_LOGIC;
  signal \i___8_i_56_n_13\ : STD_LOGIC;
  signal \i___8_i_56_n_14\ : STD_LOGIC;
  signal \i___8_i_56_n_15\ : STD_LOGIC;
  signal \i___8_i_56_n_2\ : STD_LOGIC;
  signal \i___8_i_56_n_3\ : STD_LOGIC;
  signal \i___8_i_56_n_4\ : STD_LOGIC;
  signal \i___8_i_56_n_5\ : STD_LOGIC;
  signal \i___8_i_56_n_6\ : STD_LOGIC;
  signal \i___8_i_56_n_7\ : STD_LOGIC;
  signal \i___8_i_56_n_8\ : STD_LOGIC;
  signal \i___8_i_56_n_9\ : STD_LOGIC;
  signal \i___8_i_57_n_14\ : STD_LOGIC;
  signal \i___8_i_57_n_15\ : STD_LOGIC;
  signal \i___8_i_57_n_5\ : STD_LOGIC;
  signal \i___8_i_57_n_7\ : STD_LOGIC;
  signal \i___8_i_58_n_14\ : STD_LOGIC;
  signal \i___8_i_58_n_15\ : STD_LOGIC;
  signal \i___8_i_58_n_5\ : STD_LOGIC;
  signal \i___8_i_58_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__69_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__70_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__69_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__70_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__69_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__70_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__34_n_0\ : STD_LOGIC;
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 35 to 35 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \top_ctrl_inst/o_ifmap_packet4\ : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_i___8_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_i___8_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_i___8_i_57_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i___8_i_57_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i___8_i_58_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i___8_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__20\ : label is "soft_lutpair1322";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__34\ : label is "soft_lutpair1313";
  attribute SOFT_HLUTNM of \counter[2]_i_2__34\ : label is "soft_lutpair1313";
  attribute SOFT_HLUTNM of \counter[4]_i_2__34\ : label is "soft_lutpair1323";
  attribute SOFT_HLUTNM of \counter[5]_i_2__34\ : label is "soft_lutpair1323";
  attribute SOFT_HLUTNM of \counter[6]_i_3__34\ : label is "soft_lutpair1318";
  attribute SOFT_HLUTNM of \counter[7]_i_2__34\ : label is "soft_lutpair1317";
  attribute SOFT_HLUTNM of \head[8]_i_1__34\ : label is "soft_lutpair1316";
  attribute SOFT_HLUTNM of \i___11_i_1__34\ : label is "soft_lutpair1318";
  attribute SOFT_HLUTNM of \i___15_i_1__8\ : label is "soft_lutpair1320";
  attribute SOFT_HLUTNM of \i___15_i_2__8\ : label is "soft_lutpair1322";
  attribute SOFT_HLUTNM of \i___15_i_3__8\ : label is "soft_lutpair1321";
  attribute SOFT_HLUTNM of \i___17_i_1__8\ : label is "soft_lutpair1317";
  attribute SOFT_HLUTNM of \i___17_i_2__8\ : label is "soft_lutpair1321";
  attribute SOFT_HLUTNM of \i___17_i_3__8\ : label is "soft_lutpair1319";
  attribute SOFT_HLUTNM of \i___19_i_1__21\ : label is "soft_lutpair1320";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i___8_i_31\ : label is 35;
  attribute ADDER_THRESHOLD of \i___8_i_33\ : label is 35;
  attribute SOFT_HLUTNM of \i___8_i_36\ : label is "soft_lutpair1314";
  attribute SOFT_HLUTNM of \i___8_i_37\ : label is "soft_lutpair1314";
  attribute SOFT_HLUTNM of \state[3]_i_8\ : label is "soft_lutpair1319";
  attribute SOFT_HLUTNM of \tail[4]_i_3__56\ : label is "soft_lutpair1316";
  attribute SOFT_HLUTNM of \tail[4]_i_4__69\ : label is "soft_lutpair1315";
  attribute SOFT_HLUTNM of \tail[8]_i_7__20\ : label is "soft_lutpair1315";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \i___8_i_33_0\ <= \^i___8_i_33_0\;
  \i___8_i_42_0\(11 downto 0) <= \^i___8_i_42_0\(11 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__20_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__20_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__69_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__70_n_0\,
      S(0) => \i__carry_i_3__70_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__70_n_0\,
      DI(2) => \i__carry_i_2__69_n_0\,
      DI(1) => \i__carry_i_3__69_n_0\,
      DI(0) => \i__carry_i_4__34_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__34_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__34_n_0\,
      S(0) => \i__carry_i_7__34_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__21_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__34_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__21_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__34_n_0\
    );
\counter[2]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__34_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__21_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__34_n_0\
    );
\counter[3]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__34_n_0\,
      I2 => \counter[6]_i_4__21_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__34_n_0\
    );
\counter[4]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__34_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__21_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__34_n_0\,
      O => \counter[4]_i_2__34_n_0\
    );
\counter[4]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__34_n_0\
    );
\counter[5]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__34_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__34_n_0\,
      I1 => \counter[6]_i_4__21_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__34_n_0\
    );
\counter[5]_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__34_n_0\
    );
\counter[6]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__34_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__34_n_0\,
      I4 => \counter[6]_i_4__21_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__34_n_0\
    );
\counter[6]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__34_n_0\
    );
\counter[6]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__21_n_0\
    );
\counter[7]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__34_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__34_n_0\
    );
\counter[7]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__34_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__34_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__34_n_0\
    );
\counter[7]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__34_n_0\
    );
\counter[7]_i_6__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__34_n_0\,
      I3 => \counter[6]_i_4__21_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__34_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__34_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i___8_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \top_ctrl_inst/o_ifmap_packet4\(13),
      I1 => \top_ctrl_inst/o_ifmap_packet4\(12),
      I2 => \i___8_i_32_n_0\,
      O => DI(0)
    );
\i___8_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \top_ctrl_inst/o_ifmap_packet4\(12),
      I1 => \i___8_i_32_n_0\,
      I2 => \top_ctrl_inst/o_ifmap_packet4\(13),
      I3 => \top_ctrl_inst/o_ifmap_packet4\(14),
      O => \i___8_i_31_0\(1)
    );
\i___8_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \i___8_i_32_n_0\,
      I1 => \top_ctrl_inst/o_ifmap_packet4\(12),
      I2 => \top_ctrl_inst/o_ifmap_packet4\(13),
      O => \i___8_i_31_0\(0)
    );
\i___8_i_31\: unisim.vcomponents.CARRY8
     port map (
      CI => \i___8_i_33_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i___8_i_31_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i___8_i_31_n_5\,
      CO(1) => \i___8_i_31_n_6\,
      CO(0) => \i___8_i_31_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \i___8_i_39_n_0\,
      O(7 downto 4) => \NLW_i___8_i_31_O_UNCONNECTED\(7 downto 4),
      O(3 downto 1) => \top_ctrl_inst/o_ifmap_packet4\(14 downto 12),
      O(0) => \^i___8_i_42_0\(11),
      S(7 downto 3) => B"00000",
      S(2) => \i___8_i_40_n_0\,
      S(1) => \i___8_i_41_n_0\,
      S(0) => \i___8_i_42_n_0\
    );
\i___8_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^i___8_i_42_0\(11),
      I1 => \^i___8_i_42_0\(9),
      I2 => \^i___8_i_42_0\(8),
      I3 => \^i___8_i_33_0\,
      I4 => \^i___8_i_42_0\(7),
      I5 => \^i___8_i_42_0\(10),
      O => \i___8_i_32_n_0\
    );
\i___8_i_33\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i___8_i_33_n_0\,
      CO(6) => \i___8_i_33_n_1\,
      CO(5) => \i___8_i_33_n_2\,
      CO(4) => \i___8_i_33_n_3\,
      CO(3) => \i___8_i_33_n_4\,
      CO(2) => \i___8_i_33_n_5\,
      CO(1) => \i___8_i_33_n_6\,
      CO(0) => \i___8_i_33_n_7\,
      DI(7) => \i___8_i_43_n_0\,
      DI(6) => \i___8_i_44_n_0\,
      DI(5) => \i___8_i_45_n_0\,
      DI(4) => \i___8_i_46_n_0\,
      DI(3) => \i___8_i_47_n_0\,
      DI(2) => \i___8_i_38_n_10\,
      DI(1) => \i___8_i_38_n_11\,
      DI(0) => \i___8_i_38_n_12\,
      O(7 downto 0) => \^i___8_i_42_0\(10 downto 3),
      S(7) => \i___8_i_48_n_0\,
      S(6) => \i___8_i_49_n_0\,
      S(5) => \i___8_i_50_n_0\,
      S(4) => \i___8_i_51_n_0\,
      S(3) => \i___8_i_52_n_0\,
      S(2) => \i___8_i_53_n_0\,
      S(1) => \i___8_i_54_n_0\,
      S(0) => \i___8_i_55_n_0\
    );
\i___8_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^i___8_i_42_0\(9),
      I1 => \^i___8_i_42_0\(8),
      I2 => \^i___8_i_33_0\,
      I3 => \^i___8_i_42_0\(7),
      O => \i___8_i_33_1\
    );
\i___8_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i___8_i_42_0\(6),
      I1 => \^i___8_i_42_0\(3),
      I2 => \^i___8_i_42_0\(2),
      I3 => \^i___8_i_42_0\(1),
      I4 => \^i___8_i_42_0\(4),
      I5 => \^i___8_i_42_0\(5),
      O => \^i___8_i_33_0\
    );
\i___8_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^i___8_i_42_0\(5),
      I1 => \^i___8_i_42_0\(4),
      I2 => \^i___8_i_42_0\(1),
      I3 => \^i___8_i_42_0\(2),
      I4 => \^i___8_i_42_0\(3),
      O => \i___8_i_33_2\
    );
\i___8_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^i___8_i_42_0\(1),
      I1 => \^i___8_i_42_0\(2),
      I2 => \^i___8_i_42_0\(3),
      O => \i___8_i_33_3\
    );
\i___8_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i___8_i_38_n_0\,
      CO(6) => \i___8_i_38_n_1\,
      CO(5) => \i___8_i_38_n_2\,
      CO(4) => \i___8_i_38_n_3\,
      CO(3) => \i___8_i_38_n_4\,
      CO(2) => \i___8_i_38_n_5\,
      CO(1) => \i___8_i_38_n_6\,
      CO(0) => \i___8_i_38_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i___8_i_38_n_8\,
      O(6) => \i___8_i_38_n_9\,
      O(5) => \i___8_i_38_n_10\,
      O(4) => \i___8_i_38_n_11\,
      O(3) => \i___8_i_38_n_12\,
      O(2 downto 0) => \^i___8_i_42_0\(2 downto 0),
      S(7 downto 0) => B"00000000"
    );
\i___8_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i___8_i_56_n_8\,
      I1 => \i___8_i_57_n_5\,
      O => \i___8_i_39_n_0\
    );
\i___8_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i___8_i_58_n_5\,
      O => \i___8_i_40_n_0\
    );
\i___8_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i___8_i_58_n_14\,
      O => \i___8_i_41_n_0\
    );
\i___8_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i___8_i_57_n_5\,
      I1 => \i___8_i_56_n_8\,
      I2 => \i___8_i_58_n_15\,
      O => \i___8_i_42_n_0\
    );
\i___8_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i___8_i_56_n_9\,
      I1 => \i___8_i_57_n_14\,
      O => \i___8_i_43_n_0\
    );
\i___8_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i___8_i_56_n_10\,
      I1 => \i___8_i_57_n_15\,
      O => \i___8_i_44_n_0\
    );
\i___8_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i___8_i_56_n_11\,
      I1 => \i___8_i_38_n_8\,
      O => \i___8_i_45_n_0\
    );
\i___8_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i___8_i_56_n_11\,
      I1 => \i___8_i_38_n_8\,
      O => \i___8_i_46_n_0\
    );
\i___8_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i___8_i_38_n_9\,
      I1 => \i___8_i_56_n_12\,
      O => \i___8_i_47_n_0\
    );
\i___8_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \i___8_i_57_n_14\,
      I1 => \i___8_i_56_n_9\,
      I2 => \i___8_i_57_n_5\,
      I3 => \i___8_i_56_n_8\,
      O => \i___8_i_48_n_0\
    );
\i___8_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \i___8_i_57_n_15\,
      I1 => \i___8_i_56_n_10\,
      I2 => \i___8_i_57_n_14\,
      I3 => \i___8_i_56_n_9\,
      O => \i___8_i_49_n_0\
    );
\i___8_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \i___8_i_38_n_8\,
      I1 => \i___8_i_56_n_11\,
      I2 => \i___8_i_57_n_15\,
      I3 => \i___8_i_56_n_10\,
      O => \i___8_i_50_n_0\
    );
\i___8_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \i___8_i_38_n_8\,
      I1 => \i___8_i_56_n_11\,
      I2 => \i___8_i_38_n_9\,
      I3 => \i___8_i_56_n_12\,
      O => \i___8_i_51_n_0\
    );
\i___8_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i___8_i_56_n_12\,
      I1 => \i___8_i_38_n_9\,
      O => \i___8_i_52_n_0\
    );
\i___8_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i___8_i_38_n_10\,
      I1 => \i___8_i_56_n_13\,
      O => \i___8_i_53_n_0\
    );
\i___8_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i___8_i_38_n_11\,
      I1 => \i___8_i_56_n_14\,
      O => \i___8_i_54_n_0\
    );
\i___8_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i___8_i_38_n_12\,
      I1 => \i___8_i_56_n_15\,
      O => \i___8_i_55_n_0\
    );
\i___8_i_56\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i___8_i_56_n_0\,
      CO(6) => \i___8_i_56_n_1\,
      CO(5) => \i___8_i_56_n_2\,
      CO(4) => \i___8_i_56_n_3\,
      CO(3) => \i___8_i_56_n_4\,
      CO(2) => \i___8_i_56_n_5\,
      CO(1) => \i___8_i_56_n_6\,
      CO(0) => \i___8_i_56_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i___8_i_56_n_8\,
      O(6) => \i___8_i_56_n_9\,
      O(5) => \i___8_i_56_n_10\,
      O(4) => \i___8_i_56_n_11\,
      O(3) => \i___8_i_56_n_12\,
      O(2) => \i___8_i_56_n_13\,
      O(1) => \i___8_i_56_n_14\,
      O(0) => \i___8_i_56_n_15\,
      S(7 downto 0) => B"00000000"
    );
\i___8_i_57\: unisim.vcomponents.CARRY8
     port map (
      CI => \i___8_i_38_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i___8_i_57_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i___8_i_57_n_5\,
      CO(1) => \NLW_i___8_i_57_CO_UNCONNECTED\(1),
      CO(0) => \i___8_i_57_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i___8_i_57_O_UNCONNECTED\(7 downto 2),
      O(1) => \i___8_i_57_n_14\,
      O(0) => \i___8_i_57_n_15\,
      S(7 downto 0) => B"00000100"
    );
\i___8_i_58\: unisim.vcomponents.CARRY8
     port map (
      CI => \i___8_i_56_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i___8_i_58_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i___8_i_58_n_5\,
      CO(1) => \NLW_i___8_i_58_CO_UNCONNECTED\(1),
      CO(0) => \i___8_i_58_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i___8_i_58_O_UNCONNECTED\(7 downto 2),
      O(1) => \i___8_i_58_n_14\,
      O(0) => \i___8_i_58_n_15\,
      S(7 downto 0) => B"00000100"
    );
\i__carry_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__69_n_0\
    );
\i__carry_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__70_n_0\
    );
\i__carry_i_2__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__69_n_0\
    );
\i__carry_i_2__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__70_n_0\
    );
\i__carry_i_3__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__69_n_0\
    );
\i__carry_i_3__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__70_n_0\
    );
\i__carry_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__34_n_0\
    );
\i__carry_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__34_n_0\
    );
\i__carry_i_6__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__34_n_0\
    );
\i__carry_i_7__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__34_n_0\
    );
\r_opcode[2]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \state[3]_i_4_n_0\,
      I1 => \state_reg[3]_4\,
      I2 => \state_reg[3]_5\,
      I3 => \state_reg[3]_6\,
      I4 => \p_0_in__1\,
      O => \cnt_reg[1]\
    );
\state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => inst_ready_flatten(35),
      I1 => \state[3]_i_3_0\(2),
      I2 => \state[3]_i_3_0\(0),
      I3 => \state[3]_i_3_0\(1),
      I4 => \state[3]_i_3_0\(4),
      I5 => \state[3]_i_3_0\(3),
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(35)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_105 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[2]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_105 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_105;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_105 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__25_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__25_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__25_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__25_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__25_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__25_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__25_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__25_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4\ : label is "soft_lutpair924";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__25\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \counter[2]_i_2__25\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \counter[4]_i_2__25\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \counter[5]_i_2__25\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \counter[6]_i_3__25\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \counter[7]_i_2__25\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \head[8]_i_1__25\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \i___11_i_1__25\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \i___15_i_1\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \i___15_i_2\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \i___15_i_3\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \i___17_i_1\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \i___17_i_2\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \i___17_i_3\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \i___19_i_1__12\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \state[3]_i_24\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \tail[4]_i_3__38\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \tail[4]_i_4__51\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \tail[8]_i_8__12\ : label is "soft_lutpair917";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_4_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_4_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__51_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__52_n_0\,
      S(0) => \i__carry_i_3__52_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__52_n_0\,
      DI(2) => \i__carry_i_2__51_n_0\,
      DI(1) => \i__carry_i_3__51_n_0\,
      DI(0) => \i__carry_i_4__25_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__25_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__25_n_0\,
      S(0) => \i__carry_i_7__25_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__12_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__25_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__12_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__25_n_0\
    );
\counter[2]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__25_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__12_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__25_n_0\
    );
\counter[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__25_n_0\,
      I2 => \counter[6]_i_4__12_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__25_n_0\
    );
\counter[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__25_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__12_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__25_n_0\,
      O => \counter[4]_i_2__25_n_0\
    );
\counter[4]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__25_n_0\
    );
\counter[5]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__25_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__25_n_0\,
      I1 => \counter[6]_i_4__12_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__25_n_0\
    );
\counter[5]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__25_n_0\
    );
\counter[6]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__25_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__25_n_0\,
      I4 => \counter[6]_i_4__12_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__25_n_0\
    );
\counter[6]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__25_n_0\
    );
\counter[6]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__12_n_0\
    );
\counter[7]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__25_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__25_n_0\
    );
\counter[7]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__25_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__25_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__25_n_0\
    );
\counter[7]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__25_n_0\
    );
\counter[7]_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__25_n_0\,
      I3 => \counter[6]_i_4__12_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_6__25_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__25_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i___8_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(0),
      I1 => \i___8_i_2__0\(2),
      I2 => \i___8_i_2__0\(3),
      I3 => \i___8_i_2__0\(0),
      I4 => \i___8_i_2__0\(1),
      O => \state_reg[0]_1\
    );
\i__carry_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__51_n_0\
    );
\i__carry_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__52_n_0\
    );
\i__carry_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__51_n_0\
    );
\i__carry_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__52_n_0\
    );
\i__carry_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__51_n_0\
    );
\i__carry_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__52_n_0\
    );
\i__carry_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__25_n_0\
    );
\i__carry_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__25_n_0\
    );
\i__carry_i_6__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__25_n_0\
    );
\i__carry_i_7__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__25_n_0\
    );
\r_opcode[2]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => \state_reg[0]_3\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_111 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][9]_60\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_111 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_111;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_111 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__21_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__21_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__21_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__21_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__21_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__21_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__21_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__21_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__43_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__44_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__21_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__8_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__21_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__8_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__8\ : label is "soft_lutpair888";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__8\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \counter[0]_i_2__8\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \counter[1]_i_2__21\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \counter[2]_i_2__21\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \counter[3]_i_3__8\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \counter[4]_i_2__21\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \counter[7]_i_2__21\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \counter[7]_i_5__21\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \head[8]_i_1__21\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \i___14_i_1__8\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \i___22_i_1__8\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \i___22_i_3__8\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \i___22_i_4__8\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \i___23_i_1__8\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \i___23_i_3__8\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \state[2]_i_1__8\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \state[2]_i_2__8\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \state[3]_i_23\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \tail[4]_i_5__43\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \tail[4]_i_5__44\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \tail[8]_i_4__8\ : label is "soft_lutpair882";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__8_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][9]_60\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__8_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__43_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__44_n_0\,
      S(0) => \i__carry_i_3__44_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__44_n_0\,
      DI(2) => \i__carry_i_2__43_n_0\,
      DI(1) => \i__carry_i_3__43_n_0\,
      DI(0) => \i__carry_i_4__21_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__21_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__21_n_0\,
      S(0) => \i__carry_i_7__21_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__8_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__8_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__21_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__8_n_0\
    );
\counter[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__21_n_0\,
      I4 => \counter[7]_i_5__21_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__21_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__21_n_0\
    );
\counter[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__21_n_0\,
      I5 => \counter[7]_i_5__21_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__21_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__21_n_0\
    );
\counter[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__21_n_0\,
      I1 => \counter[6]_i_3__21_n_0\,
      I2 => \counter[7]_i_5__21_n_0\,
      I3 => \counter[3]_i_3__8_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__21_n_0\
    );
\counter[3]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__8_n_0\
    );
\counter[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__21_n_0\,
      I1 => \counter[7]_i_5__21_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__21_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__21_n_0\,
      O => \counter[4]_i_2__21_n_0\
    );
\counter[4]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__21_n_0\
    );
\counter[5]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__21_n_0\,
      I1 => \counter[7]_i_5__21_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__21_n_0\,
      I1 => \counter[6]_i_3__21_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__21_n_0\
    );
\counter[5]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__21_n_0\
    );
\counter[6]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__21_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__21_n_0\,
      I5 => \counter[7]_i_5__21_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__21_n_0\
    );
\counter[6]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__21_n_0\
    );
\counter[7]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__21_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__21_n_0\
    );
\counter[7]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__21_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__21_n_0\,
      I4 => \counter[7]_i_6__21_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__21_n_0\
    );
\counter[7]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__21_n_0\
    );
\counter[7]_i_5__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__8_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__21_n_0\
    );
\counter[7]_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__21_n_0\,
      I3 => \counter[6]_i_3__21_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__21_n_0\
    );
\counter[7]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__21_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__43_n_0\
    );
\i__carry_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__44_n_0\
    );
\i__carry_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__43_n_0\
    );
\i__carry_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__44_n_0\
    );
\i__carry_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__43_n_0\
    );
\i__carry_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__44_n_0\
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__21_n_0\
    );
\i__carry_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__21_n_0\
    );
\i__carry_i_6__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__21_n_0\
    );
\i__carry_i_7__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__21_n_0\
    );
\r_opcode[2]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__8_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__8_n_0\
    );
\state[2]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__8_n_0\
    );
\state[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__8_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__8_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][9]_60\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__21_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__8_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__21_n_0\
    );
\tail[8]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][8]_59\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_117 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_117;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_117 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__20_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__20_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__20_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__20_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__20_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__20_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__20_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__20_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__42_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__20_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__7_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__20_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__7_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__7\ : label is "soft_lutpair852";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__7\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \counter[0]_i_2__7\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \counter[1]_i_2__20\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \counter[2]_i_2__20\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \counter[3]_i_3__7\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \counter[4]_i_2__20\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \counter[7]_i_2__20\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \counter[7]_i_5__20\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \head[8]_i_1__20\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \i___14_i_1__7\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \i___22_i_1__7\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \i___22_i_3__7\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \i___22_i_4__7\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \i___23_i_1__7\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \i___23_i_3__7\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \state[2]_i_1__7\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \state[2]_i_2__7\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \state[3]_i_22\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \tail[4]_i_5__41\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \tail[4]_i_5__42\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \tail[8]_i_4__7\ : label is "soft_lutpair846";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__7_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][8]_59\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__7_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__41_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__42_n_0\,
      S(0) => \i__carry_i_3__42_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__42_n_0\,
      DI(2) => \i__carry_i_2__41_n_0\,
      DI(1) => \i__carry_i_3__41_n_0\,
      DI(0) => \i__carry_i_4__20_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__20_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__20_n_0\,
      S(0) => \i__carry_i_7__20_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__7_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__7_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__20_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__7_n_0\
    );
\counter[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__20_n_0\,
      I4 => \counter[7]_i_5__20_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__20_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__20_n_0\
    );
\counter[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__20_n_0\,
      I5 => \counter[7]_i_5__20_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__20_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__20_n_0\
    );
\counter[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__20_n_0\,
      I1 => \counter[6]_i_3__20_n_0\,
      I2 => \counter[7]_i_5__20_n_0\,
      I3 => \counter[3]_i_3__7_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__20_n_0\
    );
\counter[3]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__7_n_0\
    );
\counter[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__20_n_0\,
      I1 => \counter[7]_i_5__20_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__20_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__20_n_0\,
      O => \counter[4]_i_2__20_n_0\
    );
\counter[4]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__20_n_0\
    );
\counter[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__20_n_0\,
      I1 => \counter[7]_i_5__20_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__20_n_0\,
      I1 => \counter[6]_i_3__20_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__20_n_0\
    );
\counter[5]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__20_n_0\
    );
\counter[6]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__20_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__20_n_0\,
      I5 => \counter[7]_i_5__20_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__20_n_0\
    );
\counter[6]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__20_n_0\
    );
\counter[7]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__20_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__20_n_0\
    );
\counter[7]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__20_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__20_n_0\,
      I4 => \counter[7]_i_6__20_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__20_n_0\
    );
\counter[7]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__20_n_0\
    );
\counter[7]_i_5__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__7_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__20_n_0\
    );
\counter[7]_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__20_n_0\,
      I3 => \counter[6]_i_3__20_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__20_n_0\
    );
\counter[7]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__20_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__41_n_0\
    );
\i__carry_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__42_n_0\
    );
\i__carry_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__41_n_0\
    );
\i__carry_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__42_n_0\
    );
\i__carry_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__41_n_0\
    );
\i__carry_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__42_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__20_n_0\
    );
\i__carry_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__20_n_0\
    );
\i__carry_i_6__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__20_n_0\
    );
\i__carry_i_7__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__20_n_0\
    );
\r_opcode[2]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__7_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__7_n_0\
    );
\state[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__7_n_0\
    );
\state[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__7_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__7_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][8]_59\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__20_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__7_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__20_n_0\
    );
\tail[8]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_123 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][7]_58\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_123 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_123;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_123 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__19_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__19_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__19_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__19_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__19_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__19_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__19_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__19_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__19_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__19_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__6_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__6\ : label is "soft_lutpair816";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__6\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \counter[0]_i_2__6\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \counter[1]_i_2__19\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \counter[2]_i_2__19\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \counter[3]_i_3__6\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \counter[4]_i_2__19\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \counter[7]_i_2__19\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \counter[7]_i_5__19\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \head[8]_i_1__19\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \i___14_i_1__6\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \i___22_i_1__6\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \i___22_i_3__6\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \i___22_i_4__6\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \i___23_i_1__6\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \i___23_i_3__6\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \state[2]_i_1__6\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \state[2]_i_2__6\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \state[3]_i_42\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \tail[4]_i_5__39\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \tail[4]_i_5__40\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \tail[8]_i_4__6\ : label is "soft_lutpair810";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__6_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][7]_58\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__6_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__39_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__40_n_0\,
      S(0) => \i__carry_i_3__40_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__40_n_0\,
      DI(2) => \i__carry_i_2__39_n_0\,
      DI(1) => \i__carry_i_3__39_n_0\,
      DI(0) => \i__carry_i_4__19_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__19_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__19_n_0\,
      S(0) => \i__carry_i_7__19_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__6_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__6_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__19_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__6_n_0\
    );
\counter[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__19_n_0\,
      I4 => \counter[7]_i_5__19_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__19_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__19_n_0\
    );
\counter[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__19_n_0\,
      I5 => \counter[7]_i_5__19_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__19_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__19_n_0\
    );
\counter[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__19_n_0\,
      I1 => \counter[6]_i_3__19_n_0\,
      I2 => \counter[7]_i_5__19_n_0\,
      I3 => \counter[3]_i_3__6_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__19_n_0\
    );
\counter[3]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__6_n_0\
    );
\counter[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__19_n_0\,
      I1 => \counter[7]_i_5__19_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__19_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__19_n_0\,
      O => \counter[4]_i_2__19_n_0\
    );
\counter[4]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__19_n_0\
    );
\counter[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__19_n_0\,
      I1 => \counter[7]_i_5__19_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__19_n_0\,
      I1 => \counter[6]_i_3__19_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__19_n_0\
    );
\counter[5]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__19_n_0\
    );
\counter[6]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__19_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__19_n_0\,
      I5 => \counter[7]_i_5__19_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__19_n_0\
    );
\counter[6]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__19_n_0\
    );
\counter[7]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__19_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__19_n_0\
    );
\counter[7]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__19_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__19_n_0\,
      I4 => \counter[7]_i_6__19_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__19_n_0\
    );
\counter[7]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__19_n_0\
    );
\counter[7]_i_5__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__6_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__19_n_0\
    );
\counter[7]_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__19_n_0\,
      I3 => \counter[6]_i_3__19_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__19_n_0\
    );
\counter[7]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__19_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__39_n_0\
    );
\i__carry_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__40_n_0\
    );
\i__carry_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__39_n_0\
    );
\i__carry_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__40_n_0\
    );
\i__carry_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__39_n_0\
    );
\i__carry_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__40_n_0\
    );
\i__carry_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__19_n_0\
    );
\i__carry_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__19_n_0\
    );
\i__carry_i_6__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__19_n_0\
    );
\i__carry_i_7__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__19_n_0\
    );
\r_opcode[2]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__6_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__6_n_0\
    );
\state[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__6_n_0\
    );
\state[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__6_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__6_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][7]_58\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__19_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__6_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__19_n_0\
    );
\tail[8]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_129 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][6]_57\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_129 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_129;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_129 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__18_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__18_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__18_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__18_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__18_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__18_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__18_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__18_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__18_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__18_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__5_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__5\ : label is "soft_lutpair780";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__5\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \counter[0]_i_2__5\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \counter[1]_i_2__18\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \counter[2]_i_2__18\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \counter[3]_i_3__5\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \counter[4]_i_2__18\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \counter[7]_i_2__18\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \counter[7]_i_5__18\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \head[8]_i_1__18\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \i___14_i_1__5\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \i___22_i_1__5\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \i___22_i_3__5\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \i___22_i_4__5\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \i___23_i_1__5\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \i___23_i_3__5\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \state[2]_i_1__5\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \state[2]_i_2__5\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \state[3]_i_43\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \tail[4]_i_5__37\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \tail[4]_i_5__38\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \tail[8]_i_4__5\ : label is "soft_lutpair774";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__5_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][6]_57\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__5_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__37_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__38_n_0\,
      S(0) => \i__carry_i_3__38_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__38_n_0\,
      DI(2) => \i__carry_i_2__37_n_0\,
      DI(1) => \i__carry_i_3__37_n_0\,
      DI(0) => \i__carry_i_4__18_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__18_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__18_n_0\,
      S(0) => \i__carry_i_7__18_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__5_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__5_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__18_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__5_n_0\
    );
\counter[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__18_n_0\,
      I4 => \counter[7]_i_5__18_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__18_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__18_n_0\
    );
\counter[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__18_n_0\,
      I5 => \counter[7]_i_5__18_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__18_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__18_n_0\
    );
\counter[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__18_n_0\,
      I1 => \counter[6]_i_3__18_n_0\,
      I2 => \counter[7]_i_5__18_n_0\,
      I3 => \counter[3]_i_3__5_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__18_n_0\
    );
\counter[3]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__5_n_0\
    );
\counter[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__18_n_0\,
      I1 => \counter[7]_i_5__18_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__18_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__18_n_0\,
      O => \counter[4]_i_2__18_n_0\
    );
\counter[4]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__18_n_0\
    );
\counter[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__18_n_0\,
      I1 => \counter[7]_i_5__18_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__18_n_0\,
      I1 => \counter[6]_i_3__18_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__18_n_0\
    );
\counter[5]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__18_n_0\
    );
\counter[6]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__18_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__18_n_0\,
      I5 => \counter[7]_i_5__18_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__18_n_0\
    );
\counter[6]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__18_n_0\
    );
\counter[7]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__18_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__18_n_0\
    );
\counter[7]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__18_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__18_n_0\,
      I4 => \counter[7]_i_6__18_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__18_n_0\
    );
\counter[7]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__18_n_0\
    );
\counter[7]_i_5__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__5_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__18_n_0\
    );
\counter[7]_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__18_n_0\,
      I3 => \counter[6]_i_3__18_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__18_n_0\
    );
\counter[7]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__18_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__37_n_0\
    );
\i__carry_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__38_n_0\
    );
\i__carry_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__37_n_0\
    );
\i__carry_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__38_n_0\
    );
\i__carry_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__37_n_0\
    );
\i__carry_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__38_n_0\
    );
\i__carry_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__18_n_0\
    );
\i__carry_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__18_n_0\
    );
\i__carry_i_6__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__18_n_0\
    );
\i__carry_i_7__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__18_n_0\
    );
\r_opcode[2]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__5_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__5_n_0\
    );
\state[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__5_n_0\
    );
\state[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][6]_57\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__18_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__5_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__18_n_0\
    );
\tail[8]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_135 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][5]_56\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_135 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_135;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_135 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__17_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__17_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__17_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__17_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__17_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__4_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__4\ : label is "soft_lutpair744";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__4\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \counter[0]_i_2__4\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \counter[1]_i_2__17\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \counter[2]_i_2__17\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \counter[3]_i_3__4\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \counter[4]_i_2__17\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \counter[7]_i_2__17\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \counter[7]_i_5__17\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \head[8]_i_1__17\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \i___14_i_1__4\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \i___22_i_1__4\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \i___22_i_3__4\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \i___22_i_4__4\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \i___23_i_1__4\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \i___23_i_3__4\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \state[2]_i_1__4\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \state[2]_i_2__4\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \state[3]_i_39\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \tail[4]_i_5__35\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \tail[4]_i_5__36\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \tail[8]_i_4__4\ : label is "soft_lutpair738";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__4_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][5]_56\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__4_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__35_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__36_n_0\,
      S(0) => \i__carry_i_3__36_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__36_n_0\,
      DI(2) => \i__carry_i_2__35_n_0\,
      DI(1) => \i__carry_i_3__35_n_0\,
      DI(0) => \i__carry_i_4__17_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__17_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__17_n_0\,
      S(0) => \i__carry_i_7__17_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__4_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__4_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__17_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__4_n_0\
    );
\counter[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__17_n_0\,
      I4 => \counter[7]_i_5__17_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__17_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__17_n_0\
    );
\counter[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__17_n_0\,
      I5 => \counter[7]_i_5__17_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__17_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__17_n_0\
    );
\counter[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__17_n_0\,
      I1 => \counter[6]_i_3__17_n_0\,
      I2 => \counter[7]_i_5__17_n_0\,
      I3 => \counter[3]_i_3__4_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__17_n_0\
    );
\counter[3]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__4_n_0\
    );
\counter[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__17_n_0\,
      I1 => \counter[7]_i_5__17_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__17_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__17_n_0\,
      O => \counter[4]_i_2__17_n_0\
    );
\counter[4]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__17_n_0\
    );
\counter[5]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__17_n_0\,
      I1 => \counter[7]_i_5__17_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__17_n_0\,
      I1 => \counter[6]_i_3__17_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__17_n_0\
    );
\counter[5]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__17_n_0\
    );
\counter[6]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__17_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__17_n_0\,
      I5 => \counter[7]_i_5__17_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__17_n_0\
    );
\counter[6]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__17_n_0\
    );
\counter[7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__17_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__17_n_0\
    );
\counter[7]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__17_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__17_n_0\,
      I4 => \counter[7]_i_6__17_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__17_n_0\
    );
\counter[7]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__17_n_0\
    );
\counter[7]_i_5__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__4_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__17_n_0\
    );
\counter[7]_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__17_n_0\,
      I3 => \counter[6]_i_3__17_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__17_n_0\
    );
\counter[7]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__17_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__35_n_0\
    );
\i__carry_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__36_n_0\
    );
\i__carry_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__35_n_0\
    );
\i__carry_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__36_n_0\
    );
\i__carry_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__35_n_0\
    );
\i__carry_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__36_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__17_n_0\
    );
\i__carry_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__17_n_0\
    );
\i__carry_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__17_n_0\
    );
\i__carry_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__17_n_0\
    );
\r_opcode[2]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__4_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__4_n_0\
    );
\state[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__4_n_0\
    );
\state[3]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__4_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][5]_56\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__17_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__4_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__17_n_0\
    );
\tail[8]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_141 is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \state[3]_i_7\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][4]_55\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_141 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_141;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_141 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__16_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__34_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__16_n_0\ : STD_LOGIC;
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__16_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__3_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__3\ : label is "soft_lutpair708";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__3\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \counter[0]_i_2__3\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \counter[1]_i_2__16\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \counter[2]_i_2__16\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \counter[3]_i_3__3\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \counter[4]_i_2__16\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \counter[7]_i_2__16\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \counter[7]_i_5__16\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \head[8]_i_1__16\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \i___14_i_1__3\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \i___22_i_1__3\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \i___22_i_3__3\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \i___22_i_4__3\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \i___23_i_1__3\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \i___23_i_3__3\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \state[2]_i_1__3\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \state[2]_i_2__3\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \state[3]_i_38\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \tail[4]_i_5__33\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \tail[4]_i_5__34\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \tail[8]_i_4__3\ : label is "soft_lutpair702";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__3_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][4]_55\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__3_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__33_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__34_n_0\,
      S(0) => \i__carry_i_3__34_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__34_n_0\,
      DI(2) => \i__carry_i_2__33_n_0\,
      DI(1) => \i__carry_i_3__33_n_0\,
      DI(0) => \i__carry_i_4__16_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__16_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__16_n_0\,
      S(0) => \i__carry_i_7__16_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__3_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__3_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__16_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__3_n_0\
    );
\counter[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__16_n_0\,
      I4 => \counter[7]_i_5__16_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__16_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__16_n_0\
    );
\counter[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__16_n_0\,
      I5 => \counter[7]_i_5__16_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__16_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__16_n_0\
    );
\counter[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__16_n_0\,
      I1 => \counter[6]_i_3__16_n_0\,
      I2 => \counter[7]_i_5__16_n_0\,
      I3 => \counter[3]_i_3__3_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__16_n_0\
    );
\counter[3]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__3_n_0\
    );
\counter[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__16_n_0\,
      I1 => \counter[7]_i_5__16_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__16_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__16_n_0\,
      O => \counter[4]_i_2__16_n_0\
    );
\counter[4]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__16_n_0\
    );
\counter[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__16_n_0\,
      I1 => \counter[7]_i_5__16_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__16_n_0\,
      I1 => \counter[6]_i_3__16_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__16_n_0\
    );
\counter[5]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__16_n_0\
    );
\counter[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__16_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__16_n_0\,
      I5 => \counter[7]_i_5__16_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__16_n_0\
    );
\counter[6]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__16_n_0\
    );
\counter[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__16_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__16_n_0\
    );
\counter[7]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__16_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__16_n_0\,
      I4 => \counter[7]_i_6__16_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__16_n_0\
    );
\counter[7]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__16_n_0\
    );
\counter[7]_i_5__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__3_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__16_n_0\
    );
\counter[7]_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__16_n_0\,
      I3 => \counter[6]_i_3__16_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__16_n_0\
    );
\counter[7]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__16_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__33_n_0\
    );
\i__carry_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__34_n_0\
    );
\i__carry_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__33_n_0\
    );
\i__carry_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__34_n_0\
    );
\i__carry_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__33_n_0\
    );
\i__carry_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__34_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__16_n_0\
    );
\i__carry_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__16_n_0\
    );
\i__carry_i_6__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__16_n_0\
    );
\i__carry_i_7__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__16_n_0\
    );
\r_opcode[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__3_n_0\
    );
\state[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__3_n_0\
    );
\state[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => inst_ready_flatten(17),
      I1 => \state[3]_i_7\(2),
      I2 => \state[3]_i_7\(0),
      I3 => \state[3]_i_7\(1),
      I4 => \state[3]_i_7\(4),
      I5 => \state[3]_i_7\(3),
      O => \state_reg[0]_0\
    );
\state[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(17)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__3_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][4]_55\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_1\
    );
\tail[4]_i_5__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_2\
    );
\tail[8]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__16_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__3_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__16_n_0\
    );
\tail[8]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_147 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][3]_54\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_147 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_147;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_147 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__15_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__15_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__15_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__2_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__2\ : label is "soft_lutpair672";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__2\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \counter[0]_i_2__2\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \counter[1]_i_2__15\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \counter[2]_i_2__15\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \counter[3]_i_3__2\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \counter[4]_i_2__15\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \counter[7]_i_2__15\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \counter[7]_i_5__15\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \head[8]_i_1__15\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \i___14_i_1__2\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \i___22_i_1__2\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \i___22_i_3__2\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \i___22_i_4__2\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \i___23_i_1__2\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \i___23_i_3__2\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \state[2]_i_1__2\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \state[2]_i_2__2\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \state[3]_i_41\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \tail[4]_i_5__31\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \tail[4]_i_5__32\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \tail[8]_i_4__2\ : label is "soft_lutpair666";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__2_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][3]_54\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__2_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__31_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__32_n_0\,
      S(0) => \i__carry_i_3__32_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__32_n_0\,
      DI(2) => \i__carry_i_2__31_n_0\,
      DI(1) => \i__carry_i_3__31_n_0\,
      DI(0) => \i__carry_i_4__15_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__15_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__15_n_0\,
      S(0) => \i__carry_i_7__15_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__2_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__2_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__15_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      O => \counter[0]_i_2__2_n_0\
    );
\counter[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__15_n_0\,
      I4 => \counter[7]_i_5__15_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__15_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__15_n_0\
    );
\counter[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__15_n_0\,
      I5 => \counter[7]_i_5__15_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__15_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__15_n_0\
    );
\counter[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__15_n_0\,
      I1 => \counter[6]_i_3__15_n_0\,
      I2 => \counter[7]_i_5__15_n_0\,
      I3 => \counter[3]_i_3__2_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__15_n_0\
    );
\counter[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__2_n_0\
    );
\counter[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__15_n_0\,
      I1 => \counter[7]_i_5__15_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__15_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__15_n_0\,
      O => \counter[4]_i_2__15_n_0\
    );
\counter[4]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__15_n_0\
    );
\counter[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__15_n_0\,
      I1 => \counter[7]_i_5__15_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__15_n_0\,
      I1 => \counter[6]_i_3__15_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__15_n_0\
    );
\counter[5]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__15_n_0\
    );
\counter[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__15_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__15_n_0\,
      I5 => \counter[7]_i_5__15_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__15_n_0\
    );
\counter[6]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__15_n_0\
    );
\counter[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__15_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__15_n_0\
    );
\counter[7]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__15_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__15_n_0\,
      I4 => \counter[7]_i_6__15_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__15_n_0\
    );
\counter[7]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__15_n_0\
    );
\counter[7]_i_5__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__2_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__15_n_0\
    );
\counter[7]_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__15_n_0\,
      I3 => \counter[6]_i_3__15_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__15_n_0\
    );
\counter[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__15_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__31_n_0\
    );
\i__carry_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__32_n_0\
    );
\i__carry_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__31_n_0\
    );
\i__carry_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__32_n_0\
    );
\i__carry_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__31_n_0\
    );
\i__carry_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__32_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__15_n_0\
    );
\i__carry_i_6__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__15_n_0\
    );
\i__carry_i_7__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__15_n_0\
    );
\r_opcode[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__2_n_0\
    );
\state[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__2_n_0\
    );
\state[3]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][3]_54\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__15_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__2_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__15_n_0\
    );
\tail[8]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_153 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][2]_53\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_153 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_153;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_153 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__14_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__14_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__14_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__1_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__1\ : label is "soft_lutpair636";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \counter[0]_i_2__1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \counter[1]_i_2__14\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \counter[2]_i_2__14\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \counter[3]_i_3__1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \counter[4]_i_2__14\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \counter[7]_i_2__14\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \counter[7]_i_5__14\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \head[8]_i_1__14\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \i___14_i_1__1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \i___22_i_1__1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \i___22_i_3__1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \i___22_i_4__1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \i___23_i_1__1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \i___23_i_3__1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \state[2]_i_1__1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \state[2]_i_2__1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \state[3]_i_40\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \tail[4]_i_5__29\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \tail[4]_i_5__30\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \tail[8]_i_4__1\ : label is "soft_lutpair630";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__1_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][2]_53\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__1_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__29_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__30_n_0\,
      S(0) => \i__carry_i_3__30_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__30_n_0\,
      DI(2) => \i__carry_i_2__29_n_0\,
      DI(1) => \i__carry_i_3__29_n_0\,
      DI(0) => \i__carry_i_4__14_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__14_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__14_n_0\,
      S(0) => \i__carry_i_7__14_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__1_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__1_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__14_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      O => \counter[0]_i_2__1_n_0\
    );
\counter[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__14_n_0\,
      I4 => \counter[7]_i_5__14_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__14_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__14_n_0\
    );
\counter[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__14_n_0\,
      I5 => \counter[7]_i_5__14_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__14_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__14_n_0\
    );
\counter[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__14_n_0\,
      I1 => \counter[6]_i_3__14_n_0\,
      I2 => \counter[7]_i_5__14_n_0\,
      I3 => \counter[3]_i_3__1_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__14_n_0\
    );
\counter[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__1_n_0\
    );
\counter[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__14_n_0\,
      I1 => \counter[7]_i_5__14_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__14_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__14_n_0\,
      O => \counter[4]_i_2__14_n_0\
    );
\counter[4]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__14_n_0\
    );
\counter[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__14_n_0\,
      I1 => \counter[7]_i_5__14_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__14_n_0\,
      I1 => \counter[6]_i_3__14_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__14_n_0\
    );
\counter[5]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__14_n_0\
    );
\counter[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__14_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__14_n_0\,
      I5 => \counter[7]_i_5__14_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__14_n_0\
    );
\counter[6]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__14_n_0\
    );
\counter[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__14_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__14_n_0\
    );
\counter[7]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__14_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__14_n_0\,
      I4 => \counter[7]_i_6__14_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__14_n_0\
    );
\counter[7]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__14_n_0\
    );
\counter[7]_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__1_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__14_n_0\
    );
\counter[7]_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__14_n_0\,
      I3 => \counter[6]_i_3__14_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__14_n_0\
    );
\counter[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__14_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__29_n_0\
    );
\i__carry_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__30_n_0\
    );
\i__carry_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__29_n_0\
    );
\i__carry_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__30_n_0\
    );
\i__carry_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__29_n_0\
    );
\i__carry_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__30_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__14_n_0\
    );
\i__carry_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__14_n_0\
    );
\i__carry_i_6__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__14_n_0\
    );
\i__carry_i_7__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__14_n_0\
    );
\r_opcode[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__1_n_0\
    );
\state[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__1_n_0\
    );
\state[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__1_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][2]_53\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__14_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__1_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__14_n_0\
    );
\tail[8]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_159 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][1]_52\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_159 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_159;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_159 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__13_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__13_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__13_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__0_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__0\ : label is "soft_lutpair600";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \counter[0]_i_2__0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \counter[1]_i_2__13\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \counter[2]_i_2__13\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \counter[3]_i_3__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \counter[4]_i_2__13\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \counter[7]_i_2__13\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \counter[7]_i_5__13\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \head[8]_i_1__13\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \i___14_i_1__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \i___22_i_1__0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \i___22_i_3__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \i___22_i_4__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \i___23_i_1__0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \i___23_i_3__0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \state[2]_i_2__0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \state[3]_i_36\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \tail[4]_i_5__27\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \tail[4]_i_5__28\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \tail[8]_i_4__0\ : label is "soft_lutpair594";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__0_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][1]_52\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__0_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__27_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__28_n_0\,
      S(0) => \i__carry_i_3__28_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__28_n_0\,
      DI(2) => \i__carry_i_2__27_n_0\,
      DI(1) => \i__carry_i_3__27_n_0\,
      DI(0) => \i__carry_i_4__13_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__13_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__13_n_0\,
      S(0) => \i__carry_i_7__13_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__0_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__0_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__13_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__0_n_0\
    );
\counter[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__13_n_0\,
      I4 => \counter[7]_i_5__13_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__13_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__13_n_0\
    );
\counter[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__13_n_0\,
      I5 => \counter[7]_i_5__13_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__13_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__13_n_0\
    );
\counter[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__13_n_0\,
      I1 => \counter[6]_i_3__13_n_0\,
      I2 => \counter[7]_i_5__13_n_0\,
      I3 => \counter[3]_i_3__0_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__13_n_0\
    );
\counter[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__0_n_0\
    );
\counter[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__13_n_0\,
      I1 => \counter[7]_i_5__13_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__13_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__13_n_0\,
      O => \counter[4]_i_2__13_n_0\
    );
\counter[4]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__13_n_0\
    );
\counter[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__13_n_0\,
      I1 => \counter[7]_i_5__13_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__13_n_0\,
      I1 => \counter[6]_i_3__13_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__13_n_0\
    );
\counter[5]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__13_n_0\
    );
\counter[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__13_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__13_n_0\,
      I5 => \counter[7]_i_5__13_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__13_n_0\
    );
\counter[6]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__13_n_0\
    );
\counter[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__13_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__13_n_0\
    );
\counter[7]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__13_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__13_n_0\,
      I4 => \counter[7]_i_6__13_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__13_n_0\
    );
\counter[7]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__13_n_0\
    );
\counter[7]_i_5__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__0_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__13_n_0\
    );
\counter[7]_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__13_n_0\,
      I3 => \counter[6]_i_3__13_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__13_n_0\
    );
\counter[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__13_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__27_n_0\
    );
\i__carry_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__28_n_0\
    );
\i__carry_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__27_n_0\
    );
\i__carry_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__28_n_0\
    );
\i__carry_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__27_n_0\
    );
\i__carry_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__28_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__13_n_0\
    );
\i__carry_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__13_n_0\
    );
\i__carry_i_6__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__13_n_0\
    );
\i__carry_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__13_n_0\
    );
\r_opcode[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__0_n_0\
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__0_n_0\
    );
\state[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__0_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][1]_52\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__13_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__0_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__13_n_0\
    );
\tail[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_165 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][12]_63\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_165 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_165;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_165 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__24_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__24_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__24_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__24_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__24_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__24_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__24_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__24_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__24_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__11_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__24_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__11_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__11\ : label is "soft_lutpair564";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__11\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \counter[0]_i_2__11\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \counter[1]_i_2__24\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \counter[2]_i_2__24\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \counter[3]_i_3__11\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \counter[4]_i_2__24\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \counter[7]_i_2__24\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \counter[7]_i_5__24\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \head[8]_i_1__24\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \i___14_i_1__11\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \i___22_i_1__11\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \i___22_i_3__11\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \i___22_i_4__11\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \i___23_i_1__11\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \i___23_i_3__11\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \state[2]_i_1__11\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \state[2]_i_2__11\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \state[3]_i_25\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \tail[4]_i_5__49\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \tail[4]_i_5__50\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \tail[8]_i_4__11\ : label is "soft_lutpair558";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__11_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][12]_63\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__11_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__49_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__50_n_0\,
      S(0) => \i__carry_i_3__50_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__50_n_0\,
      DI(2) => \i__carry_i_2__49_n_0\,
      DI(1) => \i__carry_i_3__49_n_0\,
      DI(0) => \i__carry_i_4__24_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__24_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__24_n_0\,
      S(0) => \i__carry_i_7__24_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__11_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__11_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__24_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__11_n_0\
    );
\counter[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__24_n_0\,
      I4 => \counter[7]_i_5__24_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__24_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__24_n_0\
    );
\counter[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__24_n_0\,
      I5 => \counter[7]_i_5__24_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__24_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__24_n_0\
    );
\counter[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__24_n_0\,
      I1 => \counter[6]_i_3__24_n_0\,
      I2 => \counter[7]_i_5__24_n_0\,
      I3 => \counter[3]_i_3__11_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__24_n_0\
    );
\counter[3]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__11_n_0\
    );
\counter[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__24_n_0\,
      I1 => \counter[7]_i_5__24_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__24_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__24_n_0\,
      O => \counter[4]_i_2__24_n_0\
    );
\counter[4]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__24_n_0\
    );
\counter[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__24_n_0\,
      I1 => \counter[7]_i_5__24_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__24_n_0\,
      I1 => \counter[6]_i_3__24_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__24_n_0\
    );
\counter[5]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__24_n_0\
    );
\counter[6]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__24_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__24_n_0\,
      I5 => \counter[7]_i_5__24_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__24_n_0\
    );
\counter[6]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__24_n_0\
    );
\counter[7]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__24_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__24_n_0\
    );
\counter[7]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__24_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__24_n_0\,
      I4 => \counter[7]_i_6__24_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__24_n_0\
    );
\counter[7]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__24_n_0\
    );
\counter[7]_i_5__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__11_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__24_n_0\
    );
\counter[7]_i_6__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__24_n_0\,
      I3 => \counter[6]_i_3__24_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__24_n_0\
    );
\counter[7]_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__24_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__49_n_0\
    );
\i__carry_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__50_n_0\
    );
\i__carry_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__49_n_0\
    );
\i__carry_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__50_n_0\
    );
\i__carry_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__49_n_0\
    );
\i__carry_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__50_n_0\
    );
\i__carry_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__24_n_0\
    );
\i__carry_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__24_n_0\
    );
\i__carry_i_6__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__24_n_0\
    );
\i__carry_i_7__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__24_n_0\
    );
\r_opcode[2]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__11_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__11_n_0\
    );
\state[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__11_n_0\
    );
\state[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__11_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__11_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][12]_63\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__24_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__11_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__24_n_0\
    );
\tail[8]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_171 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][11]_62\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_171 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_171;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_171 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__23_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__23_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__23_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__23_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__23_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__23_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__23_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__23_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__47_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__23_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__10_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__23_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__10_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__10\ : label is "soft_lutpair528";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__10\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \counter[0]_i_2__10\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \counter[1]_i_2__23\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \counter[2]_i_2__23\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \counter[3]_i_3__10\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \counter[4]_i_2__23\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \counter[7]_i_2__23\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \counter[7]_i_5__23\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \head[8]_i_1__23\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \i___14_i_1__10\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \i___22_i_1__10\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \i___22_i_3__10\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \i___22_i_4__10\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \i___23_i_1__10\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \i___23_i_3__10\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \state[2]_i_1__10\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \state[2]_i_2__10\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \state[3]_i_21\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \tail[4]_i_5__47\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \tail[4]_i_5__48\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \tail[8]_i_4__10\ : label is "soft_lutpair522";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__10_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][11]_62\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__10_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__47_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__48_n_0\,
      S(0) => \i__carry_i_3__48_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__48_n_0\,
      DI(2) => \i__carry_i_2__47_n_0\,
      DI(1) => \i__carry_i_3__47_n_0\,
      DI(0) => \i__carry_i_4__23_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__23_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__23_n_0\,
      S(0) => \i__carry_i_7__23_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__10_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__10_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__23_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__10_n_0\
    );
\counter[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__23_n_0\,
      I4 => \counter[7]_i_5__23_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__23_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__23_n_0\
    );
\counter[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__23_n_0\,
      I5 => \counter[7]_i_5__23_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__23_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__23_n_0\
    );
\counter[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__23_n_0\,
      I1 => \counter[6]_i_3__23_n_0\,
      I2 => \counter[7]_i_5__23_n_0\,
      I3 => \counter[3]_i_3__10_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__23_n_0\
    );
\counter[3]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__10_n_0\
    );
\counter[4]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__23_n_0\,
      I1 => \counter[7]_i_5__23_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__23_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__23_n_0\,
      O => \counter[4]_i_2__23_n_0\
    );
\counter[4]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__23_n_0\
    );
\counter[5]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__23_n_0\,
      I1 => \counter[7]_i_5__23_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__23_n_0\,
      I1 => \counter[6]_i_3__23_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__23_n_0\
    );
\counter[5]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__23_n_0\
    );
\counter[6]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__23_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__23_n_0\,
      I5 => \counter[7]_i_5__23_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__23_n_0\
    );
\counter[6]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__23_n_0\
    );
\counter[7]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__23_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__23_n_0\
    );
\counter[7]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__23_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__23_n_0\,
      I4 => \counter[7]_i_6__23_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__23_n_0\
    );
\counter[7]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__23_n_0\
    );
\counter[7]_i_5__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__10_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__23_n_0\
    );
\counter[7]_i_6__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__23_n_0\,
      I3 => \counter[6]_i_3__23_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__23_n_0\
    );
\counter[7]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__23_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___14_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__47_n_0\
    );
\i__carry_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__48_n_0\
    );
\i__carry_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__47_n_0\
    );
\i__carry_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__48_n_0\
    );
\i__carry_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__47_n_0\
    );
\i__carry_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__48_n_0\
    );
\i__carry_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__23_n_0\
    );
\i__carry_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__23_n_0\
    );
\i__carry_i_6__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__23_n_0\
    );
\i__carry_i_7__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__23_n_0\
    );
\r_opcode[2]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__10_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__10_n_0\
    );
\state[2]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__10_n_0\
    );
\state[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__10_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__10_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][11]_62\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__23_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__10_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__23_n_0\
    );
\tail[8]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_177 is
  port (
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \wght_ready_PE2xbus_flatten[1]_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___10_i_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state[3]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][10]_61\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_177 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_177;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_177 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__22_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__22_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__22_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__22_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__22_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__22_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__22_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__22_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry_i_1__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__45_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__46_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__22_n_0\ : STD_LOGIC;
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__9_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__22_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4__9_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__9\ : label is "soft_lutpair492";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1__9\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \counter[0]_i_2__9\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \counter[1]_i_2__22\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \counter[2]_i_2__22\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \counter[3]_i_3__9\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \counter[4]_i_2__22\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \counter[7]_i_2__22\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \counter[7]_i_5__22\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \head[8]_i_1__22\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \i___14_i_1__9\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \i___22_i_1__9\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \i___22_i_3__9\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \i___22_i_4__9\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \i___23_i_1__9\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \i___23_i_3__9\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \state[2]_i_1__9\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \state[2]_i_2__9\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \state[3]_i_20\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \tail[4]_i_5__45\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \tail[4]_i_5__46\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \tail[8]_i_4__9\ : label is "soft_lutpair486";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\acc_sel_sft_reg[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2__9_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][10]_61\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2__9_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__45_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__46_n_0\,
      S(0) => \i__carry_i_3__46_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__46_n_0\,
      DI(2) => \i__carry_i_2__45_n_0\,
      DI(1) => \i__carry_i_3__45_n_0\,
      DI(0) => \i__carry_i_4__22_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__22_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__22_n_0\,
      S(0) => \i__carry_i_7__22_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2__9_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2__9_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__22_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2__9_n_0\
    );
\counter[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__22_n_0\,
      I4 => \counter[7]_i_5__22_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__22_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__22_n_0\
    );
\counter[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__22_n_0\,
      I5 => \counter[7]_i_5__22_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__22_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__22_n_0\
    );
\counter[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__22_n_0\,
      I1 => \counter[6]_i_3__22_n_0\,
      I2 => \counter[7]_i_5__22_n_0\,
      I3 => \counter[3]_i_3__9_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__22_n_0\
    );
\counter[3]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3__9_n_0\
    );
\counter[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__22_n_0\,
      I1 => \counter[7]_i_5__22_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__22_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__22_n_0\,
      O => \counter[4]_i_2__22_n_0\
    );
\counter[4]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__22_n_0\
    );
\counter[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__22_n_0\,
      I1 => \counter[7]_i_5__22_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__22_n_0\,
      I1 => \counter[6]_i_3__22_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__22_n_0\
    );
\counter[5]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__22_n_0\
    );
\counter[6]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__22_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__22_n_0\,
      I5 => \counter[7]_i_5__22_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__22_n_0\
    );
\counter[6]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__22_n_0\
    );
\counter[7]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__22_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__22_n_0\
    );
\counter[7]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__22_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__22_n_0\,
      I4 => \counter[7]_i_6__22_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__22_n_0\
    );
\counter[7]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__22_n_0\
    );
\counter[7]_i_5__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2__9_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__22_n_0\
    );
\counter[7]_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__22_n_0\,
      I3 => \counter[6]_i_3__22_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__22_n_0\
    );
\counter[7]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__22_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___10_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(0),
      I1 => \i___10_i_10\(0),
      I2 => \i___10_i_10\(2),
      I3 => \i___10_i_10\(1),
      O => \state_reg[3]_0\
    );
\i___14_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__45_n_0\
    );
\i__carry_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__46_n_0\
    );
\i__carry_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__45_n_0\
    );
\i__carry_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__46_n_0\
    );
\i__carry_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__45_n_0\
    );
\i__carry_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__46_n_0\
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__22_n_0\
    );
\i__carry_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__22_n_0\
    );
\i__carry_i_6__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__22_n_0\
    );
\i__carry_i_7__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__22_n_0\
    );
\r_opcode[2]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2__9_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1__9_n_0\
    );
\state[2]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2__9_n_0\
    );
\state[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(23)
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => inst_ready_flatten(23),
      I1 => \state[3]_i_3\(2),
      I2 => \state[3]_i_3\(0),
      I3 => \state[3]_i_3\(1),
      I4 => \state[3]_i_3\(4),
      I5 => \state[3]_i_3\(3),
      O => \state_reg[0]_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_3\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1__9_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_3\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2__9_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][10]_61\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_1\
    );
\tail[4]_i_5__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_2\
    );
\tail[8]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__22_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4__9_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_1\(0)
    );
\tail[8]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__22_n_0\
    );
\tail[8]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_183 is
  port (
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[7]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    \counter_reg[6]_1\ : in STD_LOGIC;
    \i___10_i_4__11\ : in STD_LOGIC;
    \i___10_i_4__11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wght_ready_PE2xbus_flatten[1]_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][0]_51\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_183 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_183;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_183 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \acc_sel_sft_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__12_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i___10_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__12_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[3]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[8]_i_3__12_n_0\ : STD_LOGIC;
  signal \tail[8]_i_4_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2\ : label is "soft_lutpair456";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \counter[0]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \counter[1]_i_2__12\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \counter[2]_i_2__12\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \counter[3]_i_3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \counter[4]_i_2__12\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \counter[7]_i_2__12\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \counter[7]_i_5__12\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \head[8]_i_1__12\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \i___14_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \i___22_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \i___22_i_3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \i___22_i_4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \i___23_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \i___23_i_3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \state[3]_i_37\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \tail[4]_i_5__25\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \tail[4]_i_5__26\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \tail[8]_i_4\ : label is "soft_lutpair450";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \counter_reg[7]_0\(3 downto 0) <= \^counter_reg[7]_0\(3 downto 0);
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[3]_1\(0) <= \^state_reg[3]_1\(0);
\acc_sel_sft_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \counter1_inferred__2/i__carry_n_4\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \acc_sel_sft_reg[0]_i_2_n_0\,
      I4 => \acc_sel_sft_reg_reg[0]\,
      I5 => \psum_in_valid_mux_select[1][0]_51\,
      O => \^d\(0)
    );
\acc_sel_sft_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \acc_sel_sft_reg[0]_i_2_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__25_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__26_n_0\,
      S(0) => \i__carry_i_3__26_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__26_n_0\,
      DI(2) => \i__carry_i_2__25_n_0\,
      DI(1) => \i__carry_i_3__25_n_0\,
      DI(0) => \i__carry_i_4__12_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__12_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__12_n_0\,
      S(0) => \i__carry_i_7__12_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55305500"
    )
        port map (
      I0 => counter_reg(0),
      I1 => \^q\(2),
      I2 => \state[2]_i_2_n_0\,
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[0]_i_2_n_0\,
      O => \p_0_in__7\(0)
    );
\counter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \counter[6]_i_3__12_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      O => \counter[0]_i_2_n_0\
    );
\counter[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__12_n_0\,
      I4 => \counter[7]_i_5__12_n_0\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_3__12_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__12_n_0\
    );
\counter[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__12_n_0\,
      I5 => \counter[7]_i_5__12_n_0\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_3__12_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__12_n_0\
    );
\counter[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \counter[3]_i_2__12_n_0\,
      I1 => \counter[6]_i_3__12_n_0\,
      I2 => \counter[7]_i_5__12_n_0\,
      I3 => \counter[3]_i_3_n_0\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__12_n_0\
    );
\counter[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \counter[3]_i_3_n_0\
    );
\counter[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \counter[4]_i_2__12_n_0\,
      I1 => \counter[7]_i_5__12_n_0\,
      I2 => \^counter_reg[7]_0\(0),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_3__12_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__12_n_0\,
      O => \counter[4]_i_2__12_n_0\
    );
\counter[4]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__12_n_0\
    );
\counter[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44F44444444"
    )
        port map (
      I0 => \counter[5]_i_2__12_n_0\,
      I1 => \counter[7]_i_5__12_n_0\,
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[0]_0\,
      I4 => \^counter_reg[7]_0\(0),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__12_n_0\,
      I1 => \counter[6]_i_3__12_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__12_n_0\
    );
\counter[5]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__12_n_0\
    );
\counter[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__12_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter_reg[6]_1\,
      I4 => \counter[6]_i_3__12_n_0\,
      I5 => \counter[7]_i_5__12_n_0\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__12_n_0\
    );
\counter[6]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_3__12_n_0\
    );
\counter[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^d\(0),
      I3 => \^q\(1),
      I4 => \counter[7]_i_3__12_n_0\,
      I5 => \counter_reg[0]_2\,
      O => \counter[7]_i_1__12_n_0\
    );
\counter[7]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_4__12_n_0\,
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(3),
      I3 => \counter[7]_i_5__12_n_0\,
      I4 => \counter[7]_i_6__12_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBFFFFFFFF"
    )
        port map (
      I0 => wght_we_ctrl2datapath,
      I1 => \^counter_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \counter[7]_i_3__12_n_0\
    );
\counter[7]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      I2 => counter_reg(1),
      I3 => counter_reg(0),
      I4 => \^counter_reg[7]_0\(1),
      I5 => \^counter_reg[7]_0\(0),
      O => \counter[7]_i_4__12_n_0\
    );
\counter[7]_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[2]_i_2_n_0\,
      I2 => \^counter_reg[4]_0\,
      O => \counter[7]_i_5__12_n_0\
    );
\counter[7]_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__12_n_0\,
      I3 => \counter[6]_i_3__12_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__12_n_0\
    );
\counter[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(0),
      Q => counter_reg(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(1),
      Q => counter_reg(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(2),
      Q => counter_reg(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(3),
      Q => counter_reg(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[7]_0\(0),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[7]_0\(1),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(6),
      Q => \^counter_reg[7]_0\(2),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__12_n_0\,
      D => \p_0_in__7\(7),
      Q => \^counter_reg[7]_0\(3),
      R => SR(0)
    );
\head[4]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \acc_sel_sft_reg_reg[0]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => E(0)
    );
\head[8]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___10_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i___10_i_15_n_0\,
      I1 => \i___10_i_4__11\,
      I2 => \i___10_i_4__11_0\(5),
      I3 => \i___10_i_4__11_0\(4),
      I4 => \i___10_i_4__11_0\(7),
      I5 => \i___10_i_4__11_0\(6),
      O => wght_ready_xbus2ybus_flatten(0)
    );
\i___10_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(0),
      I1 => \i___10_i_4__11_0\(2),
      I2 => \i___10_i_4__11_0\(3),
      I3 => \i___10_i_4__11_0\(0),
      I4 => \i___10_i_4__11_0\(1),
      O => \i___10_i_15_n_0\
    );
\i___14_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[7]_0\(0),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(2),
      I4 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[4]_0\
    );
\i___22_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___22_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_1\
    );
\i___22_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      I2 => \^counter_reg[7]_0\(1),
      I3 => \^counter_reg[7]_0\(0),
      O => \counter_reg[7]_1\
    );
\i___22_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      I2 => counter_reg(3),
      I3 => counter_reg(2),
      O => \^counter_reg[0]_0\
    );
\i___23_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \^counter_reg[6]_0\
    );
\i___23_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(0),
      I1 => \^counter_reg[7]_0\(1),
      O => \^counter_reg[4]_1\
    );
\i___23_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i__carry_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_1__25_n_0\
    );
\i__carry_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(2),
      I1 => \^counter_reg[7]_0\(3),
      O => \i__carry_i_1__26_n_0\
    );
\i__carry_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[7]_0\(1),
      I1 => \^counter_reg[7]_0\(0),
      O => \i__carry_i_2__25_n_0\
    );
\i__carry_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_2__26_n_0\
    );
\i__carry_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_3__25_n_0\
    );
\i__carry_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_3__26_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[7]_0\(3),
      I1 => \^counter_reg[7]_0\(2),
      O => \i__carry_i_5__12_n_0\
    );
\i__carry_i_6__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => \i__carry_i_6__12_n_0\
    );
\i__carry_i_7__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => \i__carry_i_7__12_n_0\
    );
\r_opcode[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_1\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_1\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CAC"
    )
        port map (
      I0 => \^counter_reg[4]_0\,
      I1 => \state[2]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00140000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \state[2]_i_2_n_0\
    );
\state[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[3]_2\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \psum_in_valid_mux_select[1][0]_51\,
      I5 => \acc_sel_sft_reg_reg[0]\,
      O => \state_reg[1]_0\
    );
\tail[4]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I5 => \tail_reg[0]\,
      O => \state_reg[0]_0\
    );
\tail[4]_i_5__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[4]_i_5__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[8]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \tail[8]_i_3__12_n_0\,
      I1 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I2 => \tail[8]_i_4_n_0\,
      I3 => \tail_reg[8]\,
      O => \state_reg[3]_0\(0)
    );
\tail[8]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => \head_reg[8]\,
      O => \tail[8]_i_3__12_n_0\
    );
\tail[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \tail[8]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_189 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][9]_11\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_189 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_189;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_189 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__8_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__21_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__8_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__17_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__8\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \counter[2]_i_2__8\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \counter[4]_i_2__8\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \counter[5]_i_2__8\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \counter[6]_i_3__8\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \head[8]_i_1__8\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \i___11_i_1__8\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \i___18_i_1__8\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \i___19_i_1__8\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \i___20_i_1__8\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \state[3]_i_34\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tail[4]_i_3__8\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tail[4]_i_4__17\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \tail[8]_i_8__8\ : label is "soft_lutpair421";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__17_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__18_n_0\,
      S(0) => \i__carry_i_3__18_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__18_n_0\,
      DI(2) => \i__carry_i_2__17_n_0\,
      DI(1) => \i__carry_i_3__17_n_0\,
      DI(0) => \i__carry_i_4__8_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__8_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__8_n_0\,
      S(0) => \i__carry_i_7__8_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__8_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__8_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__8_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__8_n_0\
    );
\counter[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__8_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__8_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__8_n_0\
    );
\counter[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__8_n_0\,
      I2 => \counter[6]_i_4__8_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__8_n_0\
    );
\counter[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__8_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__8_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__8_n_0\,
      O => \counter[4]_i_2__8_n_0\
    );
\counter[4]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__8_n_0\
    );
\counter[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__8_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__8_n_0\,
      I1 => \counter[6]_i_4__8_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__8_n_0\
    );
\counter[5]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__8_n_0\
    );
\counter[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__8_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__8_n_0\,
      I4 => \counter[6]_i_4__8_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__8_n_0\
    );
\counter[6]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__8_n_0\
    );
\counter[6]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__8_n_0\
    );
\counter[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__8_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__8_n_0\
    );
\counter[7]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__8_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__21_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__17_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][9]_11\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__8_n_0\
    );
\counter[7]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__8_n_0\
    );
\counter[7]_i_7__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__8_n_0\,
      I3 => \counter[6]_i_4__8_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__21_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__8_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__18_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__8_n_0\
    );
\i__carry_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__8_n_0\
    );
\i__carry_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__8_n_0\
    );
\r_opcode[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][9]_11\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__17_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__17_n_0\
    );
\tail[5]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][9]_11\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__17_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_193 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][8]_10\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_193 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_193;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_193 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__7_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__20_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__15_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__7\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \counter[2]_i_2__7\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \counter[4]_i_2__7\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \counter[5]_i_2__7\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \counter[6]_i_3__7\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \head[8]_i_1__7\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \i___11_i_1__7\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i___18_i_1__7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \i___19_i_1__7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \i___20_i_1__7\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \state[3]_i_48\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \tail[4]_i_3__7\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \tail[4]_i_4__15\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \tail[8]_i_8__7\ : label is "soft_lutpair393";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__15_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__16_n_0\,
      S(0) => \i__carry_i_3__16_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__16_n_0\,
      DI(2) => \i__carry_i_2__15_n_0\,
      DI(1) => \i__carry_i_3__15_n_0\,
      DI(0) => \i__carry_i_4__7_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__7_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__7_n_0\,
      S(0) => \i__carry_i_7__7_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__7_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__7_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__7_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__7_n_0\
    );
\counter[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__7_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__7_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__7_n_0\
    );
\counter[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__7_n_0\,
      I2 => \counter[6]_i_4__7_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__7_n_0\
    );
\counter[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__7_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__7_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__7_n_0\,
      O => \counter[4]_i_2__7_n_0\
    );
\counter[4]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__7_n_0\
    );
\counter[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__7_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__7_n_0\,
      I1 => \counter[6]_i_4__7_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__7_n_0\
    );
\counter[5]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__7_n_0\
    );
\counter[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__7_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__7_n_0\,
      I4 => \counter[6]_i_4__7_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__7_n_0\
    );
\counter[6]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__7_n_0\
    );
\counter[6]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__7_n_0\
    );
\counter[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__7_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__7_n_0\
    );
\counter[7]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__7_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__20_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__15_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][8]_10\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__7_n_0\
    );
\counter[7]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__7_n_0\
    );
\counter[7]_i_7__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__7_n_0\,
      I3 => \counter[6]_i_4__7_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__20_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__7_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__7_n_0\
    );
\r_opcode[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][8]_10\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__15_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__15_n_0\
    );
\tail[5]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][8]_10\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__15_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_197 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][7]_9\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_197 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_197;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_197 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__19_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__13_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__6\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \counter[2]_i_2__6\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \counter[4]_i_2__6\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \counter[5]_i_2__6\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \counter[6]_i_3__6\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \head[8]_i_1__6\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \i___11_i_1__6\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \i___18_i_1__6\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \i___19_i_1__6\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \i___20_i_1__6\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \state[3]_i_49\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \tail[4]_i_3__6\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \tail[4]_i_4__13\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \tail[8]_i_8__6\ : label is "soft_lutpair365";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__13_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__14_n_0\,
      S(0) => \i__carry_i_3__14_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__14_n_0\,
      DI(2) => \i__carry_i_2__13_n_0\,
      DI(1) => \i__carry_i_3__13_n_0\,
      DI(0) => \i__carry_i_4__6_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__6_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__6_n_0\,
      S(0) => \i__carry_i_7__6_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__6_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__6_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__6_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__6_n_0\
    );
\counter[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__6_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__6_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__6_n_0\
    );
\counter[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__6_n_0\,
      I2 => \counter[6]_i_4__6_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__6_n_0\
    );
\counter[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__6_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__6_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__6_n_0\,
      O => \counter[4]_i_2__6_n_0\
    );
\counter[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__6_n_0\
    );
\counter[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__6_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__6_n_0\,
      I1 => \counter[6]_i_4__6_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__6_n_0\
    );
\counter[5]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__6_n_0\
    );
\counter[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__6_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__6_n_0\,
      I4 => \counter[6]_i_4__6_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__6_n_0\
    );
\counter[6]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__6_n_0\
    );
\counter[6]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__6_n_0\
    );
\counter[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__6_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__6_n_0\
    );
\counter[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__6_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__19_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__13_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][7]_9\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__6_n_0\
    );
\counter[7]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__6_n_0\
    );
\counter[7]_i_7__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__6_n_0\,
      I3 => \counter[6]_i_4__6_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__19_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__6_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__6_n_0\
    );
\r_opcode[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][7]_9\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__13_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__13_n_0\
    );
\tail[5]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][7]_9\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__13_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_201 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_5\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][6]_8\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_6\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[0]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \acc_sel_sft_reg[0]_i_9\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_201 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_201;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_201 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__18_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_2\ : STD_LOGIC;
  signal \^state_reg[0]_5\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__11_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \counter[2]_i_2__5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \counter[4]_i_2__5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \counter[5]_i_2__5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \counter[6]_i_3__5\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \head[8]_i_1__5\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \i___11_i_1__5\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \i___18_i_1__5\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \i___19_i_1__5\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \i___20_i_1__5\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \state[3]_i_45\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tail[4]_i_3__5\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tail[4]_i_4__11\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \tail[8]_i_8__5\ : label is "soft_lutpair337";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_2\ <= \^state_reg[0]_2\;
  \state_reg[0]_5\ <= \^state_reg[0]_5\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\acc_sel_sft_reg[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^state_reg[0]_2\,
      I1 => \acc_sel_sft_reg[0]_i_9\,
      I2 => \acc_sel_sft_reg[0]_i_9_0\,
      I3 => \acc_sel_sft_reg[0]_i_9_1\,
      O => \state_reg[0]_1\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__11_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__12_n_0\,
      S(0) => \i__carry_i_3__12_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__12_n_0\,
      DI(2) => \i__carry_i_2__11_n_0\,
      DI(1) => \i__carry_i_3__11_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__5_n_0\,
      S(0) => \i__carry_i_7__5_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__5_n_0\,
      I1 => \state_reg[0]_6\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__5_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__5_n_0\,
      I3 => \state_reg[0]_6\,
      O => \counter[1]_i_2__5_n_0\
    );
\counter[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__5_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__5_n_0\,
      I4 => \state_reg[0]_6\,
      O => \counter[2]_i_2__5_n_0\
    );
\counter[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__5_n_0\,
      I2 => \counter[6]_i_4__5_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_6\,
      O => \counter[3]_i_2__5_n_0\
    );
\counter[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__5_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__5_n_0\,
      I1 => \state_reg[0]_6\,
      I2 => \counter[4]_i_3__5_n_0\,
      O => \counter[4]_i_2__5_n_0\
    );
\counter[4]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__5_n_0\
    );
\counter[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__5_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__5_n_0\,
      I1 => \counter[6]_i_4__5_n_0\,
      I2 => \state_reg[0]_6\,
      O => \counter[5]_i_2__5_n_0\
    );
\counter[5]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__5_n_0\
    );
\counter[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__5_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_6\,
      I3 => \counter[6]_i_3__5_n_0\,
      I4 => \counter[6]_i_4__5_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__5_n_0\
    );
\counter[6]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__5_n_0\
    );
\counter[6]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_5\,
      O => \counter[6]_i_4__5_n_0\
    );
\counter[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__5_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__5_n_0\
    );
\counter[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__5_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__18_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__11_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][6]_8\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__5_n_0\
    );
\counter[7]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__5_n_0\
    );
\counter[7]_i_7__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__5_n_0\,
      I3 => \counter[6]_i_4__5_n_0\,
      I4 => \state_reg[0]_6\,
      O => \counter[7]_i_7__18_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__5_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_5\
    );
\i___8_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(0),
      I1 => \i___8_i_2\(0),
      I2 => \i___8_i_2\(2),
      I3 => \i___8_i_2\(1),
      O => \state_reg[0]_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__5_n_0\
    );
\r_opcode[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_4\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_6\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][6]_8\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__11_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_3\
    );
\tail[4]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__11_n_0\
    );
\tail[5]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][6]_8\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__11_n_0\,
      I4 => \tail_reg[4]\,
      O => \^state_reg[0]_2\
    );
\tail[8]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_205 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][5]_7\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \state[3]_i_7\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_205 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_205;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_205 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__17_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__9_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \counter[2]_i_2__4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \counter[4]_i_2__4\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \counter[5]_i_2__4\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \counter[6]_i_3__4\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \head[8]_i_1__4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \i___11_i_1__4\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \i___18_i_1__4\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \i___19_i_1__4\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \i___20_i_1__4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \state[3]_i_44\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tail[4]_i_3__4\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tail[4]_i_4__9\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tail[8]_i_8__4\ : label is "soft_lutpair309";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__10_n_0\,
      S(0) => \i__carry_i_3__10_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__10_n_0\,
      DI(2) => \i__carry_i_2__9_n_0\,
      DI(1) => \i__carry_i_3__9_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__4_n_0\,
      S(0) => \i__carry_i_7__4_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__4_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__4_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__4_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__4_n_0\
    );
\counter[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__4_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__4_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__4_n_0\
    );
\counter[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__4_n_0\,
      I2 => \counter[6]_i_4__4_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__4_n_0\
    );
\counter[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__4_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__4_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__4_n_0\,
      O => \counter[4]_i_2__4_n_0\
    );
\counter[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__4_n_0\
    );
\counter[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__4_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__4_n_0\,
      I1 => \counter[6]_i_4__4_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__4_n_0\
    );
\counter[5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__4_n_0\
    );
\counter[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__4_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__4_n_0\,
      I4 => \counter[6]_i_4__4_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__4_n_0\
    );
\counter[6]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__4_n_0\
    );
\counter[6]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__4_n_0\
    );
\counter[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__4_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__4_n_0\
    );
\counter[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__4_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__17_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__9_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][5]_7\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__4_n_0\
    );
\counter[7]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__4_n_0\
    );
\counter[7]_i_7__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__4_n_0\,
      I3 => \counter[6]_i_4__4_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__17_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__4_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__4_n_0\
    );
\r_opcode[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => inst_ready_flatten(5),
      I1 => \state[3]_i_7\(2),
      I2 => \state[3]_i_7\(0),
      I3 => \state[3]_i_7\(1),
      I4 => \state[3]_i_7\(4),
      I5 => \state[3]_i_7\(3),
      O => \state_reg[0]_0\
    );
\state[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(5)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][5]_7\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__9_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__9_n_0\
    );
\tail[5]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][5]_7\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__9_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_1\
    );
\tail[8]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_209 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][4]_6\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_209 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_209;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_209 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__16_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_2\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__7_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \counter[2]_i_2__3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \counter[4]_i_2__3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \counter[5]_i_2__3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \counter[6]_i_3__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \head[8]_i_1__3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \i___11_i_1__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \i___18_i_1__3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i___19_i_1__3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i___20_i_1__3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \state[3]_i_47\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tail[4]_i_3__3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tail[4]_i_4__7\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \tail[8]_i_8__3\ : label is "soft_lutpair281";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_2\ <= \^state_reg[0]_2\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__8_n_0\,
      S(0) => \i__carry_i_3__8_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__8_n_0\,
      DI(2) => \i__carry_i_2__7_n_0\,
      DI(1) => \i__carry_i_3__7_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__3_n_0\,
      S(0) => \i__carry_i_7__3_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__3_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__3_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__3_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__3_n_0\
    );
\counter[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__3_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__3_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__3_n_0\
    );
\counter[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__3_n_0\,
      I2 => \counter[6]_i_4__3_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__3_n_0\
    );
\counter[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__3_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__3_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__3_n_0\,
      O => \counter[4]_i_2__3_n_0\
    );
\counter[4]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__3_n_0\
    );
\counter[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__3_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__3_n_0\,
      I1 => \counter[6]_i_4__3_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__3_n_0\
    );
\counter[5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__3_n_0\
    );
\counter[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__3_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter[6]_i_3__3_n_0\,
      I4 => \counter[6]_i_4__3_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__3_n_0\
    );
\counter[6]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__3_n_0\
    );
\counter[6]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_2\,
      O => \counter[6]_i_4__3_n_0\
    );
\counter[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__3_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__3_n_0\
    );
\counter[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__3_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__16_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__7_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][4]_6\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__3_n_0\
    );
\counter[7]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__3_n_0\
    );
\counter[7]_i_7__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__3_n_0\,
      I3 => \counter[6]_i_4__3_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_7__16_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__3_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_2\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__3_n_0\
    );
\r_opcode[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][4]_6\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__7_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__7_n_0\
    );
\tail[5]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][4]_6\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__7_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_213 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][3]_5\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_213 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_213;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_213 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__15_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_2\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__5_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \counter[2]_i_2__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \counter[4]_i_2__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \counter[5]_i_2__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \counter[6]_i_3__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \head[8]_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i___11_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i___18_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i___19_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i___20_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \state[3]_i_46\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tail[4]_i_3__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tail[4]_i_4__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \tail[8]_i_8__2\ : label is "soft_lutpair253";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_2\ <= \^state_reg[0]_2\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__6_n_0\,
      S(0) => \i__carry_i_3__6_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__2_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__2_n_0\,
      S(0) => \i__carry_i_7__2_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__2_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__2_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__2_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__2_n_0\
    );
\counter[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__2_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__2_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__2_n_0\
    );
\counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__2_n_0\,
      I2 => \counter[6]_i_4__2_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__2_n_0\
    );
\counter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__2_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__2_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__2_n_0\,
      O => \counter[4]_i_2__2_n_0\
    );
\counter[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__2_n_0\
    );
\counter[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__2_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__2_n_0\,
      I1 => \counter[6]_i_4__2_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__2_n_0\
    );
\counter[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__2_n_0\
    );
\counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__2_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter[6]_i_3__2_n_0\,
      I4 => \counter[6]_i_4__2_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__2_n_0\
    );
\counter[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__2_n_0\
    );
\counter[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_2\,
      O => \counter[6]_i_4__2_n_0\
    );
\counter[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__2_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__2_n_0\
    );
\counter[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__2_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__15_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__5_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][3]_5\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__2_n_0\
    );
\counter[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__2_n_0\
    );
\counter[7]_i_7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__2_n_0\,
      I3 => \counter[6]_i_4__2_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_7__15_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__2_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_2\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__2_n_0\
    );
\r_opcode[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][3]_5\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__5_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__5_n_0\
    );
\tail[5]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][3]_5\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__5_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_217 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][2]_4\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_217 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_217;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_217 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__14_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__3_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \counter[2]_i_2__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \counter[4]_i_2__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \counter[5]_i_2__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \counter[6]_i_3__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \head[8]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \i___11_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \i___18_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \i___19_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \i___20_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \state[3]_i_29\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tail[4]_i_3__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tail[4]_i_4__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tail[8]_i_8__1\ : label is "soft_lutpair225";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__4_n_0\,
      S(0) => \i__carry_i_3__4_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__1_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__1_n_0\,
      S(0) => \i__carry_i_7__1_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__1_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__1_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__1_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__1_n_0\
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__1_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__1_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__1_n_0\
    );
\counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__1_n_0\,
      I2 => \counter[6]_i_4__1_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__1_n_0\
    );
\counter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__1_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__1_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__1_n_0\,
      O => \counter[4]_i_2__1_n_0\
    );
\counter[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__1_n_0\
    );
\counter[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__1_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__1_n_0\,
      I1 => \counter[6]_i_4__1_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__1_n_0\
    );
\counter[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__1_n_0\
    );
\counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__1_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__1_n_0\,
      I4 => \counter[6]_i_4__1_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__1_n_0\
    );
\counter[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__1_n_0\
    );
\counter[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__1_n_0\
    );
\counter[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__1_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__1_n_0\
    );
\counter[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__1_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__14_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__3_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][2]_4\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__1_n_0\
    );
\counter[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__1_n_0\
    );
\counter[7]_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__1_n_0\,
      I3 => \counter[6]_i_4__1_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__14_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__1_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__1_n_0\
    );
\r_opcode[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][2]_4\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__3_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__3_n_0\
    );
\tail[5]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][2]_4\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__3_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_221 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][1]_3\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_221 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_221;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_221 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__13_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__1_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \counter[2]_i_2__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \counter[4]_i_2__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \counter[5]_i_2__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \counter[6]_i_3__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \head[8]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \i___11_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i___18_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i___19_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i___20_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \state[3]_i_30\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tail[4]_i_3__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tail[4]_i_4__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tail[8]_i_8__0\ : label is "soft_lutpair197";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__2_n_0\,
      S(0) => \i__carry_i_3__2_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__0_n_0\,
      S(0) => \i__carry_i_7__0_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__0_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__0_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__0_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__0_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__0_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__0_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__0_n_0\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__0_n_0\,
      I2 => \counter[6]_i_4__0_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__0_n_0\
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__0_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__0_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__0_n_0\,
      O => \counter[4]_i_2__0_n_0\
    );
\counter[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__0_n_0\
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__0_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__0_n_0\,
      I1 => \counter[6]_i_4__0_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__0_n_0\
    );
\counter[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__0_n_0\
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__0_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__0_n_0\,
      I4 => \counter[6]_i_4__0_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__0_n_0\
    );
\counter[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__0_n_0\
    );
\counter[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__0_n_0\
    );
\counter[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__0_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__0_n_0\
    );
\counter[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__0_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__13_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__1_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][1]_3\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__0_n_0\
    );
\counter[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__0_n_0\
    );
\counter[7]_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__0_n_0\,
      I3 => \counter[6]_i_4__0_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__13_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__0_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__0_n_0\
    );
\r_opcode[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][1]_3\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__1_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__1_n_0\
    );
\tail[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][1]_3\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__1_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_225 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][12]_14\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_225 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_225;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_225 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__11_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__11_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__11_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__24_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__11_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__23_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \counter[2]_i_2__11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \counter[4]_i_2__11\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \counter[5]_i_2__11\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \counter[6]_i_3__11\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \head[8]_i_1__11\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \i___11_i_1__11\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \i___18_i_1__11\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i___19_i_1__11\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i___20_i_1__11\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \state[3]_i_33\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tail[4]_i_3__11\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tail[4]_i_4__23\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tail[8]_i_8__11\ : label is "soft_lutpair169";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__23_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__24_n_0\,
      S(0) => \i__carry_i_3__24_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__24_n_0\,
      DI(2) => \i__carry_i_2__23_n_0\,
      DI(1) => \i__carry_i_3__23_n_0\,
      DI(0) => \i__carry_i_4__11_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__11_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__11_n_0\,
      S(0) => \i__carry_i_7__11_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__11_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__11_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__11_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__11_n_0\
    );
\counter[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__11_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__11_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__11_n_0\
    );
\counter[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__11_n_0\,
      I2 => \counter[6]_i_4__11_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__11_n_0\
    );
\counter[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__11_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__11_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__11_n_0\,
      O => \counter[4]_i_2__11_n_0\
    );
\counter[4]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__11_n_0\
    );
\counter[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__11_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__11_n_0\,
      I1 => \counter[6]_i_4__11_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__11_n_0\
    );
\counter[5]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__11_n_0\
    );
\counter[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__11_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__11_n_0\,
      I4 => \counter[6]_i_4__11_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__11_n_0\
    );
\counter[6]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__11_n_0\
    );
\counter[6]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__11_n_0\
    );
\counter[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__11_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__11_n_0\
    );
\counter[7]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__11_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__24_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__23_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][12]_14\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__11_n_0\
    );
\counter[7]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__11_n_0\
    );
\counter[7]_i_7__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__11_n_0\,
      I3 => \counter[6]_i_4__11_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__24_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__11_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__23_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__24_n_0\
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__23_n_0\
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__24_n_0\
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__23_n_0\
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__24_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__11_n_0\
    );
\i__carry_i_6__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__11_n_0\
    );
\i__carry_i_7__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__11_n_0\
    );
\r_opcode[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][12]_14\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__23_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__23_n_0\
    );
\tail[5]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][12]_14\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__23_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_0\
    );
\tail[8]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_229 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][11]_13\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \state[3]_i_3\ : in STD_LOGIC;
    \state[3]_i_3_0\ : in STD_LOGIC;
    \state[3]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_229 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_229;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_229 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__10_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__10_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__23_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__10_n_0\ : STD_LOGIC;
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[3]_i_26_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__21_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__10\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter[2]_i_2__10\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter[4]_i_2__10\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \counter[5]_i_2__10\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \counter[6]_i_3__10\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \head[8]_i_1__10\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i___11_i_1__10\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i___18_i_1__10\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i___19_i_1__10\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i___20_i_1__10\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \state[3]_i_32\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tail[4]_i_3__10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tail[4]_i_4__21\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tail[8]_i_8__10\ : label is "soft_lutpair141";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__21_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__22_n_0\,
      S(0) => \i__carry_i_3__22_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__22_n_0\,
      DI(2) => \i__carry_i_2__21_n_0\,
      DI(1) => \i__carry_i_3__21_n_0\,
      DI(0) => \i__carry_i_4__10_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__10_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__10_n_0\,
      S(0) => \i__carry_i_7__10_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__10_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__10_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__10_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__10_n_0\
    );
\counter[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__10_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__10_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__10_n_0\
    );
\counter[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__10_n_0\,
      I2 => \counter[6]_i_4__10_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__10_n_0\
    );
\counter[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__10_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__10_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__10_n_0\,
      O => \counter[4]_i_2__10_n_0\
    );
\counter[4]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__10_n_0\
    );
\counter[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__10_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__10_n_0\,
      I1 => \counter[6]_i_4__10_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__10_n_0\
    );
\counter[5]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__10_n_0\
    );
\counter[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__10_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__10_n_0\,
      I4 => \counter[6]_i_4__10_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__10_n_0\
    );
\counter[6]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__10_n_0\
    );
\counter[6]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4__10_n_0\
    );
\counter[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__10_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__10_n_0\
    );
\counter[7]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__10_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__23_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__21_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][11]_13\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__10_n_0\
    );
\counter[7]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__10_n_0\
    );
\counter[7]_i_7__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__10_n_0\,
      I3 => \counter[6]_i_4__10_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__23_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__10_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__21_n_0\
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__22_n_0\
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__21_n_0\
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__22_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__10_n_0\
    );
\i__carry_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__10_n_0\
    );
\i__carry_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__10_n_0\
    );
\r_opcode[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => inst_ready_flatten(11),
      I1 => \state[3]_i_7_0\(5),
      I2 => \state[3]_i_7_0\(3),
      I3 => \state[3]_i_7_0\(4),
      I4 => \state[3]_i_7_0\(7),
      I5 => \state[3]_i_7_0\(6),
      O => \state[3]_i_26_n_0\
    );
\state[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(11)
    );
\state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[3]_i_26_n_0\,
      I1 => \state[3]_i_3\,
      I2 => \state[3]_i_3_0\,
      I3 => \state[3]_i_7_0\(2),
      I4 => \state[3]_i_7_0\(1),
      I5 => \state[3]_i_7_0\(0),
      O => \state_reg[0]_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][11]_13\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__21_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__21_n_0\
    );
\tail[5]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][11]_13\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__21_n_0\,
      I4 => \tail_reg[4]\,
      O => \state_reg[0]_1\
    );
\tail[8]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_233 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_4\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][10]_12\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_5\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[0]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \acc_sel_sft_reg[0]_i_9\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_233 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_233;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_233 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__9_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__9_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__22_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__9_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_2\ : STD_LOGIC;
  signal \^state_reg[0]_4\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4__19_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2__9\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \counter[2]_i_2__9\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \counter[4]_i_2__9\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \counter[5]_i_2__9\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \counter[6]_i_3__9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \head[8]_i_1__9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i___11_i_1__9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i___18_i_1__9\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i___19_i_1__9\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i___20_i_1__9\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \state[3]_i_35\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tail[4]_i_3__9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tail[4]_i_4__19\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tail[8]_i_8__9\ : label is "soft_lutpair113";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_2\ <= \^state_reg[0]_2\;
  \state_reg[0]_4\ <= \^state_reg[0]_4\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\acc_sel_sft_reg[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^state_reg[0]_2\,
      I1 => \acc_sel_sft_reg[0]_i_9\,
      I2 => \acc_sel_sft_reg[0]_i_9_0\,
      I3 => \acc_sel_sft_reg[0]_i_9_1\,
      O => \state_reg[0]_1\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__19_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__20_n_0\,
      S(0) => \i__carry_i_3__20_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__20_n_0\,
      DI(2) => \i__carry_i_2__19_n_0\,
      DI(1) => \i__carry_i_3__19_n_0\,
      DI(0) => \i__carry_i_4__9_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__9_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6__9_n_0\,
      S(0) => \i__carry_i_7__9_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__9_n_0\,
      I1 => \state_reg[0]_5\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__9_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__9_n_0\,
      I3 => \state_reg[0]_5\,
      O => \counter[1]_i_2__9_n_0\
    );
\counter[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__9_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__9_n_0\,
      I4 => \state_reg[0]_5\,
      O => \counter[2]_i_2__9_n_0\
    );
\counter[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__9_n_0\,
      I2 => \counter[6]_i_4__9_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_5\,
      O => \counter[3]_i_2__9_n_0\
    );
\counter[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__9_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__9_n_0\,
      I1 => \state_reg[0]_5\,
      I2 => \counter[4]_i_3__9_n_0\,
      O => \counter[4]_i_2__9_n_0\
    );
\counter[4]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__9_n_0\
    );
\counter[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__9_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__9_n_0\,
      I1 => \counter[6]_i_4__9_n_0\,
      I2 => \state_reg[0]_5\,
      O => \counter[5]_i_2__9_n_0\
    );
\counter[5]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__9_n_0\
    );
\counter[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__9_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_5\,
      I3 => \counter[6]_i_3__9_n_0\,
      I4 => \counter[6]_i_4__9_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__9_n_0\
    );
\counter[6]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__9_n_0\
    );
\counter[6]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_4\,
      O => \counter[6]_i_4__9_n_0\
    );
\counter[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4__9_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__9_n_0\
    );
\counter[7]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6__9_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__22_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4__19_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][10]_12\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4__9_n_0\
    );
\counter[7]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6__9_n_0\
    );
\counter[7]_i_7__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__9_n_0\,
      I3 => \counter[6]_i_4__9_n_0\,
      I4 => \state_reg[0]_5\,
      O => \counter[7]_i_7__22_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__9_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_4\
    );
\i___8_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(0),
      I1 => \i___8_i_2\(0),
      I2 => \i___8_i_2\(2),
      I3 => \i___8_i_2\(1),
      O => \state_reg[0]_0\
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2__19_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__9_n_0\
    );
\i__carry_i_6__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6__9_n_0\
    );
\i__carry_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7__9_n_0\
    );
\r_opcode[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_5\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][10]_12\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__19_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_3\
    );
\tail[4]_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4__19_n_0\
    );
\tail[5]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][10]_12\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4__19_n_0\,
      I4 => \tail_reg[4]\,
      O => \^state_reg[0]_2\
    );
\tail[8]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_237 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][0]_2\ : in STD_LOGIC;
    \head_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[7]_1\ : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[0]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \acc_sel_sft_reg[0]_i_9_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_1\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_2\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_3\ : in STD_LOGIC;
    psum_in_valid_ctrl2arr : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_6__0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_6__0_0\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \head_reg[8]\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_237 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_237;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_237 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_7__12_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_1\ : STD_LOGIC;
  signal \^state_reg[0]_3\ : STD_LOGIC;
  signal \^state_reg[3]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail[4]_i_4_n_0\ : STD_LOGIC;
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \counter[2]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \counter[4]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \counter[5]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \counter[6]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \head[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___11_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i___18_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i___19_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i___20_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[3]_i_31\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tail[4]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tail[4]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tail[8]_i_8\ : label is "soft_lutpair85";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[5]_0\(5 downto 0) <= \^counter_reg[5]_0\(5 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_1\ <= \^state_reg[0]_1\;
  \state_reg[0]_3\ <= \^state_reg[0]_3\;
  \state_reg[3]_2\(0) <= \^state_reg[3]_2\(0);
\acc_sel_sft_reg[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^state_reg[0]_1\,
      I1 => \acc_sel_sft_reg[0]_i_9_0\,
      I2 => \acc_sel_sft_reg[0]_i_9_1\,
      I3 => \acc_sel_sft_reg[0]_i_9_2\,
      I4 => \acc_sel_sft_reg[0]_i_9_3\,
      O => \acc_sel_sft_reg[0]_i_10_n_0\
    );
\acc_sel_sft_reg[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => psum_in_valid_ctrl2arr,
      I1 => \acc_sel_sft_reg[0]_i_10_n_0\,
      I2 => \acc_sel_sft_reg[0]_i_6__0\,
      I3 => \acc_sel_sft_reg[0]_i_6__0_0\,
      O => psum_in_valid_ybus2xbus_flatten(0)
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__0_n_0\,
      S(0) => \i__carry_i_3__0_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5_n_0\,
      S(2) => S(0),
      S(1) => \i__carry_i_6_n_0\,
      S(0) => \i__carry_i_7_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\counter[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^counter_reg[5]_0\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(1),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(0),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2_n_0\,
      I2 => \counter[6]_i_4_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^counter_reg[5]_0\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3_n_0\,
      O => \counter[4]_i_2_n_0\
    );
\counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[5]_0\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3_n_0\,
      I1 => \counter[6]_i_4_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2_n_0\
    );
\counter[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3_n_0\,
      I4 => \counter[6]_i_4_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2_n_0\
    );
\counter[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3_n_0\
    );
\counter[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBFBBBFAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^counter_reg[7]_0\,
      I3 => \^counter_reg[0]_0\,
      I4 => \^r_opcode_reg[2]_0\(1),
      I5 => \^state_reg[0]_3\,
      O => \counter[6]_i_4_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF200"
    )
        port map (
      I0 => \counter0_inferred__0/i__carry_n_4\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => acc_sel_ctrl2datapath,
      I3 => \^q\(1),
      I4 => \counter[7]_i_4_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1_n_0\
    );
\counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_6_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_7__12_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \tail[4]_i_4_n_0\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^q\(0),
      I3 => \head_reg[4]\,
      I4 => \psum_in_valid_mux_select[0][0]_2\,
      O => acc_sel_ctrl2datapath
    );
\counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_4_n_0\
    );
\counter[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      I2 => \^counter_reg[5]_0\(1),
      I3 => \^counter_reg[5]_0\(0),
      I4 => \^counter_reg[5]_0\(5),
      I5 => \^counter_reg[5]_0\(4),
      O => \counter[7]_i_6_n_0\
    );
\counter[7]_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2_n_0\,
      I3 => \counter[6]_i_4_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_7__12_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(0),
      Q => \^counter_reg[5]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(1),
      Q => \^counter_reg[5]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(2),
      Q => \^counter_reg[5]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(3),
      Q => \^counter_reg[5]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(4),
      Q => \^counter_reg[5]_0\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(5),
      Q => \^counter_reg[5]_0\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \counter1_inferred__2/i__carry_n_4\,
      I4 => \^q\(0),
      I5 => \head_reg[4]\,
      O => \state_reg[1]_0\(0)
    );
\head[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_1\(0)
    );
\i___11_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^counter_reg[5]_0\(4),
      I2 => \^counter_reg[5]_0\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___18_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___18_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \state_reg[2]_0\
    );
\i___18_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^counter_reg[5]_0\(5),
      I3 => \^counter_reg[5]_0\(4),
      O => \^counter_reg[7]_0\
    );
\i___18_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      I2 => \^counter_reg[5]_0\(3),
      I3 => \^counter_reg[5]_0\(2),
      O => \^counter_reg[0]_0\
    );
\i___19_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^q\(0),
      O => \state_reg[1]_2\
    );
\i___20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^state_reg[0]_3\
    );
\i___8_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(0),
      I1 => \i___8_i_2\(2),
      I2 => \i___8_i_2\(3),
      I3 => \i___8_i_2\(0),
      I4 => \i___8_i_2\(1),
      O => \state_reg[0]_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(5),
      I1 => \^counter_reg[5]_0\(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(2),
      I1 => \^counter_reg[5]_0\(3),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[5]_0\(0),
      I1 => \^counter_reg[5]_0\(1),
      O => \i__carry_i_7_n_0\
    );
\r_opcode[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \^state_reg[3]_2\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_2\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(3),
      R => SR(0)
    );
\tail[4]_i_1__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAA2A"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][0]_2\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4_n_0\,
      I4 => \head_reg[4]\,
      I5 => \tail_reg[4]\,
      O => E(0)
    );
\tail[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \tail[4]_i_4_n_0\
    );
\tail[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \psum_in_valid_mux_select[0][0]_2\,
      I1 => \^q\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \tail[4]_i_4_n_0\,
      I4 => \tail_reg[4]\,
      O => \^state_reg[0]_1\
    );
\tail[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_0\
    );
\tail[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \state_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_39 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_39;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__19_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__33_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__33_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__33_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__20_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__33_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__33_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__33_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__33_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__67_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__68_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__67_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__68_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__67_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__68_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__33_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__33_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__19\ : label is "soft_lutpair1288";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__33\ : label is "soft_lutpair1280";
  attribute SOFT_HLUTNM of \counter[2]_i_2__33\ : label is "soft_lutpair1280";
  attribute SOFT_HLUTNM of \counter[4]_i_2__33\ : label is "soft_lutpair1289";
  attribute SOFT_HLUTNM of \counter[5]_i_2__33\ : label is "soft_lutpair1289";
  attribute SOFT_HLUTNM of \counter[6]_i_3__33\ : label is "soft_lutpair1284";
  attribute SOFT_HLUTNM of \counter[7]_i_2__33\ : label is "soft_lutpair1283";
  attribute SOFT_HLUTNM of \head[8]_i_1__33\ : label is "soft_lutpair1282";
  attribute SOFT_HLUTNM of \i___11_i_1__33\ : label is "soft_lutpair1284";
  attribute SOFT_HLUTNM of \i___15_i_1__7\ : label is "soft_lutpair1286";
  attribute SOFT_HLUTNM of \i___15_i_2__7\ : label is "soft_lutpair1288";
  attribute SOFT_HLUTNM of \i___15_i_3__7\ : label is "soft_lutpair1287";
  attribute SOFT_HLUTNM of \i___17_i_1__7\ : label is "soft_lutpair1283";
  attribute SOFT_HLUTNM of \i___17_i_2__7\ : label is "soft_lutpair1287";
  attribute SOFT_HLUTNM of \i___17_i_3__7\ : label is "soft_lutpair1285";
  attribute SOFT_HLUTNM of \i___19_i_1__20\ : label is "soft_lutpair1286";
  attribute SOFT_HLUTNM of \state[3]_i_11\ : label is "soft_lutpair1285";
  attribute SOFT_HLUTNM of \tail[4]_i_3__54\ : label is "soft_lutpair1282";
  attribute SOFT_HLUTNM of \tail[4]_i_4__67\ : label is "soft_lutpair1281";
  attribute SOFT_HLUTNM of \tail[8]_i_7__19\ : label is "soft_lutpair1281";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__19_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__19_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__67_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__68_n_0\,
      S(0) => \i__carry_i_3__68_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__68_n_0\,
      DI(2) => \i__carry_i_2__67_n_0\,
      DI(1) => \i__carry_i_3__67_n_0\,
      DI(0) => \i__carry_i_4__33_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__33_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__33_n_0\,
      S(0) => \i__carry_i_7__33_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__20_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__33_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__20_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__33_n_0\
    );
\counter[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__33_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__20_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__33_n_0\
    );
\counter[3]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__33_n_0\,
      I2 => \counter[6]_i_4__20_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__33_n_0\
    );
\counter[4]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__33_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__20_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__33_n_0\,
      O => \counter[4]_i_2__33_n_0\
    );
\counter[4]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__33_n_0\
    );
\counter[5]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__33_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__33_n_0\,
      I1 => \counter[6]_i_4__20_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__33_n_0\
    );
\counter[5]_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__33_n_0\
    );
\counter[6]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__33_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__33_n_0\,
      I4 => \counter[6]_i_4__20_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__33_n_0\
    );
\counter[6]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__33_n_0\
    );
\counter[6]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__20_n_0\
    );
\counter[7]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__33_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__33_n_0\
    );
\counter[7]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__33_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__33_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__33_n_0\
    );
\counter[7]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__33_n_0\
    );
\counter[7]_i_6__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__33_n_0\,
      I3 => \counter[6]_i_4__20_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__33_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__33_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__67_n_0\
    );
\i__carry_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__68_n_0\
    );
\i__carry_i_2__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__67_n_0\
    );
\i__carry_i_2__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__68_n_0\
    );
\i__carry_i_3__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__67_n_0\
    );
\i__carry_i_3__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__68_n_0\
    );
\i__carry_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__33_n_0\
    );
\i__carry_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__33_n_0\
    );
\i__carry_i_6__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__33_n_0\
    );
\i__carry_i_7__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__33_n_0\
    );
\r_opcode[2]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_45 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_45 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_45;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_45 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__18_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__32_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__32_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__32_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__19_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__32_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__32_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__32_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__32_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__65_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__66_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__65_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__66_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__65_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__66_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__32_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__32_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__18\ : label is "soft_lutpair1254";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__32\ : label is "soft_lutpair1246";
  attribute SOFT_HLUTNM of \counter[2]_i_2__32\ : label is "soft_lutpair1246";
  attribute SOFT_HLUTNM of \counter[4]_i_2__32\ : label is "soft_lutpair1255";
  attribute SOFT_HLUTNM of \counter[5]_i_2__32\ : label is "soft_lutpair1255";
  attribute SOFT_HLUTNM of \counter[6]_i_3__32\ : label is "soft_lutpair1250";
  attribute SOFT_HLUTNM of \counter[7]_i_2__32\ : label is "soft_lutpair1249";
  attribute SOFT_HLUTNM of \head[8]_i_1__32\ : label is "soft_lutpair1248";
  attribute SOFT_HLUTNM of \i___11_i_1__32\ : label is "soft_lutpair1250";
  attribute SOFT_HLUTNM of \i___15_i_1__6\ : label is "soft_lutpair1252";
  attribute SOFT_HLUTNM of \i___15_i_2__6\ : label is "soft_lutpair1254";
  attribute SOFT_HLUTNM of \i___15_i_3__6\ : label is "soft_lutpair1253";
  attribute SOFT_HLUTNM of \i___17_i_1__6\ : label is "soft_lutpair1249";
  attribute SOFT_HLUTNM of \i___17_i_2__6\ : label is "soft_lutpair1253";
  attribute SOFT_HLUTNM of \i___17_i_3__6\ : label is "soft_lutpair1251";
  attribute SOFT_HLUTNM of \i___19_i_1__19\ : label is "soft_lutpair1252";
  attribute SOFT_HLUTNM of \state[3]_i_10\ : label is "soft_lutpair1251";
  attribute SOFT_HLUTNM of \tail[4]_i_3__52\ : label is "soft_lutpair1248";
  attribute SOFT_HLUTNM of \tail[4]_i_4__65\ : label is "soft_lutpair1247";
  attribute SOFT_HLUTNM of \tail[8]_i_7__18\ : label is "soft_lutpair1247";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__18_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__18_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__65_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__66_n_0\,
      S(0) => \i__carry_i_3__66_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__66_n_0\,
      DI(2) => \i__carry_i_2__65_n_0\,
      DI(1) => \i__carry_i_3__65_n_0\,
      DI(0) => \i__carry_i_4__32_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__32_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__32_n_0\,
      S(0) => \i__carry_i_7__32_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__19_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__32_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__19_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__32_n_0\
    );
\counter[2]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__32_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__19_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__32_n_0\
    );
\counter[3]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__32_n_0\,
      I2 => \counter[6]_i_4__19_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__32_n_0\
    );
\counter[4]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__32_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__19_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__32_n_0\,
      O => \counter[4]_i_2__32_n_0\
    );
\counter[4]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__32_n_0\
    );
\counter[5]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__32_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__32_n_0\,
      I1 => \counter[6]_i_4__19_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__32_n_0\
    );
\counter[5]_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__32_n_0\
    );
\counter[6]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__32_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__32_n_0\,
      I4 => \counter[6]_i_4__19_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__32_n_0\
    );
\counter[6]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__32_n_0\
    );
\counter[6]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__19_n_0\
    );
\counter[7]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__32_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__32_n_0\
    );
\counter[7]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__32_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__32_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__32_n_0\
    );
\counter[7]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__32_n_0\
    );
\counter[7]_i_6__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__32_n_0\,
      I3 => \counter[6]_i_4__19_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__32_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__32_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__65_n_0\
    );
\i__carry_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__66_n_0\
    );
\i__carry_i_2__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__65_n_0\
    );
\i__carry_i_2__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__66_n_0\
    );
\i__carry_i_3__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__65_n_0\
    );
\i__carry_i_3__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__66_n_0\
    );
\i__carry_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__32_n_0\
    );
\i__carry_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__32_n_0\
    );
\i__carry_i_6__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__32_n_0\
    );
\i__carry_i_7__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__32_n_0\
    );
\r_opcode[2]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_51 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[2]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_51 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_51;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_51 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__31_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__31_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__31_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__18_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__31_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__31_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__31_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__31_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__63_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__64_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__63_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__64_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__63_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__64_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__31_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__31_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__17\ : label is "soft_lutpair1221";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__31\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \counter[2]_i_2__31\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \counter[4]_i_2__31\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \counter[5]_i_2__31\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \counter[6]_i_3__31\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \counter[7]_i_2__31\ : label is "soft_lutpair1216";
  attribute SOFT_HLUTNM of \head[8]_i_1__31\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \i___11_i_1__31\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \i___15_i_1__5\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \i___15_i_2__5\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \i___15_i_3__5\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \i___17_i_1__5\ : label is "soft_lutpair1216";
  attribute SOFT_HLUTNM of \i___17_i_2__5\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \i___17_i_3__5\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \i___19_i_1__18\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \state[3]_i_18\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \tail[4]_i_3__50\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \tail[4]_i_4__63\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \tail[8]_i_7__17\ : label is "soft_lutpair1214";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__17_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__17_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__63_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__64_n_0\,
      S(0) => \i__carry_i_3__64_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__64_n_0\,
      DI(2) => \i__carry_i_2__63_n_0\,
      DI(1) => \i__carry_i_3__63_n_0\,
      DI(0) => \i__carry_i_4__31_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__31_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__31_n_0\,
      S(0) => \i__carry_i_7__31_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__18_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__31_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__18_n_0\,
      I3 => \state_reg[0]_4\,
      O => \counter[1]_i_2__31_n_0\
    );
\counter[2]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__31_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__18_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[2]_i_2__31_n_0\
    );
\counter[3]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__31_n_0\,
      I2 => \counter[6]_i_4__18_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_4\,
      O => \counter[3]_i_2__31_n_0\
    );
\counter[4]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__31_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__18_n_0\,
      I1 => \state_reg[0]_4\,
      I2 => \counter[4]_i_3__31_n_0\,
      O => \counter[4]_i_2__31_n_0\
    );
\counter[4]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__31_n_0\
    );
\counter[5]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__31_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__31_n_0\,
      I1 => \counter[6]_i_4__18_n_0\,
      I2 => \state_reg[0]_4\,
      O => \counter[5]_i_2__31_n_0\
    );
\counter[5]_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__31_n_0\
    );
\counter[6]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__31_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_4\,
      I3 => \counter[6]_i_3__31_n_0\,
      I4 => \counter[6]_i_4__18_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__31_n_0\
    );
\counter[6]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__31_n_0\
    );
\counter[6]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__18_n_0\
    );
\counter[7]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__31_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__31_n_0\
    );
\counter[7]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__31_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__31_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__31_n_0\
    );
\counter[7]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__31_n_0\
    );
\counter[7]_i_6__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__31_n_0\,
      I3 => \counter[6]_i_4__18_n_0\,
      I4 => \state_reg[0]_4\,
      O => \counter[7]_i_6__31_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__31_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i___8_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(0),
      I1 => \i___8_i_2__0\(0),
      I2 => \i___8_i_2__0\(2),
      I3 => \i___8_i_2__0\(1),
      O => \state_reg[0]_1\
    );
\i__carry_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__63_n_0\
    );
\i__carry_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__64_n_0\
    );
\i__carry_i_2__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__63_n_0\
    );
\i__carry_i_2__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__64_n_0\
    );
\i__carry_i_3__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__63_n_0\
    );
\i__carry_i_3__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__64_n_0\
    );
\i__carry_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__31_n_0\
    );
\i__carry_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__31_n_0\
    );
\i__carry_i_6__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__31_n_0\
    );
\i__carry_i_7__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__31_n_0\
    );
\r_opcode[2]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => \state_reg[0]_3\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_4\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_57 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_57 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_57;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_57 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__30_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__30_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__30_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__17_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__30_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__30_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__30_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__30_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__61_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__62_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__61_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__62_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__61_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__62_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__30_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__30_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__16\ : label is "soft_lutpair1188";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__30\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \counter[2]_i_2__30\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \counter[4]_i_2__30\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \counter[5]_i_2__30\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \counter[6]_i_3__30\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \counter[7]_i_2__30\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \head[8]_i_1__30\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \i___11_i_1__30\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \i___15_i_1__4\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \i___15_i_2__4\ : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of \i___15_i_3__4\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of \i___17_i_1__4\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \i___17_i_2__4\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of \i___17_i_3__4\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \i___19_i_1__17\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \state[3]_i_19\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \tail[4]_i_3__48\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \tail[4]_i_4__61\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \tail[8]_i_7__16\ : label is "soft_lutpair1181";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__16_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__16_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__61_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__62_n_0\,
      S(0) => \i__carry_i_3__62_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__62_n_0\,
      DI(2) => \i__carry_i_2__61_n_0\,
      DI(1) => \i__carry_i_3__61_n_0\,
      DI(0) => \i__carry_i_4__30_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__30_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__30_n_0\,
      S(0) => \i__carry_i_7__30_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__17_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__30_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__17_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__30_n_0\
    );
\counter[2]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__30_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__17_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__30_n_0\
    );
\counter[3]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__30_n_0\,
      I2 => \counter[6]_i_4__17_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__30_n_0\
    );
\counter[4]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__30_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__17_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__30_n_0\,
      O => \counter[4]_i_2__30_n_0\
    );
\counter[4]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__30_n_0\
    );
\counter[5]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__30_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__30_n_0\,
      I1 => \counter[6]_i_4__17_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__30_n_0\
    );
\counter[5]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__30_n_0\
    );
\counter[6]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__30_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter[6]_i_3__30_n_0\,
      I4 => \counter[6]_i_4__17_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__30_n_0\
    );
\counter[6]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__30_n_0\
    );
\counter[6]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__17_n_0\
    );
\counter[7]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__30_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__30_n_0\
    );
\counter[7]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__30_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__30_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__30_n_0\
    );
\counter[7]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__30_n_0\
    );
\counter[7]_i_6__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__30_n_0\,
      I3 => \counter[6]_i_4__17_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__30_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__30_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__61_n_0\
    );
\i__carry_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__62_n_0\
    );
\i__carry_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__61_n_0\
    );
\i__carry_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__62_n_0\
    );
\i__carry_i_3__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__61_n_0\
    );
\i__carry_i_3__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__62_n_0\
    );
\i__carry_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__30_n_0\
    );
\i__carry_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__30_n_0\
    );
\i__carry_i_6__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__30_n_0\
    );
\i__carry_i_7__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__30_n_0\
    );
\r_opcode[2]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_63 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_63 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_63;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_63 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__29_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__29_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__29_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__29_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__29_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__29_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__29_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__59_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__60_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__59_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__60_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__59_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__60_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__29_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__15\ : label is "soft_lutpair1155";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__29\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \counter[2]_i_2__29\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \counter[4]_i_2__29\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \counter[5]_i_2__29\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \counter[6]_i_3__29\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \counter[7]_i_2__29\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \head[8]_i_1__29\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \i___11_i_1__29\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \i___15_i_1__3\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \i___15_i_2__3\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \i___15_i_3__3\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \i___17_i_1__3\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \i___17_i_2__3\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \i___17_i_3__3\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \i___19_i_1__16\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \state[3]_i_15\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \tail[4]_i_3__46\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \tail[4]_i_4__59\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \tail[8]_i_7__15\ : label is "soft_lutpair1148";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__15_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__15_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__59_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__60_n_0\,
      S(0) => \i__carry_i_3__60_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__60_n_0\,
      DI(2) => \i__carry_i_2__59_n_0\,
      DI(1) => \i__carry_i_3__59_n_0\,
      DI(0) => \i__carry_i_4__29_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__29_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__29_n_0\,
      S(0) => \i__carry_i_7__29_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__16_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__29_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__16_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__29_n_0\
    );
\counter[2]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__29_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__16_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__29_n_0\
    );
\counter[3]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__29_n_0\,
      I2 => \counter[6]_i_4__16_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__29_n_0\
    );
\counter[4]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__29_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__16_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__29_n_0\,
      O => \counter[4]_i_2__29_n_0\
    );
\counter[4]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__29_n_0\
    );
\counter[5]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__29_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__29_n_0\,
      I1 => \counter[6]_i_4__16_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__29_n_0\
    );
\counter[5]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__29_n_0\
    );
\counter[6]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__29_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter[6]_i_3__29_n_0\,
      I4 => \counter[6]_i_4__16_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__29_n_0\
    );
\counter[6]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__29_n_0\
    );
\counter[6]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__16_n_0\
    );
\counter[7]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__29_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__29_n_0\
    );
\counter[7]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__29_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__29_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__29_n_0\
    );
\counter[7]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__29_n_0\
    );
\counter[7]_i_6__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__29_n_0\,
      I3 => \counter[6]_i_4__16_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__29_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__29_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__59_n_0\
    );
\i__carry_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__60_n_0\
    );
\i__carry_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__59_n_0\
    );
\i__carry_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__60_n_0\
    );
\i__carry_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__59_n_0\
    );
\i__carry_i_3__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__60_n_0\
    );
\i__carry_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__29_n_0\
    );
\i__carry_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__29_n_0\
    );
\i__carry_i_6__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__29_n_0\
    );
\i__carry_i_7__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__29_n_0\
    );
\r_opcode[2]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => \state_reg[0]_2\(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_69 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \state[3]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_69 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_69;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_69 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__28_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__28_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__28_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__28_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__28_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__28_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__28_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__28_n_0\ : STD_LOGIC;
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__14\ : label is "soft_lutpair1122";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__28\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \counter[2]_i_2__28\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \counter[4]_i_2__28\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \counter[5]_i_2__28\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \counter[6]_i_3__28\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \counter[7]_i_2__28\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \head[8]_i_1__28\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \i___11_i_1__28\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \i___15_i_1__2\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \i___15_i_2__2\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \i___15_i_3__2\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \i___17_i_1__2\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \i___17_i_2__2\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \i___17_i_3__2\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \i___19_i_1__15\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \state[3]_i_14\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \tail[4]_i_3__44\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \tail[4]_i_4__57\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \tail[8]_i_7__14\ : label is "soft_lutpair1115";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__14_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__14_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__57_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__58_n_0\,
      S(0) => \i__carry_i_3__58_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__58_n_0\,
      DI(2) => \i__carry_i_2__57_n_0\,
      DI(1) => \i__carry_i_3__57_n_0\,
      DI(0) => \i__carry_i_4__28_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__28_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__28_n_0\,
      S(0) => \i__carry_i_7__28_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__15_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__28_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__15_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__28_n_0\
    );
\counter[2]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__28_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__15_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__28_n_0\
    );
\counter[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__28_n_0\,
      I2 => \counter[6]_i_4__15_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__28_n_0\
    );
\counter[4]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__28_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__15_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__28_n_0\,
      O => \counter[4]_i_2__28_n_0\
    );
\counter[4]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__28_n_0\
    );
\counter[5]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__28_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__28_n_0\,
      I1 => \counter[6]_i_4__15_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__28_n_0\
    );
\counter[5]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__28_n_0\
    );
\counter[6]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__28_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter[6]_i_3__28_n_0\,
      I4 => \counter[6]_i_4__15_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__28_n_0\
    );
\counter[6]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__28_n_0\
    );
\counter[6]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__15_n_0\
    );
\counter[7]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__28_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__28_n_0\
    );
\counter[7]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__28_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__28_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__28_n_0\
    );
\counter[7]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__28_n_0\
    );
\counter[7]_i_6__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__28_n_0\,
      I3 => \counter[6]_i_4__15_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__28_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__28_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__57_n_0\
    );
\i__carry_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__58_n_0\
    );
\i__carry_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__57_n_0\
    );
\i__carry_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__58_n_0\
    );
\i__carry_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__57_n_0\
    );
\i__carry_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__58_n_0\
    );
\i__carry_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__28_n_0\
    );
\i__carry_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__28_n_0\
    );
\i__carry_i_6__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__28_n_0\
    );
\i__carry_i_7__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__28_n_0\
    );
\r_opcode[2]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(29)
    );
\state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => inst_ready_flatten(29),
      I1 => \state[3]_i_3\(2),
      I2 => \state[3]_i_3\(0),
      I3 => \state[3]_i_3\(1),
      I4 => \state[3]_i_3\(4),
      I5 => \state[3]_i_3\(3),
      O => \state_reg[0]_1\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_75 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_75 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_75;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_75 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__27_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__27_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__27_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__27_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__27_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__27_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__27_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__56_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__56_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__56_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__27_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__13\ : label is "soft_lutpair1089";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__27\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \counter[2]_i_2__27\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \counter[4]_i_2__27\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \counter[5]_i_2__27\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \counter[6]_i_3__27\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \counter[7]_i_2__27\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \head[8]_i_1__27\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \i___11_i_1__27\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \i___15_i_1__1\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \i___15_i_2__1\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \i___15_i_3__1\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \i___17_i_1__1\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \i___17_i_2__1\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \i___17_i_3__1\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \i___19_i_1__14\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \state[3]_i_17\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \tail[4]_i_3__42\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \tail[4]_i_4__55\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \tail[8]_i_7__13\ : label is "soft_lutpair1082";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__13_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__13_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__55_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__56_n_0\,
      S(0) => \i__carry_i_3__56_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__56_n_0\,
      DI(2) => \i__carry_i_2__55_n_0\,
      DI(1) => \i__carry_i_3__55_n_0\,
      DI(0) => \i__carry_i_4__27_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__27_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__27_n_0\,
      S(0) => \i__carry_i_7__27_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__14_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__27_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__14_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__27_n_0\
    );
\counter[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__27_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__14_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__27_n_0\
    );
\counter[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__27_n_0\,
      I2 => \counter[6]_i_4__14_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__27_n_0\
    );
\counter[4]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__27_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__14_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__27_n_0\,
      O => \counter[4]_i_2__27_n_0\
    );
\counter[4]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__27_n_0\
    );
\counter[5]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__27_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__27_n_0\,
      I1 => \counter[6]_i_4__14_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__27_n_0\
    );
\counter[5]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__27_n_0\
    );
\counter[6]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__27_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__27_n_0\,
      I4 => \counter[6]_i_4__14_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__27_n_0\
    );
\counter[6]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__27_n_0\
    );
\counter[6]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__14_n_0\
    );
\counter[7]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__27_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__27_n_0\
    );
\counter[7]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__27_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__27_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__27_n_0\
    );
\counter[7]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__27_n_0\
    );
\counter[7]_i_6__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__27_n_0\,
      I3 => \counter[6]_i_4__14_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__27_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__27_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__55_n_0\
    );
\i__carry_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__56_n_0\
    );
\i__carry_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__55_n_0\
    );
\i__carry_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__56_n_0\
    );
\i__carry_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__55_n_0\
    );
\i__carry_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__56_n_0\
    );
\i__carry_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__27_n_0\
    );
\i__carry_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__27_n_0\
    );
\i__carry_i_6__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__27_n_0\
    );
\i__carry_i_7__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__27_n_0\
    );
\r_opcode[2]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_81 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_81 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_81;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_81 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__26_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__26_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__26_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__26_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__26_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__26_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__26_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__26_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__12\ : label is "soft_lutpair1056";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__26\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \counter[2]_i_2__26\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \counter[4]_i_2__26\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \counter[5]_i_2__26\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \counter[6]_i_3__26\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \counter[7]_i_2__26\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \head[8]_i_1__26\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \i___11_i_1__26\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \i___15_i_1__0\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \i___15_i_2__0\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \i___15_i_3__0\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \i___17_i_1__0\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \i___17_i_2__0\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \i___17_i_3__0\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \i___19_i_1__13\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \state[3]_i_16\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \tail[4]_i_3__40\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \tail[4]_i_4__53\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \tail[8]_i_7__12\ : label is "soft_lutpair1049";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__12_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__12_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__53_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__54_n_0\,
      S(0) => \i__carry_i_3__54_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__54_n_0\,
      DI(2) => \i__carry_i_2__53_n_0\,
      DI(1) => \i__carry_i_3__53_n_0\,
      DI(0) => \i__carry_i_4__26_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__26_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__26_n_0\,
      S(0) => \i__carry_i_7__26_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__13_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__26_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__13_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__26_n_0\
    );
\counter[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__26_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__13_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__26_n_0\
    );
\counter[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__26_n_0\,
      I2 => \counter[6]_i_4__13_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__26_n_0\
    );
\counter[4]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__26_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__13_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__26_n_0\,
      O => \counter[4]_i_2__26_n_0\
    );
\counter[4]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__26_n_0\
    );
\counter[5]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__26_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__26_n_0\,
      I1 => \counter[6]_i_4__13_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__26_n_0\
    );
\counter[5]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__26_n_0\
    );
\counter[6]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__26_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__26_n_0\,
      I4 => \counter[6]_i_4__13_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__26_n_0\
    );
\counter[6]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__26_n_0\
    );
\counter[6]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__13_n_0\
    );
\counter[7]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__26_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__26_n_0\
    );
\counter[7]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__26_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__26_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__26_n_0\
    );
\counter[7]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__26_n_0\
    );
\counter[7]_i_6__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__26_n_0\,
      I3 => \counter[6]_i_4__13_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__26_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__26_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__53_n_0\
    );
\i__carry_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__54_n_0\
    );
\i__carry_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__53_n_0\
    );
\i__carry_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__54_n_0\
    );
\i__carry_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__53_n_0\
    );
\i__carry_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__54_n_0\
    );
\i__carry_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__26_n_0\
    );
\i__carry_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__26_n_0\
    );
\i__carry_i_6__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__26_n_0\
    );
\i__carry_i_7__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__26_n_0\
    );
\r_opcode[2]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_87 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_87 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_87;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_87 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__23_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__37_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__37_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__37_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__24_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__37_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__37_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__37_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__37_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__75_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__76_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__75_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__76_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__75_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__76_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__37_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__23\ : label is "soft_lutpair1023";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__37\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \counter[2]_i_2__37\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \counter[4]_i_2__37\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \counter[5]_i_2__37\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \counter[6]_i_3__37\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \counter[7]_i_2__37\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \head[8]_i_1__37\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \i___11_i_1__37\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \i___15_i_1__11\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \i___15_i_2__11\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \i___15_i_3__11\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \i___17_i_1__11\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \i___17_i_2__11\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \i___17_i_3__11\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \i___19_i_1__24\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \state[3]_i_12\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \tail[4]_i_3__62\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \tail[4]_i_4__75\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \tail[8]_i_7__23\ : label is "soft_lutpair1016";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__23_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__23_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__75_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__76_n_0\,
      S(0) => \i__carry_i_3__76_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__76_n_0\,
      DI(2) => \i__carry_i_2__75_n_0\,
      DI(1) => \i__carry_i_3__75_n_0\,
      DI(0) => \i__carry_i_4__37_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__37_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__37_n_0\,
      S(0) => \i__carry_i_7__37_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__24_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__37_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__24_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__37_n_0\
    );
\counter[2]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__37_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__24_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__37_n_0\
    );
\counter[3]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__37_n_0\,
      I2 => \counter[6]_i_4__24_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__37_n_0\
    );
\counter[4]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__37_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__24_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__37_n_0\,
      O => \counter[4]_i_2__37_n_0\
    );
\counter[4]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__37_n_0\
    );
\counter[5]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__37_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__37_n_0\,
      I1 => \counter[6]_i_4__24_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__37_n_0\
    );
\counter[5]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__37_n_0\
    );
\counter[6]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__37_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__37_n_0\,
      I4 => \counter[6]_i_4__24_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__37_n_0\
    );
\counter[6]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__37_n_0\
    );
\counter[6]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__24_n_0\
    );
\counter[7]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__37_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__37_n_0\
    );
\counter[7]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__37_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__37_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__37_n_0\
    );
\counter[7]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__37_n_0\
    );
\counter[7]_i_6__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__37_n_0\,
      I3 => \counter[6]_i_4__24_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__37_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__37_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__75_n_0\
    );
\i__carry_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__76_n_0\
    );
\i__carry_i_2__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__75_n_0\
    );
\i__carry_i_2__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__76_n_0\
    );
\i__carry_i_3__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__75_n_0\
    );
\i__carry_i_3__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__76_n_0\
    );
\i__carry_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__37_n_0\
    );
\i__carry_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__37_n_0\
    );
\i__carry_i_6__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__37_n_0\
    );
\i__carry_i_7__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__37_n_0\
    );
\r_opcode[2]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_93 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_93 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_93;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_93 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__22_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__36_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__36_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__36_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__23_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__36_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__36_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__36_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__36_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__73_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__74_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__73_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__74_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__73_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__74_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__36_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__22\ : label is "soft_lutpair990";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__36\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \counter[2]_i_2__36\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \counter[4]_i_2__36\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \counter[5]_i_2__36\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \counter[6]_i_3__36\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \counter[7]_i_2__36\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \head[8]_i_1__36\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \i___11_i_1__36\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \i___15_i_1__10\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \i___15_i_2__10\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \i___15_i_3__10\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \i___17_i_1__10\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \i___17_i_2__10\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \i___17_i_3__10\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \i___19_i_1__23\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \state[3]_i_13\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \tail[4]_i_3__60\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \tail[4]_i_4__73\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \tail[8]_i_7__22\ : label is "soft_lutpair983";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__22_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__22_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__73_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__74_n_0\,
      S(0) => \i__carry_i_3__74_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__74_n_0\,
      DI(2) => \i__carry_i_2__73_n_0\,
      DI(1) => \i__carry_i_3__73_n_0\,
      DI(0) => \i__carry_i_4__36_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__36_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__36_n_0\,
      S(0) => \i__carry_i_7__36_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__23_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__36_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__23_n_0\,
      I3 => \state_reg[0]_2\,
      O => \counter[1]_i_2__36_n_0\
    );
\counter[2]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__36_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__23_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[2]_i_2__36_n_0\
    );
\counter[3]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__36_n_0\,
      I2 => \counter[6]_i_4__23_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_2\,
      O => \counter[3]_i_2__36_n_0\
    );
\counter[4]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__36_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__23_n_0\,
      I1 => \state_reg[0]_2\,
      I2 => \counter[4]_i_3__36_n_0\,
      O => \counter[4]_i_2__36_n_0\
    );
\counter[4]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__36_n_0\
    );
\counter[5]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__36_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__36_n_0\,
      I1 => \counter[6]_i_4__23_n_0\,
      I2 => \state_reg[0]_2\,
      O => \counter[5]_i_2__36_n_0\
    );
\counter[5]_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__36_n_0\
    );
\counter[6]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__36_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_2\,
      I3 => \counter[6]_i_3__36_n_0\,
      I4 => \counter[6]_i_4__23_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__36_n_0\
    );
\counter[6]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__36_n_0\
    );
\counter[6]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__23_n_0\
    );
\counter[7]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__36_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__36_n_0\
    );
\counter[7]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__36_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__36_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__36_n_0\
    );
\counter[7]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__36_n_0\
    );
\counter[7]_i_6__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__36_n_0\,
      I3 => \counter[6]_i_4__23_n_0\,
      I4 => \state_reg[0]_2\,
      O => \counter[7]_i_6__36_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__36_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i__carry_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__73_n_0\
    );
\i__carry_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__74_n_0\
    );
\i__carry_i_2__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__73_n_0\
    );
\i__carry_i_2__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__74_n_0\
    );
\i__carry_i_3__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__73_n_0\
    );
\i__carry_i_3__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__74_n_0\
    );
\i__carry_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__36_n_0\
    );
\i__carry_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__36_n_0\
    );
\i__carry_i_6__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__36_n_0\
    );
\i__carry_i_7__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__36_n_0\
    );
\r_opcode[2]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_2\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_1\
    );
\tail[4]_i_4__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_control_99 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \counter_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_2\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[6]_0\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \r_opcode_reg[1]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \r_opcode_reg[2]_1\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]\ : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[2]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[0]_2\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC;
    \counter_reg[3]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_opcode_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_control_99 : entity is "PE_control";
end design_1_eyeriss_top_0_0_PE_control_99;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_control_99 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \acc_sel_sft_reg[0]_i_3__21_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \counter1_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2__0_carry_n_1\ : STD_LOGIC;
  signal \counter2__0_carry_n_2\ : STD_LOGIC;
  signal \counter2__0_carry_n_3\ : STD_LOGIC;
  signal \counter2__0_carry_n_4\ : STD_LOGIC;
  signal \counter2__0_carry_n_5\ : STD_LOGIC;
  signal \counter2__0_carry_n_6\ : STD_LOGIC;
  signal \counter2__0_carry_n_7\ : STD_LOGIC;
  signal \counter[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter[4]_i_3__35_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter[5]_i_3__35_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3__35_n_0\ : STD_LOGIC;
  signal \counter[6]_i_4__22_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__35_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__35_n_0\ : STD_LOGIC;
  signal \counter[7]_i_5__35_n_0\ : STD_LOGIC;
  signal \counter[7]_i_6__35_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \^counter_reg[6]_0\ : STD_LOGIC;
  signal \i__carry_i_1__71_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__72_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__71_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__72_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__71_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__72_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__35_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__35_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_opcode_reg[1]_0\ : STD_LOGIC;
  signal \^r_opcode_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^state_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^state_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wght_we_ctrl2datapath : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_counter2__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__21\ : label is "soft_lutpair957";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter1_inferred__2/i__carry\ : label is 11;
  attribute SOFT_HLUTNM of \counter[1]_i_2__35\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \counter[2]_i_2__35\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \counter[4]_i_2__35\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \counter[5]_i_2__35\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \counter[6]_i_3__35\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \counter[7]_i_2__35\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \head[8]_i_1__35\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \i___11_i_1__35\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \i___15_i_1__9\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \i___15_i_2__9\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \i___15_i_3__9\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \i___17_i_1__9\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \i___17_i_2__9\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \i___17_i_3__9\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \i___19_i_1__22\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \state[3]_i_9\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \tail[4]_i_3__58\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \tail[4]_i_4__71\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \tail[8]_i_7__21\ : label is "soft_lutpair950";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[4]_0\ <= \^counter_reg[4]_0\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \counter_reg[6]_0\ <= \^counter_reg[6]_0\;
  \r_opcode_reg[1]_0\ <= \^r_opcode_reg[1]_0\;
  \r_opcode_reg[2]_0\(2 downto 0) <= \^r_opcode_reg[2]_0\(2 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  \state_reg[3]_0\(3 downto 0) <= \^state_reg[3]_0\(3 downto 0);
  \state_reg[3]_3\(0) <= \^state_reg[3]_3\(0);
\acc_sel_sft_reg[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080000000F000"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => \counter1_inferred__2/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(0),
      I4 => \acc_sel_sft_reg[0]_i_3__21_n_0\,
      I5 => \head_reg[4]\,
      O => \^state_reg[0]_0\(0)
    );
\acc_sel_sft_reg[0]_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      O => \acc_sel_sft_reg[0]_i_3__21_n_0\
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter0_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter0_inferred__0/i__carry_n_4\,
      CO(2) => \counter0_inferred__0/i__carry_n_5\,
      CO(1) => \counter0_inferred__0/i__carry_n_6\,
      CO(0) => \counter0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_counter0_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_1__71_n_0\,
      S(2) => \counter_reg[0]_1\(0),
      S(1) => \i__carry_i_2__72_n_0\,
      S(0) => \i__carry_i_3__72_n_0\
    );
\counter1_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_counter1_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \counter1_inferred__2/i__carry_n_4\,
      CO(2) => \counter1_inferred__2/i__carry_n_5\,
      CO(1) => \counter1_inferred__2/i__carry_n_6\,
      CO(0) => \counter1_inferred__2/i__carry_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \i__carry_i_1__72_n_0\,
      DI(2) => \i__carry_i_2__71_n_0\,
      DI(1) => \i__carry_i_3__71_n_0\,
      DI(0) => \i__carry_i_4__35_n_0\,
      O(7 downto 0) => \NLW_counter1_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \i__carry_i_5__35_n_0\,
      S(2) => \acc_sel_sft_reg_reg[0]\(0),
      S(1) => \i__carry_i_6__35_n_0\,
      S(0) => \i__carry_i_7__35_n_0\
    );
\counter2__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_counter2__0_carry_CO_UNCONNECTED\(7),
      CO(6) => \counter2__0_carry_n_1\,
      CO(5) => \counter2__0_carry_n_2\,
      CO(4) => \counter2__0_carry_n_3\,
      CO(3) => \counter2__0_carry_n_4\,
      CO(2) => \counter2__0_carry_n_5\,
      CO(1) => \counter2__0_carry_n_6\,
      CO(0) => \counter2__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => counter2(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4 downto 0) => B"00000"
    );
\counter[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F000000FF00FF"
    )
        port map (
      I0 => \counter[6]_i_4__22_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => counter2(0),
      I3 => \^q\(0),
      I4 => D(1),
      I5 => \^counter_reg[4]_0\,
      O => \p_0_in__7\(0)
    );
\counter[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[1]_i_2__35_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(1)
    );
\counter[1]_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => \counter[6]_i_4__22_n_0\,
      I3 => \state_reg[0]_3\,
      O => \counter[1]_i_2__35_n_0\
    );
\counter[2]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[2]_i_2__35_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(2)
    );
\counter[2]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E000000"
    )
        port map (
      I0 => counter2(0),
      I1 => counter2(1),
      I2 => counter2(2),
      I3 => \counter[6]_i_4__22_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[2]_i_2__35_n_0\
    );
\counter[3]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \counter_reg[3]_0\,
      I1 => \counter[3]_i_2__35_n_0\,
      I2 => \counter[6]_i_4__22_n_0\,
      I3 => \counter_reg[7]_1\,
      O => \p_0_in__7\(3)
    );
\counter[3]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
        port map (
      I0 => counter2(1),
      I1 => counter2(0),
      I2 => counter2(2),
      I3 => counter2(3),
      I4 => \state_reg[0]_3\,
      O => \counter[3]_i_2__35_n_0\
    );
\counter[4]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FF0909"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^counter_reg[0]_0\,
      I2 => \^counter_reg[4]_0\,
      I3 => \counter[4]_i_2__35_n_0\,
      I4 => \counter_reg[7]_1\,
      O => \p_0_in__7\(4)
    );
\counter[4]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[6]_i_4__22_n_0\,
      I1 => \state_reg[0]_3\,
      I2 => \counter[4]_i_3__35_n_0\,
      O => \counter[4]_i_2__35_n_0\
    );
\counter[4]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(4),
      O => \counter[4]_i_3__35_n_0\
    );
\counter[5]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFFF00A900A9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^counter_reg[0]_0\,
      I2 => \^q\(4),
      I3 => \^counter_reg[4]_0\,
      I4 => \counter[5]_i_2__35_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(5)
    );
\counter[5]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter[5]_i_3__35_n_0\,
      I1 => \counter[6]_i_4__22_n_0\,
      I2 => \state_reg[0]_3\,
      O => \counter[5]_i_2__35_n_0\
    );
\counter[5]_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(1),
      I2 => counter2(0),
      I3 => counter2(2),
      I4 => counter2(4),
      I5 => counter2(5),
      O => \counter[5]_i_3__35_n_0\
    );
\counter[6]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFFFFF00FF00"
    )
        port map (
      I0 => \counter[6]_i_2__35_n_0\,
      I1 => counter2(6),
      I2 => \state_reg[0]_3\,
      I3 => \counter[6]_i_3__35_n_0\,
      I4 => \counter[6]_i_4__22_n_0\,
      I5 => \counter_reg[7]_1\,
      O => \p_0_in__7\(6)
    );
\counter[6]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(3),
      I5 => counter2(5),
      O => \counter[6]_i_2__35_n_0\
    );
\counter[6]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^counter_reg[0]_0\,
      O => \counter[6]_i_3__35_n_0\
    );
\counter[6]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBFAAAAAAAA"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^counter_reg[6]_0\,
      I3 => \^counter_reg[4]_1\,
      I4 => \^counter_reg[0]_0\,
      I5 => \^r_opcode_reg[1]_0\,
      O => \counter[6]_i_4__22_n_0\
    );
\counter[7]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBA00"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      I3 => \^state_reg[3]_0\(1),
      I4 => \counter[7]_i_3__35_n_0\,
      I5 => wght_we_ctrl2datapath,
      O => \counter[7]_i_1__35_n_0\
    );
\counter[7]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => \counter[7]_i_5__35_n_0\,
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => \counter_reg[7]_1\,
      I4 => \counter[7]_i_6__35_n_0\,
      O => \p_0_in__7\(7)
    );
\counter[7]_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \counter_reg[0]_2\,
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(3),
      I4 => \^state_reg[3]_0\(2),
      I5 => \^counter_reg[4]_0\,
      O => \counter[7]_i_3__35_n_0\
    );
\counter[7]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \head_reg[8]\,
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(2),
      I4 => \^state_reg[3]_0\(3),
      I5 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      O => wght_we_ctrl2datapath
    );
\counter[7]_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \counter[7]_i_5__35_n_0\
    );
\counter[7]_i_6__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFFFFFF"
    )
        port map (
      I0 => counter2(7),
      I1 => counter2(6),
      I2 => \counter[6]_i_2__35_n_0\,
      I3 => \counter[6]_i_4__22_n_0\,
      I4 => \state_reg[0]_3\,
      O => \counter[7]_i_6__35_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(6),
      Q => counter_reg(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \counter[7]_i_1__35_n_0\,
      D => \p_0_in__7\(7),
      Q => counter_reg(7),
      R => SR(0)
    );
\head[4]_i_1__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \head_reg[4]\,
      I1 => \counter1_inferred__2/i__carry_n_4\,
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(3),
      I5 => \^state_reg[3]_0\(2),
      O => E(0)
    );
\head[8]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^state_reg[3]_0\(0),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      I4 => \head_reg[8]\,
      O => \state_reg[1]_0\(0)
    );
\i___11_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^counter_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => counter_reg(6),
      I4 => counter_reg(7),
      O => \^counter_reg[4]_0\
    );
\i___15_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(2),
      I1 => \^r_opcode_reg[2]_0\(1),
      O => \r_opcode_reg[2]_1\
    );
\i___15_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(1),
      O => \state_reg[2]_1\
    );
\i___15_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \counter_reg[7]_0\
    );
\i___15_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \^counter_reg[0]_0\
    );
\i___17_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \^counter_reg[6]_0\
    );
\i___17_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \^counter_reg[4]_1\
    );
\i___17_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^r_opcode_reg[2]_0\(1),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \^r_opcode_reg[1]_0\
    );
\i___19_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(1),
      I1 => \^r_opcode_reg[2]_0\(2),
      I2 => \^r_opcode_reg[2]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      O => \state_reg[1]_1\
    );
\i___8_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(0),
      I1 => \i___8_i_2__0\(0),
      I2 => \i___8_i_2__0\(2),
      I3 => \i___8_i_2__0\(1),
      O => \state_reg[0]_1\
    );
\i__carry_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_1__71_n_0\
    );
\i__carry_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_reg(6),
      I1 => counter_reg(7),
      O => \i__carry_i_1__72_n_0\
    );
\i__carry_i_2__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__71_n_0\
    );
\i__carry_i_2__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_2__72_n_0\
    );
\i__carry_i_3__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3__71_n_0\
    );
\i__carry_i_3__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__72_n_0\
    );
\i__carry_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__35_n_0\
    );
\i__carry_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => \i__carry_i_5__35_n_0\
    );
\i__carry_i_6__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_6__35_n_0\
    );
\i__carry_i_7__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_7__35_n_0\
    );
\r_opcode[2]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => inst_valid_ctrl2arr,
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(1),
      I4 => \^state_reg[3]_0\(0),
      O => \^state_reg[3]_3\(0)
    );
\r_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(0),
      Q => \^r_opcode_reg[2]_0\(0),
      R => SR(0)
    );
\r_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(1),
      Q => \^r_opcode_reg[2]_0\(1),
      R => SR(0)
    );
\r_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^state_reg[3]_3\(0),
      D => \r_opcode_reg[2]_2\(2),
      Q => \^r_opcode_reg[2]_0\(2),
      R => SR(0)
    );
\state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(3),
      O => inst_ready_flatten(0)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg[0]_3\,
      Q => \^state_reg[3]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^state_reg[3]_0\(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^state_reg[3]_0\(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^state_reg[3]_0\(3),
      R => SR(0)
    );
\tail[4]_i_3__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^state_reg[3]_0\(0),
      I1 => \^state_reg[3]_0\(1),
      I2 => \^state_reg[3]_0\(3),
      I3 => \^state_reg[3]_0\(2),
      O => \state_reg[0]_2\
    );
\tail[4]_i_4__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^state_reg[3]_0\(2),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(1),
      I3 => \^state_reg[3]_0\(0),
      I4 => \counter1_inferred__2/i__carry_n_4\,
      O => \state_reg[2]_0\
    );
\tail[8]_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^state_reg[3]_0\(3),
      I2 => \^state_reg[3]_0\(2),
      I3 => \^state_reg[3]_0\(0),
      I4 => \^state_reg[3]_0\(1),
      I5 => \head_reg[8]\,
      O => \state_reg[3]_1\
    );
\tail[8]_i_7__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^state_reg[3]_0\(3),
      I1 => \^state_reg[3]_0\(2),
      I2 => \^state_reg[3]_0\(0),
      I3 => \^state_reg[3]_0\(1),
      O => \state_reg[3]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_100 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_100 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_100;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_100 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_106 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_106 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_106;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_106 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_112 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_112 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_112;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_112 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_118 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_118 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_118;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_118 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_124 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_124 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_124;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_124 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_130 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_130 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_130;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_130 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_136 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_136 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_136;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_136 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_142 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_142 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_142;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_142 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_148 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_148 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_148;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_148 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_154 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_154 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_154;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_154 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_160 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_160 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_160;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_160 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_166 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_166 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_166;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_166 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_172 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_172 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_172;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_172 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_178 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_178 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_178;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_178 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_184 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_184 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_184;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_184 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_40 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_40 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_40;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_40 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_46 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_46 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_46;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_46 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_52 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_52 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_52;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_52 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_58 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_58 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_58;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_58 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_64 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_64 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_64;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_64 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_70 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_70;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_70 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_76 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_76 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_76;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_76 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_82 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_82 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_82;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_82 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_88 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_88 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_88;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_88 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_datapath_94 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_datapath_94 : entity is "PE_datapath";
end design_1_eyeriss_top_0_0_PE_datapath_94;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_datapath_94 is
  signal acc_sel_sft_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\acc_sel_sft_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => acc_sel_sft_reg(0),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(0),
      Q => acc_sel_sft_reg(1),
      R => SR(0)
    );
\acc_sel_sft_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => acc_sel_sft_reg(1),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_axi_lite_slave is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    i_core_start : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_core_done : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_axi_lite_slave : entity is "axi_lite_slave";
end design_1_eyeriss_top_0_0_axi_lite_slave;

architecture STRUCTURE of design_1_eyeriss_top_0_0_axi_lite_slave is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal o_core_start0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv0_q : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg1[0]__0_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair0";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => SR(0)
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      R => SR(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      R => SR(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => SR(0)
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => SR(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => SR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s00_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => SR(0)
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s00_axi_wready\,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => SR(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => \slv_reg0_reg_n_0_[0]\,
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => slv_reg3(10),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => slv_reg3(11),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => slv_reg3(12),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[13]\,
      I1 => slv_reg3(13),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[14]\,
      I1 => slv_reg3(14),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[15]\,
      I1 => slv_reg3(15),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[16]\,
      I1 => slv_reg3(16),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[17]\,
      I1 => slv_reg3(17),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[18]\,
      I1 => slv_reg3(18),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[19]\,
      I1 => slv_reg3(19),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[1]\,
      I1 => slv_reg3(1),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[20]\,
      I1 => slv_reg3(20),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[21]\,
      I1 => slv_reg3(21),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[22]\,
      I1 => slv_reg3(22),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[23]\,
      I1 => slv_reg3(23),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[24]\,
      I1 => slv_reg3(24),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[25]\,
      I1 => slv_reg3(25),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[26]\,
      I1 => slv_reg3(26),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[27]\,
      I1 => slv_reg3(27),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[28]\,
      I1 => slv_reg3(28),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[29]\,
      I1 => slv_reg3(29),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[2]\,
      I1 => slv_reg3(2),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[30]\,
      I1 => slv_reg3(30),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[31]\,
      I1 => slv_reg3(31),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[3]\,
      I1 => slv_reg3(3),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[4]\,
      I1 => slv_reg3(4),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[5]\,
      I1 => slv_reg3(5),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => slv_reg3(6),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => slv_reg3(7),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => slv_reg3(8),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => slv_reg3(9),
      I2 => axi_araddr(3),
      I3 => axi_araddr(2),
      I4 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => SR(0)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s00_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => SR(0)
    );
o_core_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[0]\,
      I1 => slv0_q,
      O => o_core_start0
    );
o_core_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => o_core_start0,
      Q => i_core_start,
      R => SR(0)
    );
slv0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg0_reg_n_0_[0]\,
      Q => slv0_q,
      R => SR(0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s00_axi_wready\,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => p_1_in(0)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg_n_0_[0]\,
      R => SR(0)
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => SR(0)
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => SR(0)
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => SR(0)
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => SR(0)
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => SR(0)
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => SR(0)
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => SR(0)
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => SR(0)
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => SR(0)
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => SR(0)
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => SR(0)
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => SR(0)
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => SR(0)
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => SR(0)
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => SR(0)
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => SR(0)
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => SR(0)
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => SR(0)
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => SR(0)
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => SR(0)
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => SR(0)
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => SR(0)
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => SR(0)
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => SR(0)
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => SR(0)
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => SR(0)
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => SR(0)
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => SR(0)
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(0),
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => SR(0)
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => SR(0)
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => SR(0)
    );
\slv_reg1[0]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \slv_reg_wren__2\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(0),
      I5 => slv_reg1(0),
      O => \slv_reg1[0]__0_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => o_core_done,
      Q => slv_reg1(0),
      R => SR(0)
    );
\slv_reg1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg1[0]__0_i_1_n_0\,
      Q => slv_reg1(0),
      R => SR(0)
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => SR(0)
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => SR(0)
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => SR(0)
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => SR(0)
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => SR(0)
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => SR(0)
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => SR(0)
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => SR(0)
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => SR(0)
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => SR(0)
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => SR(0)
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => SR(0)
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => SR(0)
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => SR(0)
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => SR(0)
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => SR(0)
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => SR(0)
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => SR(0)
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => SR(0)
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => SR(0)
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => SR(0)
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => SR(0)
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => SR(0)
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => SR(0)
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => SR(0)
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => SR(0)
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => SR(0)
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => SR(0)
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => SR(0)
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => SR(0)
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => SR(0)
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => SR(0)
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => SR(0)
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => SR(0)
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => SR(0)
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => SR(0)
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => SR(0)
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => SR(0)
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => SR(0)
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => SR(0)
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => SR(0)
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => SR(0)
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => SR(0)
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => SR(0)
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => SR(0)
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => SR(0)
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => SR(0)
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => SR(0)
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => SR(0)
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => SR(0)
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => SR(0)
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => SR(0)
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => SR(0)
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => SR(0)
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => SR(0)
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => SR(0)
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => SR(0)
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => SR(0)
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => SR(0)
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => SR(0)
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => SR(0)
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => SR(0)
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => SR(0)
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => SR(0)
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo is
  signal \head[0]_i_1__126_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__126_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__126_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__126_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__104_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__70_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__69_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__126\ : label is "soft_lutpair1329";
  attribute SOFT_HLUTNM of \head[1]_i_1__126\ : label is "soft_lutpair1329";
  attribute SOFT_HLUTNM of \head[2]_i_1__126\ : label is "soft_lutpair1326";
  attribute SOFT_HLUTNM of \head[3]_i_1__126\ : label is "soft_lutpair1325";
  attribute SOFT_HLUTNM of \head[4]_i_1__127\ : label is "soft_lutpair1325";
  attribute SOFT_HLUTNM of \i___7_i_1__21\ : label is "soft_lutpair1327";
  attribute SOFT_HLUTNM of \i___9_i_1__21\ : label is "soft_lutpair1327";
  attribute SOFT_HLUTNM of \tail[1]_i_1__126\ : label is "soft_lutpair1328";
  attribute SOFT_HLUTNM of \tail[2]_i_1__126\ : label is "soft_lutpair1328";
  attribute SOFT_HLUTNM of \tail[3]_i_1__126\ : label is "soft_lutpair1324";
  attribute SOFT_HLUTNM of \tail[4]_i_2__69\ : label is "soft_lutpair1324";
  attribute SOFT_HLUTNM of \tail[4]_i_5__69\ : label is "soft_lutpair1326";
begin
\head[0]_i_1__126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__126_n_0\
    );
\head[1]_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__126_n_0\
    );
\head[2]_i_1__126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__126_n_0\
    );
\head[3]_i_1__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__126_n_0\
    );
\head[4]_i_1__127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__126_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__126_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__126_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__126_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__70_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__70_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__70_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__104_n_0\
    );
\tail[4]_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__69_n_0\,
      O => \tail[4]_i_4__70_n_0\
    );
\tail[4]_i_5__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__69_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__104_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__104_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__104_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__104_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__104_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_101 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_101 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_101;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_101 is
  signal \head[0]_i_1__130_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__130_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__130_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__130_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__107_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__72_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__71_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__130\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \head[1]_i_1__130\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \head[2]_i_1__130\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \head[3]_i_1__130\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \head[4]_i_1__131\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \i___7_i_1__22\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \i___9_i_1__22\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \tail[1]_i_1__130\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \tail[2]_i_1__130\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \tail[3]_i_1__130\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \tail[4]_i_2__71\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \tail[4]_i_5__71\ : label is "soft_lutpair961";
begin
\head[0]_i_1__130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__130_n_0\
    );
\head[1]_i_1__130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__130_n_0\
    );
\head[2]_i_1__130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__130_n_0\
    );
\head[3]_i_1__130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__130_n_0\
    );
\head[4]_i_1__131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__130_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__130_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__130_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__130_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__72_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__72_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__72_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__107_n_0\
    );
\tail[4]_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__71_n_0\,
      O => \tail[4]_i_4__72_n_0\
    );
\tail[4]_i_5__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__71_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__107_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__107_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__107_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__107_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__107_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_102 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_102 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_102;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_102 is
  signal \head[0]_i_1__132_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__132_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__132_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__132_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__139_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__59_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__72_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__132\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \head[1]_i_1__132\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \head[2]_i_1__132\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \head[3]_i_1__132\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \head[4]_i_2__35\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \tail[1]_i_1__132\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \tail[2]_i_1__132\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \tail[3]_i_1__132\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \tail[4]_i_2__72\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \tail[4]_i_5__72\ : label is "soft_lutpair967";
begin
\acc_sel_sft_reg[0]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__59_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__132_n_0\
    );
\head[1]_i_1__132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__132_n_0\
    );
\head[2]_i_1__132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__132_n_0\
    );
\head[3]_i_1__132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__132_n_0\
    );
\head[4]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__132_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__132_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__132_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__132_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__59_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__139_n_0\
    );
\tail[4]_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__72_n_0\,
      O => \tail[4]_i_3__59_n_0\
    );
\tail[4]_i_5__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__72_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__139_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__139_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__139_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__139_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__139_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_107 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_107 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_107;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_107 is
  signal \head[0]_i_1__90_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__90_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__90_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__90_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__52_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__51_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__90\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \head[1]_i_1__90\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \head[2]_i_1__90\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \head[3]_i_1__90\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \head[4]_i_1__91\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \i___7_i_1__12\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \i___9_i_1__12\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \tail[1]_i_1__90\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \tail[2]_i_1__90\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \tail[3]_i_1__90\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \tail[4]_i_2__51\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \tail[4]_i_5__51\ : label is "soft_lutpair928";
begin
\head[0]_i_1__90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__90_n_0\
    );
\head[1]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__90_n_0\
    );
\head[2]_i_1__90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__90_n_0\
    );
\head[3]_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__90_n_0\
    );
\head[4]_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__90_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__90_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__90_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__90_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__52_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__52_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__52_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__77_n_0\
    );
\tail[4]_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__51_n_0\,
      O => \tail[4]_i_4__52_n_0\
    );
\tail[4]_i_5__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__51_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__77_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__77_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__77_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__77_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__77_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_108 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_108 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_108;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_108 is
  signal \head[0]_i_1__92_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__92_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__92_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__92_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__129_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__39_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__52_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__92\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \head[1]_i_1__92\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \head[2]_i_1__92\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \head[3]_i_1__92\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \head[4]_i_2__25\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \tail[1]_i_1__92\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \tail[2]_i_1__92\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \tail[3]_i_1__92\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \tail[4]_i_2__52\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \tail[4]_i_5__52\ : label is "soft_lutpair934";
begin
\acc_sel_sft_reg[0]_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__39_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__92_n_0\
    );
\head[1]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__92_n_0\
    );
\head[2]_i_1__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__92_n_0\
    );
\head[3]_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__92_n_0\
    );
\head[4]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__92_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__92_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__92_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__92_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__39_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__129_n_0\
    );
\tail[4]_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__52_n_0\,
      O => \tail[4]_i_3__39_n_0\
    );
\tail[4]_i_5__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__52_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__129_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__129_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__129_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__129_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__129_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_113 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_113 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_113;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_113 is
  signal \head[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__74_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__74_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__8_n_0\ : STD_LOGIC;
  signal \i___11_i_3__8_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__62_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__74\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \head[1]_i_1__74\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \head[2]_i_1__74\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \head[3]_i_1__74\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \head[4]_i_1__75\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \i___11_i_1__21\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \i___11_i_2__8\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \i___11_i_3__8\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \tail[0]_i_1__74\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \tail[1]_i_1__74\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \tail[2]_i_1__74\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \tail[3]_i_1__74\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \tail[4]_i_2__43\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \tail[4]_i_3__31\ : label is "soft_lutpair891";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__74_n_0\
    );
\head[1]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__74_n_0\
    );
\head[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__74_n_0\
    );
\head[3]_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__74_n_0\
    );
\head[4]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__74_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__74_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__74_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__74_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__8_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__8_n_0\,
      O => \i___11_i_2__8_n_0\
    );
\i___11_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__8_n_0\
    );
\tail[0]_i_1__74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__62_n_0\
    );
\tail[4]_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__8_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__62_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__62_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__62_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__62_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__62_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_114 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][9]_60\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_114 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_114;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_114 is
  signal \acc_sel_sft_reg[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__8_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__76_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__76_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__61_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__8\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__8\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__8\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \head[0]_i_1__76\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \head[1]_i_1__76\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \head[2]_i_1__76\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \head[3]_i_1__76\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \head[4]_i_2__21\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \tail[0]_i_1__76\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \tail[1]_i_1__76\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \tail[2]_i_1__76\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \tail[3]_i_1__76\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \tail[4]_i_2__44\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \tail[4]_i_3__30\ : label is "soft_lutpair898";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__8_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__8_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__8_n_0\
    );
\acc_sel_sft_reg[0]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__8_n_0\
    );
\head[0]_i_1__76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__76_n_0\
    );
\head[1]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__76_n_0\
    );
\head[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__76_n_0\
    );
\head[3]_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__76_n_0\
    );
\head[4]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__76_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__76_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__76_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__76_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][9]_60\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__61_n_0\
    );
\tail[4]_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__8_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][9]_60\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__61_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__61_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__61_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__61_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__61_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_119 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \i___12_i_2\ : in STD_LOGIC;
    \i___12_i_2_0\ : in STD_LOGIC;
    \i___12_i_2_1\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_119 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_119;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_119 is
  signal \head[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__70_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__70_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__7_n_0\ : STD_LOGIC;
  signal \i___11_i_3__7_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__58_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_1\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__70\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \head[1]_i_1__70\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \head[2]_i_1__70\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \head[3]_i_1__70\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \head[4]_i_1__71\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \i___11_i_1__20\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \i___11_i_2__7\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \i___11_i_3__7\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \tail[0]_i_1__70\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \tail[1]_i_1__70\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \tail[2]_i_1__70\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \tail[3]_i_1__70\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \tail[4]_i_2__41\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \tail[4]_i_3__29\ : label is "soft_lutpair855";
begin
  \tail_reg[4]_1\ <= \^tail_reg[4]_1\;
\head[0]_i_1__70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__70_n_0\
    );
\head[1]_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__70_n_0\
    );
\head[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__70_n_0\
    );
\head[3]_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__70_n_0\
    );
\head[4]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__70_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__70_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__70_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__70_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__7_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__7_n_0\,
      O => \i___11_i_2__7_n_0\
    );
\i___11_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__7_n_0\
    );
\i___12_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \i___12_i_2\,
      I2 => \i___12_i_2_0\,
      I3 => \i___12_i_2_1\,
      O => \tail_reg[4]_0\
    );
\tail[0]_i_1__70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__58_n_0\
    );
\tail[4]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__7_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_1\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__58_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__58_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__58_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__58_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__58_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_120 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_1\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][8]_59\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_120 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_120;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_120 is
  signal \acc_sel_sft_reg[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__7_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__72_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__72_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__57_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_1\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__7\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__7\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__7\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \head[0]_i_1__72\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \head[1]_i_1__72\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \head[2]_i_1__72\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \head[3]_i_1__72\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \head[4]_i_2__20\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \tail[0]_i_1__72\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \tail[1]_i_1__72\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \tail[2]_i_1__72\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \tail[3]_i_1__72\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \tail[4]_i_2__42\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \tail[4]_i_3__28\ : label is "soft_lutpair862";
begin
  \tail_reg[4]_1\ <= \^tail_reg[4]_1\;
\acc_sel_sft_reg[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \acc_sel_sft_reg[0]_i_8__12\,
      I2 => \acc_sel_sft_reg[0]_i_8__12_0\,
      I3 => \acc_sel_sft_reg[0]_i_8__12_1\,
      O => \tail_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__7_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__7_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__7_n_0\
    );
\acc_sel_sft_reg[0]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__7_n_0\
    );
\head[0]_i_1__72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__72_n_0\
    );
\head[1]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__72_n_0\
    );
\head[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__72_n_0\
    );
\head[3]_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__72_n_0\
    );
\head[4]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__72_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__72_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__72_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__72_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \psum_in_valid_mux_select[1][8]_59\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__57_n_0\
    );
\tail[4]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__7_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][8]_59\,
      O => \^tail_reg[4]_1\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__57_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__57_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__57_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__57_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__57_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_125 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_125 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_125;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_125 is
  signal \head[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__66_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__66_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__6_n_0\ : STD_LOGIC;
  signal \i___11_i_3__6_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__54_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__66\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \head[1]_i_1__66\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \head[2]_i_1__66\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \head[3]_i_1__66\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \head[4]_i_1__67\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \i___11_i_1__19\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \i___11_i_2__6\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \i___11_i_3__6\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \tail[0]_i_1__66\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \tail[1]_i_1__66\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \tail[2]_i_1__66\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \tail[3]_i_1__66\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \tail[4]_i_2__39\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \tail[4]_i_3__27\ : label is "soft_lutpair819";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__66_n_0\
    );
\head[1]_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__66_n_0\
    );
\head[2]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__66_n_0\
    );
\head[3]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__66_n_0\
    );
\head[4]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__66_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__66_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__66_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__66_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__6_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__6_n_0\,
      O => \i___11_i_2__6_n_0\
    );
\i___11_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__6_n_0\
    );
\tail[0]_i_1__66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__54_n_0\
    );
\tail[4]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__6_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__54_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__54_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__54_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__54_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__54_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_126 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][7]_58\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_126 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_126;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_126 is
  signal \acc_sel_sft_reg[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__6_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__68_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__68_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__53_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__6\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__6\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__6\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \head[0]_i_1__68\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \head[1]_i_1__68\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \head[2]_i_1__68\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \head[3]_i_1__68\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \head[4]_i_2__19\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \tail[0]_i_1__68\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \tail[1]_i_1__68\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \tail[2]_i_1__68\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \tail[3]_i_1__68\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \tail[4]_i_2__40\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \tail[4]_i_3__26\ : label is "soft_lutpair826";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__6_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__6_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__6_n_0\
    );
\acc_sel_sft_reg[0]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__6_n_0\
    );
\head[0]_i_1__68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__68_n_0\
    );
\head[1]_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__68_n_0\
    );
\head[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__68_n_0\
    );
\head[3]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__68_n_0\
    );
\head[4]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__68_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__68_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__68_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__68_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][7]_58\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__53_n_0\
    );
\tail[4]_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__6_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][7]_58\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__53_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__53_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__53_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__53_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__53_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_131 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_131 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_131;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_131 is
  signal \head[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__62_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__62_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__5_n_0\ : STD_LOGIC;
  signal \i___11_i_3__5_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__50_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__62\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \head[1]_i_1__62\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \head[2]_i_1__62\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \head[3]_i_1__62\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \head[4]_i_1__63\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \i___11_i_1__18\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \i___11_i_2__5\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \i___11_i_3__5\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \tail[0]_i_1__62\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \tail[1]_i_1__62\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \tail[2]_i_1__62\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \tail[3]_i_1__62\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \tail[4]_i_2__37\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \tail[4]_i_3__25\ : label is "soft_lutpair783";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__62_n_0\
    );
\head[1]_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__62_n_0\
    );
\head[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__62_n_0\
    );
\head[3]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__62_n_0\
    );
\head[4]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__62_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__62_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__62_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__62_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__5_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__5_n_0\,
      O => \i___11_i_2__5_n_0\
    );
\i___11_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__5_n_0\
    );
\tail[0]_i_1__62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__50_n_0\
    );
\tail[4]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__5_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__50_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__50_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__50_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__50_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__50_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_132 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][6]_57\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_132 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_132;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_132 is
  signal \acc_sel_sft_reg[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__64_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__64_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__49_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__5\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__5\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__5\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \head[0]_i_1__64\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \head[1]_i_1__64\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \head[2]_i_1__64\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \head[3]_i_1__64\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \head[4]_i_2__18\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \tail[0]_i_1__64\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \tail[1]_i_1__64\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \tail[2]_i_1__64\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \tail[3]_i_1__64\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \tail[4]_i_2__38\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \tail[4]_i_3__24\ : label is "soft_lutpair790";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__5_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__5_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__5_n_0\
    );
\acc_sel_sft_reg[0]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__5_n_0\
    );
\head[0]_i_1__64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__64_n_0\
    );
\head[1]_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__64_n_0\
    );
\head[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__64_n_0\
    );
\head[3]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__64_n_0\
    );
\head[4]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__64_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__64_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__64_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__64_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][6]_57\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__49_n_0\
    );
\tail[4]_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__5_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][6]_57\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__49_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__49_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__49_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__49_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__49_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_137 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_137 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_137;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_137 is
  signal \head[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__58_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__58_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__4_n_0\ : STD_LOGIC;
  signal \i___11_i_3__4_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__46_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__58\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \head[1]_i_1__58\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \head[2]_i_1__58\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \head[3]_i_1__58\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \head[4]_i_1__59\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \i___11_i_1__17\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \i___11_i_2__4\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \i___11_i_3__4\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \tail[0]_i_1__58\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \tail[1]_i_1__58\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \tail[2]_i_1__58\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \tail[3]_i_1__58\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \tail[4]_i_2__35\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \tail[4]_i_3__23\ : label is "soft_lutpair747";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__58_n_0\
    );
\head[1]_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__58_n_0\
    );
\head[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__58_n_0\
    );
\head[3]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__58_n_0\
    );
\head[4]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__58_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__58_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__58_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__58_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__4_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__4_n_0\,
      O => \i___11_i_2__4_n_0\
    );
\i___11_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__4_n_0\
    );
\tail[0]_i_1__58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__46_n_0\
    );
\tail[4]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__4_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__46_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__46_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__46_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__46_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__46_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_138 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][5]_56\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_138 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_138;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_138 is
  signal \acc_sel_sft_reg[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__60_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__60_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__45_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__4\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__4\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__4\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \head[0]_i_1__60\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \head[1]_i_1__60\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \head[2]_i_1__60\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \head[3]_i_1__60\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \head[4]_i_2__17\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \tail[0]_i_1__60\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \tail[1]_i_1__60\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \tail[2]_i_1__60\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \tail[3]_i_1__60\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \tail[4]_i_2__36\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \tail[4]_i_3__22\ : label is "soft_lutpair754";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__4_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__4_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__4_n_0\
    );
\acc_sel_sft_reg[0]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__4_n_0\
    );
\head[0]_i_1__60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__60_n_0\
    );
\head[1]_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__60_n_0\
    );
\head[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__60_n_0\
    );
\head[3]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__60_n_0\
    );
\head[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__60_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__60_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__60_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__60_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][5]_56\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__45_n_0\
    );
\tail[4]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__4_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][5]_56\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__45_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__45_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__45_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__45_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__45_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_143 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_143 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_143;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_143 is
  signal \head[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__54_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__54_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__3_n_0\ : STD_LOGIC;
  signal \i___11_i_3__3_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__42_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__54\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \head[1]_i_1__54\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \head[2]_i_1__54\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \head[3]_i_1__54\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \head[4]_i_1__55\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \i___11_i_1__16\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \i___11_i_2__3\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \i___11_i_3__3\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \tail[0]_i_1__54\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \tail[1]_i_1__54\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \tail[2]_i_1__54\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \tail[3]_i_1__54\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \tail[4]_i_2__33\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \tail[4]_i_3__21\ : label is "soft_lutpair711";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__54_n_0\
    );
\head[1]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__54_n_0\
    );
\head[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__54_n_0\
    );
\head[3]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__54_n_0\
    );
\head[4]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__54_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__54_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__54_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__54_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__3_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__3_n_0\,
      O => \i___11_i_2__3_n_0\
    );
\i___11_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__3_n_0\
    );
\tail[0]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__42_n_0\
    );
\tail[4]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__3_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__42_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__42_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__42_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__42_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__42_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_144 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[4]_0\ : out STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_1\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_2\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_3\ : in STD_LOGIC;
    psum_in_valid_ctrl2arr : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_3__24\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_3__24_0\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][4]_55\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_144 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_144;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_144 is
  signal \acc_sel_sft_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__56_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__56_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__41_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__3\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__3\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__3\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \head[0]_i_1__56\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \head[1]_i_1__56\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \head[2]_i_1__56\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \head[3]_i_1__56\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \head[4]_i_2__16\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \tail[0]_i_1__56\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \tail[1]_i_1__56\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \tail[2]_i_1__56\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \tail[3]_i_1__56\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \tail[4]_i_2__34\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \tail[4]_i_3__20\ : label is "soft_lutpair718";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \acc_sel_sft_reg[0]_i_8__12_0\,
      I2 => \acc_sel_sft_reg[0]_i_8__12_1\,
      I3 => \acc_sel_sft_reg[0]_i_8__12_2\,
      I4 => \acc_sel_sft_reg[0]_i_8__12_3\,
      O => \acc_sel_sft_reg[0]_i_13_n_0\
    );
\acc_sel_sft_reg[0]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__3_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__3_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__3_n_0\
    );
\acc_sel_sft_reg[0]_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => psum_in_valid_ctrl2arr,
      I1 => \acc_sel_sft_reg[0]_i_13_n_0\,
      I2 => \acc_sel_sft_reg[0]_i_3__24\,
      I3 => \acc_sel_sft_reg[0]_i_3__24_0\,
      O => psum_in_valid_ybus2xbus_flatten(0)
    );
\acc_sel_sft_reg[0]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__3_n_0\
    );
\head[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__56_n_0\
    );
\head[1]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__56_n_0\
    );
\head[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__56_n_0\
    );
\head[3]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__56_n_0\
    );
\head[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__56_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__56_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__56_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__56_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][4]_55\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__41_n_0\
    );
\tail[4]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__3_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][4]_55\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__41_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__41_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__41_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__41_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__41_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_149 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_149 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_149;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_149 is
  signal \head[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__50_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__50_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__2_n_0\ : STD_LOGIC;
  signal \i___11_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__38_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__50\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \head[1]_i_1__50\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \head[2]_i_1__50\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \head[3]_i_1__50\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \head[4]_i_1__51\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \i___11_i_1__15\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \i___11_i_2__2\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \i___11_i_3__2\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \tail[0]_i_1__50\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \tail[1]_i_1__50\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \tail[2]_i_1__50\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \tail[3]_i_1__50\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \tail[4]_i_2__31\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \tail[4]_i_3__19\ : label is "soft_lutpair675";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__50_n_0\
    );
\head[1]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__50_n_0\
    );
\head[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__50_n_0\
    );
\head[3]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__50_n_0\
    );
\head[4]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__50_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__50_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__50_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__50_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__2_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__2_n_0\,
      O => \i___11_i_2__2_n_0\
    );
\i___11_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__2_n_0\
    );
\tail[0]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__38_n_0\
    );
\tail[4]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__2_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__38_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__38_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__38_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__38_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__38_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_150 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][3]_54\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_150 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_150;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_150 is
  signal \acc_sel_sft_reg[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__52_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__52_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__37_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__2\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__2\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__2\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \head[0]_i_1__52\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \head[1]_i_1__52\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \head[2]_i_1__52\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \head[3]_i_1__52\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \head[4]_i_2__15\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \tail[0]_i_1__52\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \tail[1]_i_1__52\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \tail[2]_i_1__52\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \tail[3]_i_1__52\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \tail[4]_i_2__32\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \tail[4]_i_3__18\ : label is "soft_lutpair682";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__2_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__2_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__2_n_0\
    );
\acc_sel_sft_reg[0]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__2_n_0\
    );
\head[0]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__52_n_0\
    );
\head[1]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__52_n_0\
    );
\head[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__52_n_0\
    );
\head[3]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__52_n_0\
    );
\head[4]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__52_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__52_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__52_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__52_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][3]_54\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__37_n_0\
    );
\tail[4]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__2_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][3]_54\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__37_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__37_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__37_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__37_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__37_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_155 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_155 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_155;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_155 is
  signal \head[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__46_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__1_n_0\ : STD_LOGIC;
  signal \i___11_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__34_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__46\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \head[1]_i_1__46\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \head[2]_i_1__46\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \head[3]_i_1__46\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \head[4]_i_1__47\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \i___11_i_1__14\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \i___11_i_2__1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \i___11_i_3__1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \tail[0]_i_1__46\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \tail[1]_i_1__46\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \tail[2]_i_1__46\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \tail[3]_i_1__46\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \tail[4]_i_2__29\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \tail[4]_i_3__17\ : label is "soft_lutpair639";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__46_n_0\
    );
\head[1]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__46_n_0\
    );
\head[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__46_n_0\
    );
\head[3]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__46_n_0\
    );
\head[4]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__46_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__46_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__46_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__46_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__1_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__1_n_0\,
      O => \i___11_i_2__1_n_0\
    );
\i___11_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__1_n_0\
    );
\tail[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__34_n_0\
    );
\tail[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__1_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__34_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__34_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__34_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__34_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__34_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_156 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][2]_53\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_156 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_156;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_156 is
  signal \acc_sel_sft_reg[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__48_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__48_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__33_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \head[0]_i_1__48\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \head[1]_i_1__48\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \head[2]_i_1__48\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \head[3]_i_1__48\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \head[4]_i_2__14\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \tail[0]_i_1__48\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \tail[1]_i_1__48\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \tail[2]_i_1__48\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \tail[3]_i_1__48\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \tail[4]_i_2__30\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \tail[4]_i_3__16\ : label is "soft_lutpair646";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__1_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__1_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__1_n_0\
    );
\acc_sel_sft_reg[0]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__1_n_0\
    );
\head[0]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__48_n_0\
    );
\head[1]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__48_n_0\
    );
\head[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__48_n_0\
    );
\head[3]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__48_n_0\
    );
\head[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__48_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__48_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__48_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__48_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][2]_53\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__33_n_0\
    );
\tail[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__1_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][2]_53\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__33_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__33_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__33_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__33_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__33_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_161 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_161 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_161;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_161 is
  signal \head[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__42_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__0_n_0\ : STD_LOGIC;
  signal \i___11_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__30_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__42\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \head[1]_i_1__42\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \head[2]_i_1__42\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \head[3]_i_1__42\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \head[4]_i_1__43\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \i___11_i_1__13\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \i___11_i_2__0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \i___11_i_3__0\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \tail[0]_i_1__42\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \tail[1]_i_1__42\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \tail[2]_i_1__42\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \tail[3]_i_1__42\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \tail[4]_i_2__27\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \tail[4]_i_3__15\ : label is "soft_lutpair603";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__42_n_0\
    );
\head[1]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__42_n_0\
    );
\head[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__42_n_0\
    );
\head[3]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__42_n_0\
    );
\head[4]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__42_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__42_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__42_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__42_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__0_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__0_n_0\,
      O => \i___11_i_2__0_n_0\
    );
\i___11_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__0_n_0\
    );
\tail[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__30_n_0\
    );
\tail[4]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__0_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__30_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__30_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__30_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__30_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__30_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_162 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][1]_52\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_162 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_162;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_162 is
  signal \acc_sel_sft_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__44_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__44_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__29_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__0\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \head[0]_i_1__44\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \head[1]_i_1__44\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \head[2]_i_1__44\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \head[3]_i_1__44\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \head[4]_i_2__13\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \tail[0]_i_1__44\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \tail[1]_i_1__44\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \tail[2]_i_1__44\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \tail[3]_i_1__44\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \tail[4]_i_2__28\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \tail[4]_i_3__14\ : label is "soft_lutpair610";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__0_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__0_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__0_n_0\
    );
\acc_sel_sft_reg[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__0_n_0\
    );
\head[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__44_n_0\
    );
\head[1]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__44_n_0\
    );
\head[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__44_n_0\
    );
\head[3]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__44_n_0\
    );
\head[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__44_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__44_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__44_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__44_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][1]_52\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__29_n_0\
    );
\tail[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__0_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][1]_52\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__29_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__29_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__29_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__29_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__29_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_167 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \i___12_i_2\ : in STD_LOGIC;
    \i___12_i_2_0\ : in STD_LOGIC;
    \i___12_i_2_1\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_167 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_167;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_167 is
  signal \head[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__86_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__86_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__11_n_0\ : STD_LOGIC;
  signal \i___11_i_3__11_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__74_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_1\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__86\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \head[1]_i_1__86\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \head[2]_i_1__86\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \head[3]_i_1__86\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \head[4]_i_1__87\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \i___11_i_1__24\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \i___11_i_2__11\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \i___11_i_3__11\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \tail[0]_i_1__86\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \tail[1]_i_1__86\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \tail[2]_i_1__86\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \tail[3]_i_1__86\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \tail[4]_i_2__49\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \tail[4]_i_3__37\ : label is "soft_lutpair567";
begin
  \tail_reg[4]_1\ <= \^tail_reg[4]_1\;
\head[0]_i_1__86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__86_n_0\
    );
\head[1]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__86_n_0\
    );
\head[2]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__86_n_0\
    );
\head[3]_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__86_n_0\
    );
\head[4]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__86_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__86_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__86_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__86_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__11_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__11_n_0\,
      O => \i___11_i_2__11_n_0\
    );
\i___11_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__11_n_0\
    );
\i___12_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \i___12_i_2\,
      I2 => \i___12_i_2_0\,
      I3 => \i___12_i_2_1\,
      O => \tail_reg[4]_0\
    );
\tail[0]_i_1__86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__74_n_0\
    );
\tail[4]_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__11_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_1\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__74_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__74_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__74_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__74_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__74_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_168 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_1\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][12]_63\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_168 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_168;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_168 is
  signal \acc_sel_sft_reg[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__11_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__88_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__88_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__73_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_1\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__11\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__11\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__11\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \head[0]_i_1__88\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \head[1]_i_1__88\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \head[2]_i_1__88\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \head[3]_i_1__88\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \head[4]_i_2__24\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \tail[0]_i_1__88\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \tail[1]_i_1__88\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \tail[2]_i_1__88\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \tail[3]_i_1__88\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \tail[4]_i_2__50\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \tail[4]_i_3__36\ : label is "soft_lutpair574";
begin
  \tail_reg[4]_1\ <= \^tail_reg[4]_1\;
\acc_sel_sft_reg[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \acc_sel_sft_reg[0]_i_8__12\,
      I2 => \acc_sel_sft_reg[0]_i_8__12_0\,
      I3 => \acc_sel_sft_reg[0]_i_8__12_1\,
      O => \tail_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__11_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__11_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__11_n_0\
    );
\acc_sel_sft_reg[0]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__11_n_0\
    );
\head[0]_i_1__88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__88_n_0\
    );
\head[1]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__88_n_0\
    );
\head[2]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__88_n_0\
    );
\head[3]_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__88_n_0\
    );
\head[4]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__88_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__88_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__88_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__88_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \psum_in_valid_mux_select[1][12]_63\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__73_n_0\
    );
\tail[4]_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__11_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][12]_63\,
      O => \^tail_reg[4]_1\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__73_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__73_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__73_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__73_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__73_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_173 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_173 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_173;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_173 is
  signal \head[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__82_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__82_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__10_n_0\ : STD_LOGIC;
  signal \i___11_i_3__10_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__70_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__82\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \head[1]_i_1__82\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \head[2]_i_1__82\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \head[3]_i_1__82\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \head[4]_i_1__83\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \i___11_i_1__23\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \i___11_i_2__10\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \i___11_i_3__10\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \tail[0]_i_1__82\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \tail[1]_i_1__82\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \tail[2]_i_1__82\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \tail[3]_i_1__82\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \tail[4]_i_2__47\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \tail[4]_i_3__35\ : label is "soft_lutpair531";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__82_n_0\
    );
\head[1]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__82_n_0\
    );
\head[2]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__82_n_0\
    );
\head[3]_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__82_n_0\
    );
\head[4]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__82_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__82_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__82_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__82_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__10_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__10_n_0\,
      O => \i___11_i_2__10_n_0\
    );
\i___11_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__10_n_0\
    );
\tail[0]_i_1__82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__70_n_0\
    );
\tail[4]_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__10_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__70_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__70_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__70_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__70_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__70_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_174 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][11]_62\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_174 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_174;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_174 is
  signal \acc_sel_sft_reg[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__10_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__84_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__84_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__69_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__10\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__10\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__10\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \head[0]_i_1__84\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \head[1]_i_1__84\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \head[2]_i_1__84\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \head[3]_i_1__84\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \head[4]_i_2__23\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \tail[0]_i_1__84\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \tail[1]_i_1__84\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \tail[2]_i_1__84\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \tail[3]_i_1__84\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \tail[4]_i_2__48\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \tail[4]_i_3__34\ : label is "soft_lutpair538";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__10_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__10_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__10_n_0\
    );
\acc_sel_sft_reg[0]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__10_n_0\
    );
\head[0]_i_1__84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__84_n_0\
    );
\head[1]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__84_n_0\
    );
\head[2]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__84_n_0\
    );
\head[3]_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__84_n_0\
    );
\head[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__84_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__84_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__84_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__84_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][11]_62\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__69_n_0\
    );
\tail[4]_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__10_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][11]_62\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__69_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__69_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__69_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__69_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__69_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_179 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_179 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_179;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_179 is
  signal \head[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__78_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__78_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2__9_n_0\ : STD_LOGIC;
  signal \i___11_i_3__9_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__66_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__78\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \head[1]_i_1__78\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \head[2]_i_1__78\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \head[3]_i_1__78\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \head[4]_i_1__79\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \i___11_i_1__22\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \i___11_i_2__9\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \i___11_i_3__9\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \tail[0]_i_1__78\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \tail[1]_i_1__78\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \tail[2]_i_1__78\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \tail[3]_i_1__78\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \tail[4]_i_2__45\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \tail[4]_i_3__33\ : label is "soft_lutpair495";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\head[0]_i_1__78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__78_n_0\
    );
\head[1]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__78_n_0\
    );
\head[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__78_n_0\
    );
\head[3]_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__78_n_0\
    );
\head[4]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__78_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__78_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__78_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__78_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2__9_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3__9_n_0\,
      O => \i___11_i_2__9_n_0\
    );
\i___11_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3__9_n_0\
    );
\tail[0]_i_1__78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__66_n_0\
    );
\tail[4]_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2__9_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__66_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__66_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__66_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__66_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__66_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_180 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][10]_61\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_180 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_180;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_180 is
  signal \acc_sel_sft_reg[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8__9_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__80_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__80_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__65_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3__9\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5__9\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8__9\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \head[0]_i_1__80\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \head[1]_i_1__80\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \head[2]_i_1__80\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \head[3]_i_1__80\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \head[4]_i_2__22\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \tail[0]_i_1__80\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \tail[1]_i_1__80\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \tail[2]_i_1__80\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \tail[3]_i_1__80\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \tail[4]_i_2__46\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \tail[4]_i_3__32\ : label is "soft_lutpair502";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__9_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8__9_n_0\,
      O => \acc_sel_sft_reg[0]_i_5__9_n_0\
    );
\acc_sel_sft_reg[0]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8__9_n_0\
    );
\head[0]_i_1__80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__80_n_0\
    );
\head[1]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__80_n_0\
    );
\head[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__80_n_0\
    );
\head[3]_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__80_n_0\
    );
\head[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__80_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__80_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__80_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__80_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][10]_61\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__65_n_0\
    );
\tail[4]_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5__9_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][10]_61\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__65_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__65_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__65_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__65_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__65_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_185 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \i___12_i_2\ : in STD_LOGIC;
    \i___12_i_2_0\ : in STD_LOGIC;
    \i___12_i_2_1\ : in STD_LOGIC;
    \i___12_i_2_2\ : in STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_185 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_185;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_185 is
  signal \head[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__38_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \i___11_i_2_n_0\ : STD_LOGIC;
  signal \i___11_i_3_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__26_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_1\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__38\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \head[1]_i_1__38\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \head[2]_i_1__38\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \head[3]_i_1__38\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \head[4]_i_1__39\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \i___11_i_1__12\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \i___11_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \i___11_i_3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \tail[0]_i_1__38\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \tail[1]_i_1__38\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \tail[2]_i_1__38\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \tail[3]_i_1__38\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \tail[4]_i_2__25\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \tail[4]_i_3__13\ : label is "soft_lutpair459";
begin
  \tail_reg[4]_1\ <= \^tail_reg[4]_1\;
\head[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__38_n_0\
    );
\head[1]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__38_n_0\
    );
\head[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__38_n_0\
    );
\head[3]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__38_n_0\
    );
\head[4]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__38_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__38_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__38_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__38_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___11_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___11_i_2_n_0\,
      O => \head_reg[4]_0\
    );
\i___11_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \i___11_i_3_n_0\,
      O => \i___11_i_2_n_0\
    );
\i___11_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \i___11_i_3_n_0\
    );
\i___12_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i___12_i_2\,
      I1 => \i___12_i_2_0\,
      I2 => \i___12_i_2_1\,
      I3 => \i___12_i_2_2\,
      I4 => \^tail_reg[4]_1\,
      O => \tail_reg[4]_0\
    );
\tail[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_1\,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__26_n_0\
    );
\tail[4]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \i___11_i_2_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      O => \^tail_reg[4]_1\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__26_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__26_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__26_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__26_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__26_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_186 is
  port (
    \tail_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][0]_51\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_186 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_186;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_186 is
  signal \acc_sel_sft_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \head[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__40_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__25_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_3\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_5\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_8\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \head[0]_i_1__40\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \head[1]_i_1__40\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \head[2]_i_1__40\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \head[3]_i_1__40\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \head[4]_i_2__12\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \tail[0]_i_1__40\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \tail[1]_i_1__40\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \tail[2]_i_1__40\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \tail[3]_i_1__40\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \tail[4]_i_2__26\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \tail[4]_i_3__12\ : label is "soft_lutpair466";
begin
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
\acc_sel_sft_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5_n_0\,
      O => \head_reg[4]_0\
    );
\acc_sel_sft_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \acc_sel_sft_reg[0]_i_8_n_0\,
      O => \acc_sel_sft_reg[0]_i_5_n_0\
    );
\acc_sel_sft_reg[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \acc_sel_sft_reg[0]_i_8_n_0\
    );
\head[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__40_n_0\
    );
\head[1]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__40_n_0\
    );
\head[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__40_n_0\
    );
\head[3]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__40_n_0\
    );
\head[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__40_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__40_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__40_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__40_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[4]_0\,
      I1 => \psum_in_valid_mux_select[1][0]_51\,
      I2 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__25_n_0\
    );
\tail[4]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \acc_sel_sft_reg[0]_i_5_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \psum_in_valid_mux_select[1][0]_51\,
      O => \^tail_reg[4]_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__25_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__25_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__25_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__25_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__25_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_190 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_190 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_190;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_190 is
  signal \head[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__26_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__18_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__17_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__26\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \head[1]_i_1__26\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \head[2]_i_1__26\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \head[3]_i_1__26\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \head[4]_i_1__27\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \i___7_i_1__8\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \i___9_i_1__8\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \tail[1]_i_1__26\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \tail[2]_i_1__26\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \tail[3]_i_1__26\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \tail[4]_i_2__17\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \tail[4]_i_5__17\ : label is "soft_lutpair429";
begin
\head[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__26_n_0\
    );
\head[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__26_n_0\
    );
\head[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__26_n_0\
    );
\head[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__26_n_0\
    );
\head[4]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__26_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__26_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__26_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__26_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__18_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__18_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__18_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__17_n_0\
    );
\tail[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__17_n_0\,
      O => \tail[4]_i_4__18_n_0\
    );
\tail[4]_i_5__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__17_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__17_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__17_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__17_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__17_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__17_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_191 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_191 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_191;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_191 is
  signal \head[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__28_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__8_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__8_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__28\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \head[1]_i_1__28\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \head[2]_i_1__28\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \head[3]_i_1__28\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \head[4]_i_2__8\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \tail[0]_i_1__28\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \tail[1]_i_1__28\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \tail[2]_i_1__28\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \tail[3]_i_1__28\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tail[4]_i_2__18\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tail[4]_i_5__18\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tail[4]_i_6__8\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tail[4]_i_7__8\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \tail[4]_i_8__8\ : label is "soft_lutpair436";
begin
\head[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__28_n_0\
    );
\head[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__28_n_0\
    );
\head[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__28_n_0\
    );
\head[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__28_n_0\
    );
\head[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__28_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__28_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__28_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__28_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__8_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__8_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__8_n_0\,
      O => \tail[4]_i_7__8_n_0\
    );
\tail[4]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__8_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_194 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_194 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_194;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_194 is
  signal \head[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__23_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__16_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__15_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__23\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \head[1]_i_1__23\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \head[2]_i_1__23\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \head[3]_i_1__23\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \head[4]_i_1__24\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i___7_i_1__7\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i___9_i_1__7\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \tail[1]_i_1__23\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \tail[2]_i_1__23\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \tail[3]_i_1__23\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \tail[4]_i_2__15\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \tail[4]_i_5__15\ : label is "soft_lutpair401";
begin
\head[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__23_n_0\
    );
\head[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__23_n_0\
    );
\head[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__23_n_0\
    );
\head[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__23_n_0\
    );
\head[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__23_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__23_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__23_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__23_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__16_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__16_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__16_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__15_n_0\
    );
\tail[4]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__15_n_0\,
      O => \tail[4]_i_4__16_n_0\
    );
\tail[4]_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__15_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__15_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__15_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__15_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__15_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__15_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_195 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_195 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_195;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_195 is
  signal \head[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__25_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__7_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__7_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__25\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \head[1]_i_1__25\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \head[2]_i_1__25\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \head[3]_i_1__25\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \head[4]_i_2__7\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \tail[0]_i_1__25\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \tail[1]_i_1__25\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \tail[2]_i_1__25\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \tail[3]_i_1__25\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tail[4]_i_2__16\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tail[4]_i_5__16\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tail[4]_i_6__7\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tail[4]_i_7__7\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \tail[4]_i_8__7\ : label is "soft_lutpair408";
begin
\head[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__25_n_0\
    );
\head[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__25_n_0\
    );
\head[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__25_n_0\
    );
\head[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__25_n_0\
    );
\head[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__25_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__25_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__25_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__25_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__7_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__7_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__7_n_0\,
      O => \tail[4]_i_7__7_n_0\
    );
\tail[4]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__7_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_198 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_198 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_198;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_198 is
  signal \head[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__20_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__14_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__13_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__20\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \head[1]_i_1__20\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \head[2]_i_1__20\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \head[3]_i_1__20\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \head[4]_i_1__21\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \i___7_i_1__6\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \i___9_i_1__6\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tail[1]_i_1__20\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tail[2]_i_1__20\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tail[3]_i_1__20\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \tail[4]_i_2__13\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \tail[4]_i_5__13\ : label is "soft_lutpair373";
begin
\head[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__20_n_0\
    );
\head[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__20_n_0\
    );
\head[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__20_n_0\
    );
\head[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__20_n_0\
    );
\head[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__20_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__20_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__20_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__20_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__14_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__14_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__14_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__13_n_0\
    );
\tail[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__13_n_0\,
      O => \tail[4]_i_4__14_n_0\
    );
\tail[4]_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__13_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__13_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__13_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__13_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__13_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__13_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_199 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_199 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_199;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_199 is
  signal \head[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__22_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__6_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__6_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__22\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \head[1]_i_1__22\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \head[2]_i_1__22\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \head[3]_i_1__22\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \head[4]_i_2__6\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tail[0]_i_1__22\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \tail[1]_i_1__22\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \tail[2]_i_1__22\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \tail[3]_i_1__22\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \tail[4]_i_2__14\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \tail[4]_i_5__14\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \tail[4]_i_6__6\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \tail[4]_i_7__6\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \tail[4]_i_8__6\ : label is "soft_lutpair380";
begin
\head[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__22_n_0\
    );
\head[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__22_n_0\
    );
\head[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__22_n_0\
    );
\head[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__22_n_0\
    );
\head[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__22_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__22_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__22_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__22_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__6_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__6_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__6_n_0\,
      O => \tail[4]_i_7__6_n_0\
    );
\tail[4]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__6_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_202 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_202 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_202;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_202 is
  signal \head[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__17_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__12_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__11_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__17\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \head[1]_i_1__17\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \head[2]_i_1__17\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \head[3]_i_1__17\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \head[4]_i_1__18\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \i___7_i_1__5\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \i___9_i_1__5\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tail[1]_i_1__17\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \tail[2]_i_1__17\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \tail[3]_i_1__17\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \tail[4]_i_2__11\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \tail[4]_i_5__11\ : label is "soft_lutpair345";
begin
\head[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__17_n_0\
    );
\head[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__17_n_0\
    );
\head[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__17_n_0\
    );
\head[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__17_n_0\
    );
\head[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__17_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__17_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__17_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__17_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__12_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__12_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__12_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__11_n_0\
    );
\tail[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__11_n_0\,
      O => \tail[4]_i_4__12_n_0\
    );
\tail[4]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__11_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__11_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__11_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__11_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__11_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__11_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_203 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_203 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_203;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_203 is
  signal \head[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__19_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__5_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__5_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__19\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \head[1]_i_1__19\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \head[2]_i_1__19\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \head[3]_i_1__19\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \head[4]_i_2__5\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tail[0]_i_1__19\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \tail[1]_i_1__19\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \tail[2]_i_1__19\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \tail[3]_i_1__19\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \tail[4]_i_2__12\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \tail[4]_i_5__12\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \tail[4]_i_6__5\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \tail[4]_i_7__5\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \tail[4]_i_8__5\ : label is "soft_lutpair352";
begin
\head[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__19_n_0\
    );
\head[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__19_n_0\
    );
\head[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__19_n_0\
    );
\head[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__19_n_0\
    );
\head[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__19_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__19_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__19_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__19_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__5_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__5_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__5_n_0\,
      O => \tail[4]_i_7__5_n_0\
    );
\tail[4]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_206 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_206 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_206;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_206 is
  signal \head[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__14_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__10_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__9_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__14\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \head[1]_i_1__14\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \head[2]_i_1__14\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \head[3]_i_1__14\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \head[4]_i_1__15\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \i___7_i_1__4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \i___9_i_1__4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tail[1]_i_1__14\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tail[2]_i_1__14\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tail[3]_i_1__14\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tail[4]_i_2__9\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tail[4]_i_5__9\ : label is "soft_lutpair317";
begin
\head[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__14_n_0\
    );
\head[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__14_n_0\
    );
\head[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__14_n_0\
    );
\head[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__14_n_0\
    );
\head[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__14_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__14_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__14_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__14_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__10_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__10_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__10_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__9_n_0\
    );
\tail[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__9_n_0\,
      O => \tail[4]_i_4__10_n_0\
    );
\tail[4]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__9_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__9_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__9_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__9_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__9_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__9_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_207 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_207 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_207;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_207 is
  signal \head[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__16_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__4_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__4_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__16\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \head[1]_i_1__16\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \head[2]_i_1__16\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \head[3]_i_1__16\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \head[4]_i_2__4\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \tail[0]_i_1__16\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tail[1]_i_1__16\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \tail[2]_i_1__16\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \tail[3]_i_1__16\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tail[4]_i_2__10\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tail[4]_i_5__10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tail[4]_i_6__4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tail[4]_i_7__4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tail[4]_i_8__4\ : label is "soft_lutpair324";
begin
\head[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__16_n_0\
    );
\head[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__16_n_0\
    );
\head[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__16_n_0\
    );
\head[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__16_n_0\
    );
\head[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__16_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__16_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__16_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__16_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__4_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__4_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__4_n_0\,
      O => \tail[4]_i_7__4_n_0\
    );
\tail[4]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__4_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_210 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_210 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_210;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_210 is
  signal \head[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__11_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__8_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__7_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \head[1]_i_1__11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \head[2]_i_1__11\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \head[3]_i_1__11\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \head[4]_i_1__12\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \i___7_i_1__3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i___9_i_1__3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \tail[1]_i_1__11\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tail[2]_i_1__11\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tail[3]_i_1__11\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tail[4]_i_2__7\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tail[4]_i_5__7\ : label is "soft_lutpair289";
begin
\head[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__11_n_0\
    );
\head[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__11_n_0\
    );
\head[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__11_n_0\
    );
\head[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__11_n_0\
    );
\head[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__11_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__11_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__11_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__11_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__8_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__8_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__8_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__7_n_0\
    );
\tail[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__7_n_0\,
      O => \tail[4]_i_4__8_n_0\
    );
\tail[4]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__7_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__7_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__7_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__7_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__7_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__7_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_211 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_211 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_211;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_211 is
  signal \head[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__13_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__3_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__13\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \head[1]_i_1__13\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \head[2]_i_1__13\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \head[3]_i_1__13\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \head[4]_i_2__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \tail[0]_i_1__13\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tail[1]_i_1__13\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tail[2]_i_1__13\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tail[3]_i_1__13\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tail[4]_i_2__8\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tail[4]_i_5__8\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tail[4]_i_6__3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tail[4]_i_7__3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tail[4]_i_8__3\ : label is "soft_lutpair296";
begin
\head[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__13_n_0\
    );
\head[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__13_n_0\
    );
\head[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__13_n_0\
    );
\head[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__13_n_0\
    );
\head[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__13_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__13_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__13_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__13_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__3_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__3_n_0\,
      O => \tail[4]_i_7__3_n_0\
    );
\tail[4]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_214 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_214 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_214;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_214 is
  signal \head[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__8_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__5_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__8\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \head[1]_i_1__8\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \head[2]_i_1__8\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \head[3]_i_1__8\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \head[4]_i_1__9\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i___7_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i___9_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tail[1]_i_1__8\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tail[2]_i_1__8\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tail[3]_i_1__8\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tail[4]_i_2__5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tail[4]_i_5__5\ : label is "soft_lutpair261";
begin
\head[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__8_n_0\
    );
\head[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__8_n_0\
    );
\head[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__8_n_0\
    );
\head[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__8_n_0\
    );
\head[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__8_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__8_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__8_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__8_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__6_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__6_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__6_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__5_n_0\
    );
\tail[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__5_n_0\,
      O => \tail[4]_i_4__6_n_0\
    );
\tail[4]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__5_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__5_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__5_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__5_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__5_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_215 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_215 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_215;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_215 is
  signal \head[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__10_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__2_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__10\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \head[1]_i_1__10\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \head[2]_i_1__10\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \head[3]_i_1__10\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \head[4]_i_2__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tail[0]_i_1__10\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tail[1]_i_1__10\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tail[2]_i_1__10\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tail[3]_i_1__10\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tail[4]_i_2__6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tail[4]_i_5__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tail[4]_i_6__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tail[4]_i_7__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tail[4]_i_8__2\ : label is "soft_lutpair268";
begin
\head[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__10_n_0\
    );
\head[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__10_n_0\
    );
\head[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__10_n_0\
    );
\head[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__10_n_0\
    );
\head[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__10_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__10_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__10_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__10_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__2_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__2_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__2_n_0\,
      O => \tail[4]_i_7__2_n_0\
    );
\tail[4]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__2_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_218 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_218 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_218;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_218 is
  signal \head[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__5_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__3_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \head[1]_i_1__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \head[2]_i_1__5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \head[3]_i_1__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \head[4]_i_1__6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i___7_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i___9_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tail[1]_i_1__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tail[2]_i_1__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tail[3]_i_1__5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tail[4]_i_2__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tail[4]_i_5__3\ : label is "soft_lutpair233";
begin
\head[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__5_n_0\
    );
\head[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__5_n_0\
    );
\head[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__5_n_0\
    );
\head[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__5_n_0\
    );
\head[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__5_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__5_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__5_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__5_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__4_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__4_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__4_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__3_n_0\
    );
\tail[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__3_n_0\,
      O => \tail[4]_i_4__4_n_0\
    );
\tail[4]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__3_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__3_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__3_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__3_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__3_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_219 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_219 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_219;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_219 is
  signal \head[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__7_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__1_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__7\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \head[1]_i_1__7\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \head[2]_i_1__7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \head[3]_i_1__7\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \head[4]_i_2__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tail[0]_i_1__7\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tail[1]_i_1__7\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tail[2]_i_1__7\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tail[3]_i_1__7\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tail[4]_i_2__4\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tail[4]_i_5__4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tail[4]_i_6__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tail[4]_i_7__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tail[4]_i_8__1\ : label is "soft_lutpair240";
begin
\head[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__7_n_0\
    );
\head[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__7_n_0\
    );
\head[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__7_n_0\
    );
\head[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__7_n_0\
    );
\head[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__7_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__7_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__7_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__7_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__1_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__1_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__1_n_0\,
      O => \tail[4]_i_7__1_n_0\
    );
\tail[4]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_222 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_222 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_222;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_222 is
  signal \head[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__2_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__1_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \head[1]_i_1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \head[2]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \head[3]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \head[4]_i_1__3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i___7_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \i___9_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tail[1]_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tail[2]_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tail[3]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tail[4]_i_2__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tail[4]_i_5__1\ : label is "soft_lutpair205";
begin
\head[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__2_n_0\
    );
\head[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__2_n_0\
    );
\head[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__2_n_0\
    );
\head[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__2_n_0\
    );
\head[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__2_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__2_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__2_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__2_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__2_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__2_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__2_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__1_n_0\
    );
\tail[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__1_n_0\,
      O => \tail[4]_i_4__2_n_0\
    );
\tail[4]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__1_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__1_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__1_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__1_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__1_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_223 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_223 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_223;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_223 is
  signal \head[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__4_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__0_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \head[1]_i_1__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \head[2]_i_1__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \head[3]_i_1__4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \head[4]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tail[0]_i_1__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tail[1]_i_1__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tail[2]_i_1__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tail[3]_i_1__4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tail[4]_i_2__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tail[4]_i_5__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tail[4]_i_6__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tail[4]_i_7__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tail[4]_i_8__0\ : label is "soft_lutpair212";
begin
\head[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__4_n_0\
    );
\head[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__4_n_0\
    );
\head[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__4_n_0\
    );
\head[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__4_n_0\
    );
\head[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__4_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__4_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__4_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__4_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__0_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__0_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__0_n_0\,
      O => \tail[4]_i_7__0_n_0\
    );
\tail[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__0_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_226 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_226 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_226;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_226 is
  signal \head[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__35_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__24_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__23_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__35\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \head[1]_i_1__35\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \head[2]_i_1__35\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \head[3]_i_1__35\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \head[4]_i_1__36\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \i___7_i_1__11\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \i___9_i_1__11\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tail[1]_i_1__35\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tail[2]_i_1__35\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tail[3]_i_1__35\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tail[4]_i_2__23\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tail[4]_i_5__23\ : label is "soft_lutpair177";
begin
\head[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__35_n_0\
    );
\head[1]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__35_n_0\
    );
\head[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__35_n_0\
    );
\head[3]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__35_n_0\
    );
\head[4]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__35_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__35_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__35_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__35_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__24_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__24_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__24_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__23_n_0\
    );
\tail[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__23_n_0\,
      O => \tail[4]_i_4__24_n_0\
    );
\tail[4]_i_5__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__23_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__23_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__23_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__23_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__23_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__23_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_227 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_227 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_227;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_227 is
  signal \head[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__37_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__11_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__11_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__37\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \head[1]_i_1__37\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \head[2]_i_1__37\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \head[3]_i_1__37\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \head[4]_i_2__11\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tail[0]_i_1__37\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tail[1]_i_1__37\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tail[2]_i_1__37\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tail[3]_i_1__37\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tail[4]_i_2__24\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tail[4]_i_5__24\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tail[4]_i_6__11\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tail[4]_i_7__11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tail[4]_i_8__11\ : label is "soft_lutpair184";
begin
\head[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__37_n_0\
    );
\head[1]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__37_n_0\
    );
\head[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__37_n_0\
    );
\head[3]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__37_n_0\
    );
\head[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__37_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__37_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__37_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__37_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__11_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__11_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__11_n_0\,
      O => \tail[4]_i_7__11_n_0\
    );
\tail[4]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__11_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_230 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_230 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_230;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_230 is
  signal \head[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__32_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__32_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__22_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__21_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__32\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \head[1]_i_1__32\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \head[2]_i_1__32\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \head[3]_i_1__32\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \head[4]_i_1__33\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \i___7_i_1__10\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i___9_i_1__10\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tail[1]_i_1__32\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tail[2]_i_1__32\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tail[3]_i_1__32\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tail[4]_i_2__21\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tail[4]_i_5__21\ : label is "soft_lutpair149";
begin
\head[0]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__32_n_0\
    );
\head[1]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__32_n_0\
    );
\head[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__32_n_0\
    );
\head[3]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__32_n_0\
    );
\head[4]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__32_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__32_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__32_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__32_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__22_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__22_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__22_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__21_n_0\
    );
\tail[4]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__21_n_0\,
      O => \tail[4]_i_4__22_n_0\
    );
\tail[4]_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__21_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__21_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__21_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__21_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__21_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__21_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_231 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_231 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_231;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_231 is
  signal \head[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__34_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__10_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__10_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__34\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \head[1]_i_1__34\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \head[2]_i_1__34\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \head[3]_i_1__34\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \head[4]_i_2__10\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tail[0]_i_1__34\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tail[1]_i_1__34\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tail[2]_i_1__34\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tail[3]_i_1__34\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tail[4]_i_2__22\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tail[4]_i_5__22\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tail[4]_i_6__10\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tail[4]_i_7__10\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tail[4]_i_8__10\ : label is "soft_lutpair156";
begin
\head[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__34_n_0\
    );
\head[1]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__34_n_0\
    );
\head[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__34_n_0\
    );
\head[3]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__34_n_0\
    );
\head[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__34_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__34_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__34_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__34_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__10_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__10_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__10_n_0\,
      O => \tail[4]_i_7__10_n_0\
    );
\tail[4]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__10_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_234 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_234 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_234;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_234 is
  signal \head[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__29_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__20_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__19_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__29\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \head[1]_i_1__29\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \head[2]_i_1__29\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \head[3]_i_1__29\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \head[4]_i_1__30\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i___7_i_1__9\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i___9_i_1__9\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tail[1]_i_1__29\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tail[2]_i_1__29\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tail[3]_i_1__29\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tail[4]_i_2__19\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tail[4]_i_5__19\ : label is "soft_lutpair121";
begin
\head[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__29_n_0\
    );
\head[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__29_n_0\
    );
\head[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__29_n_0\
    );
\head[3]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__29_n_0\
    );
\head[4]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__29_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__29_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__29_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__29_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__20_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__20_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__20_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__19_n_0\
    );
\tail[4]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__19_n_0\,
      O => \tail[4]_i_4__20_n_0\
    );
\tail[4]_i_5__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__19_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__19_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__19_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__19_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__19_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__19_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_235 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_235 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_235;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_235 is
  signal \head[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__31_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7__9_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8__9_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__31\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \head[1]_i_1__31\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \head[2]_i_1__31\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \head[3]_i_1__31\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \head[4]_i_2__9\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tail[0]_i_1__31\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tail[1]_i_1__31\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tail[2]_i_1__31\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tail[3]_i_1__31\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tail[4]_i_2__20\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tail[4]_i_5__20\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tail[4]_i_6__9\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tail[4]_i_7__9\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tail[4]_i_8__9\ : label is "soft_lutpair128";
begin
\head[0]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__31_n_0\
    );
\head[1]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__31_n_0\
    );
\head[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__31_n_0\
    );
\head[3]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__31_n_0\
    );
\head[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__31_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__31_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__31_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__31_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7__9_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7__9_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8__9_n_0\,
      O => \tail[4]_i_7__9_n_0\
    );
\tail[4]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8__9_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_238 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_238 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_238;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_238 is
  signal \head[0]_i_1_n_0\ : STD_LOGIC;
  signal \head[1]_i_1_n_0\ : STD_LOGIC;
  signal \head[2]_i_1_n_0\ : STD_LOGIC;
  signal \head[3]_i_1_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \head[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \head[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \head[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \head[4]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i___7_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i___9_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tail[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tail[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tail[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tail[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tail[4]_i_5\ : label is "soft_lutpair93";
begin
\head[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1_n_0\
    );
\head[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1_n_0\
    );
\head[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1_n_0\
    );
\head[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1_n_0\
    );
\head[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__0_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__0_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__0_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1_n_0\
    );
\tail[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5_n_0\,
      O => \tail[4]_i_4__0_n_0\
    );
\tail[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_239 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_239 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_239;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_239 is
  signal \head[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__1_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_7_n_0\ : STD_LOGIC;
  signal \tail[4]_i_8_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \head[1]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \head[2]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \head[3]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \head[4]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tail[0]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tail[1]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tail[2]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tail[3]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tail[4]_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tail[4]_i_5__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tail[4]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tail[4]_i_7\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tail[4]_i_8\ : label is "soft_lutpair100";
begin
\head[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__1_n_0\
    );
\head[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__1_n_0\
    );
\head[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__1_n_0\
    );
\head[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__1_n_0\
    );
\head[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[0]_i_1__1_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[1]_i_1__1_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[2]_i_1__1_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \head[3]_i_1__1_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[4]_2\(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_7_n_0\,
      O => \head_reg[4]_0\
    );
\tail[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_7_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[3]\,
      I3 => \head_reg_n_0_[3]\,
      I4 => \tail[4]_i_8_n_0\,
      O => \tail[4]_i_7_n_0\
    );
\tail[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[1]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \tail[4]_i_8_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_38 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_38 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_38;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_38 is
  signal \head[0]_i_1__128_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__128_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__128_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__128_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__138_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__57_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__70_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__128\ : label is "soft_lutpair1334";
  attribute SOFT_HLUTNM of \head[1]_i_1__128\ : label is "soft_lutpair1334";
  attribute SOFT_HLUTNM of \head[2]_i_1__128\ : label is "soft_lutpair1332";
  attribute SOFT_HLUTNM of \head[3]_i_1__128\ : label is "soft_lutpair1331";
  attribute SOFT_HLUTNM of \head[4]_i_2__34\ : label is "soft_lutpair1331";
  attribute SOFT_HLUTNM of \tail[1]_i_1__128\ : label is "soft_lutpair1333";
  attribute SOFT_HLUTNM of \tail[2]_i_1__128\ : label is "soft_lutpair1333";
  attribute SOFT_HLUTNM of \tail[3]_i_1__128\ : label is "soft_lutpair1330";
  attribute SOFT_HLUTNM of \tail[4]_i_2__70\ : label is "soft_lutpair1330";
  attribute SOFT_HLUTNM of \tail[4]_i_5__70\ : label is "soft_lutpair1332";
begin
\acc_sel_sft_reg[0]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__57_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__128_n_0\
    );
\head[1]_i_1__128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__128_n_0\
    );
\head[2]_i_1__128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__128_n_0\
    );
\head[3]_i_1__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__128_n_0\
    );
\head[4]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__128_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__128_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__128_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__128_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__57_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__138_n_0\
    );
\tail[4]_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__70_n_0\,
      O => \tail[4]_i_3__57_n_0\
    );
\tail[4]_i_5__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__70_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__138_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__138_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__138_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__138_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__138_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_41 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_41 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_41;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_41 is
  signal \head[0]_i_1__122_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__122_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__122_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__122_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__101_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__68_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__67_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__122\ : label is "soft_lutpair1295";
  attribute SOFT_HLUTNM of \head[1]_i_1__122\ : label is "soft_lutpair1295";
  attribute SOFT_HLUTNM of \head[2]_i_1__122\ : label is "soft_lutpair1292";
  attribute SOFT_HLUTNM of \head[3]_i_1__122\ : label is "soft_lutpair1291";
  attribute SOFT_HLUTNM of \head[4]_i_1__123\ : label is "soft_lutpair1291";
  attribute SOFT_HLUTNM of \i___7_i_1__20\ : label is "soft_lutpair1293";
  attribute SOFT_HLUTNM of \i___9_i_1__20\ : label is "soft_lutpair1293";
  attribute SOFT_HLUTNM of \tail[1]_i_1__122\ : label is "soft_lutpair1294";
  attribute SOFT_HLUTNM of \tail[2]_i_1__122\ : label is "soft_lutpair1294";
  attribute SOFT_HLUTNM of \tail[3]_i_1__122\ : label is "soft_lutpair1290";
  attribute SOFT_HLUTNM of \tail[4]_i_2__67\ : label is "soft_lutpair1290";
  attribute SOFT_HLUTNM of \tail[4]_i_5__67\ : label is "soft_lutpair1292";
begin
\head[0]_i_1__122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__122_n_0\
    );
\head[1]_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__122_n_0\
    );
\head[2]_i_1__122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__122_n_0\
    );
\head[3]_i_1__122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__122_n_0\
    );
\head[4]_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__122_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__122_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__122_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__122_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__68_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__68_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__68_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__101_n_0\
    );
\tail[4]_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__67_n_0\,
      O => \tail[4]_i_4__68_n_0\
    );
\tail[4]_i_5__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__67_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__101_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__101_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__101_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__101_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__101_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_42 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_42 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_42;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_42 is
  signal \head[0]_i_1__124_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__124_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__124_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__124_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__137_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__55_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__68_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__124\ : label is "soft_lutpair1300";
  attribute SOFT_HLUTNM of \head[1]_i_1__124\ : label is "soft_lutpair1300";
  attribute SOFT_HLUTNM of \head[2]_i_1__124\ : label is "soft_lutpair1298";
  attribute SOFT_HLUTNM of \head[3]_i_1__124\ : label is "soft_lutpair1297";
  attribute SOFT_HLUTNM of \head[4]_i_2__33\ : label is "soft_lutpair1297";
  attribute SOFT_HLUTNM of \tail[1]_i_1__124\ : label is "soft_lutpair1299";
  attribute SOFT_HLUTNM of \tail[2]_i_1__124\ : label is "soft_lutpair1299";
  attribute SOFT_HLUTNM of \tail[3]_i_1__124\ : label is "soft_lutpair1296";
  attribute SOFT_HLUTNM of \tail[4]_i_2__68\ : label is "soft_lutpair1296";
  attribute SOFT_HLUTNM of \tail[4]_i_5__68\ : label is "soft_lutpair1298";
begin
\acc_sel_sft_reg[0]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__55_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__124_n_0\
    );
\head[1]_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__124_n_0\
    );
\head[2]_i_1__124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__124_n_0\
    );
\head[3]_i_1__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__124_n_0\
    );
\head[4]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__124_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__124_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__124_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__124_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__55_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__137_n_0\
    );
\tail[4]_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__68_n_0\,
      O => \tail[4]_i_3__55_n_0\
    );
\tail[4]_i_5__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__68_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__137_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__137_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__137_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__137_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__137_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_47 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_47 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_47;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_47 is
  signal \head[0]_i_1__118_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__118_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__118_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__118_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__98_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__66_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__65_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__118\ : label is "soft_lutpair1261";
  attribute SOFT_HLUTNM of \head[1]_i_1__118\ : label is "soft_lutpair1261";
  attribute SOFT_HLUTNM of \head[2]_i_1__118\ : label is "soft_lutpair1258";
  attribute SOFT_HLUTNM of \head[3]_i_1__118\ : label is "soft_lutpair1257";
  attribute SOFT_HLUTNM of \head[4]_i_1__119\ : label is "soft_lutpair1257";
  attribute SOFT_HLUTNM of \i___7_i_1__19\ : label is "soft_lutpair1259";
  attribute SOFT_HLUTNM of \i___9_i_1__19\ : label is "soft_lutpair1259";
  attribute SOFT_HLUTNM of \tail[1]_i_1__118\ : label is "soft_lutpair1260";
  attribute SOFT_HLUTNM of \tail[2]_i_1__118\ : label is "soft_lutpair1260";
  attribute SOFT_HLUTNM of \tail[3]_i_1__118\ : label is "soft_lutpair1256";
  attribute SOFT_HLUTNM of \tail[4]_i_2__65\ : label is "soft_lutpair1256";
  attribute SOFT_HLUTNM of \tail[4]_i_5__65\ : label is "soft_lutpair1258";
begin
\head[0]_i_1__118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__118_n_0\
    );
\head[1]_i_1__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__118_n_0\
    );
\head[2]_i_1__118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__118_n_0\
    );
\head[3]_i_1__118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__118_n_0\
    );
\head[4]_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__118_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__118_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__118_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__118_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__66_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__66_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__66_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__98_n_0\
    );
\tail[4]_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__65_n_0\,
      O => \tail[4]_i_4__66_n_0\
    );
\tail[4]_i_5__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__65_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__98_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__98_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__98_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__98_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__98_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_48 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_48 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_48;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_48 is
  signal \head[0]_i_1__120_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__120_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__120_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__120_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__136_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__53_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__66_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__120\ : label is "soft_lutpair1266";
  attribute SOFT_HLUTNM of \head[1]_i_1__120\ : label is "soft_lutpair1266";
  attribute SOFT_HLUTNM of \head[2]_i_1__120\ : label is "soft_lutpair1264";
  attribute SOFT_HLUTNM of \head[3]_i_1__120\ : label is "soft_lutpair1263";
  attribute SOFT_HLUTNM of \head[4]_i_2__32\ : label is "soft_lutpair1263";
  attribute SOFT_HLUTNM of \tail[1]_i_1__120\ : label is "soft_lutpair1265";
  attribute SOFT_HLUTNM of \tail[2]_i_1__120\ : label is "soft_lutpair1265";
  attribute SOFT_HLUTNM of \tail[3]_i_1__120\ : label is "soft_lutpair1262";
  attribute SOFT_HLUTNM of \tail[4]_i_2__66\ : label is "soft_lutpair1262";
  attribute SOFT_HLUTNM of \tail[4]_i_5__66\ : label is "soft_lutpair1264";
begin
\acc_sel_sft_reg[0]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__53_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__120_n_0\
    );
\head[1]_i_1__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__120_n_0\
    );
\head[2]_i_1__120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__120_n_0\
    );
\head[3]_i_1__120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__120_n_0\
    );
\head[4]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__120_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__120_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__120_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__120_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__53_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__136_n_0\
    );
\tail[4]_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__66_n_0\,
      O => \tail[4]_i_3__53_n_0\
    );
\tail[4]_i_5__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__66_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__136_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__136_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__136_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__136_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__136_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_53 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_53 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_53;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_53 is
  signal \head[0]_i_1__114_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__114_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__114_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__114_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__95_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__64_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__63_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__114\ : label is "soft_lutpair1228";
  attribute SOFT_HLUTNM of \head[1]_i_1__114\ : label is "soft_lutpair1228";
  attribute SOFT_HLUTNM of \head[2]_i_1__114\ : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of \head[3]_i_1__114\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \head[4]_i_1__115\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \i___7_i_1__18\ : label is "soft_lutpair1226";
  attribute SOFT_HLUTNM of \i___9_i_1__18\ : label is "soft_lutpair1226";
  attribute SOFT_HLUTNM of \tail[1]_i_1__114\ : label is "soft_lutpair1227";
  attribute SOFT_HLUTNM of \tail[2]_i_1__114\ : label is "soft_lutpair1227";
  attribute SOFT_HLUTNM of \tail[3]_i_1__114\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of \tail[4]_i_2__63\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of \tail[4]_i_5__63\ : label is "soft_lutpair1225";
begin
\head[0]_i_1__114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__114_n_0\
    );
\head[1]_i_1__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__114_n_0\
    );
\head[2]_i_1__114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__114_n_0\
    );
\head[3]_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__114_n_0\
    );
\head[4]_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__114_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__114_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__114_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__114_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__64_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__64_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__64_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__95_n_0\
    );
\tail[4]_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__63_n_0\,
      O => \tail[4]_i_4__64_n_0\
    );
\tail[4]_i_5__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__63_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__95_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__95_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__95_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__95_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__95_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_54 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_54 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_54;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_54 is
  signal \head[0]_i_1__116_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__116_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__116_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__116_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__135_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__51_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__64_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__116\ : label is "soft_lutpair1233";
  attribute SOFT_HLUTNM of \head[1]_i_1__116\ : label is "soft_lutpair1233";
  attribute SOFT_HLUTNM of \head[2]_i_1__116\ : label is "soft_lutpair1231";
  attribute SOFT_HLUTNM of \head[3]_i_1__116\ : label is "soft_lutpair1230";
  attribute SOFT_HLUTNM of \head[4]_i_2__31\ : label is "soft_lutpair1230";
  attribute SOFT_HLUTNM of \tail[1]_i_1__116\ : label is "soft_lutpair1232";
  attribute SOFT_HLUTNM of \tail[2]_i_1__116\ : label is "soft_lutpair1232";
  attribute SOFT_HLUTNM of \tail[3]_i_1__116\ : label is "soft_lutpair1229";
  attribute SOFT_HLUTNM of \tail[4]_i_2__64\ : label is "soft_lutpair1229";
  attribute SOFT_HLUTNM of \tail[4]_i_5__64\ : label is "soft_lutpair1231";
begin
\acc_sel_sft_reg[0]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__51_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__116_n_0\
    );
\head[1]_i_1__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__116_n_0\
    );
\head[2]_i_1__116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__116_n_0\
    );
\head[3]_i_1__116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__116_n_0\
    );
\head[4]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__116_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__116_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__116_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__116_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__51_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__135_n_0\
    );
\tail[4]_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__64_n_0\,
      O => \tail[4]_i_3__51_n_0\
    );
\tail[4]_i_5__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__64_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__135_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__135_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__135_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__135_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__135_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_59 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_59 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_59;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_59 is
  signal \head[0]_i_1__110_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__110_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__110_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__110_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__92_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__62_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__61_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__110\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \head[1]_i_1__110\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \head[2]_i_1__110\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \head[3]_i_1__110\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \head[4]_i_1__111\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \i___7_i_1__17\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \i___9_i_1__17\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \tail[1]_i_1__110\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \tail[2]_i_1__110\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \tail[3]_i_1__110\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \tail[4]_i_2__61\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \tail[4]_i_5__61\ : label is "soft_lutpair1192";
begin
\head[0]_i_1__110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__110_n_0\
    );
\head[1]_i_1__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__110_n_0\
    );
\head[2]_i_1__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__110_n_0\
    );
\head[3]_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__110_n_0\
    );
\head[4]_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__110_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__110_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__110_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__110_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__62_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__62_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__62_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__92_n_0\
    );
\tail[4]_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__61_n_0\,
      O => \tail[4]_i_4__62_n_0\
    );
\tail[4]_i_5__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__61_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__92_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__92_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__92_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__92_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__92_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_60 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_60 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_60;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_60 is
  signal \head[0]_i_1__112_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__112_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__112_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__112_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__134_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__49_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__62_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__112\ : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \head[1]_i_1__112\ : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \head[2]_i_1__112\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \head[3]_i_1__112\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \head[4]_i_2__30\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \tail[1]_i_1__112\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \tail[2]_i_1__112\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \tail[3]_i_1__112\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \tail[4]_i_2__62\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \tail[4]_i_5__62\ : label is "soft_lutpair1198";
begin
\acc_sel_sft_reg[0]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__49_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__112_n_0\
    );
\head[1]_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__112_n_0\
    );
\head[2]_i_1__112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__112_n_0\
    );
\head[3]_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__112_n_0\
    );
\head[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__112_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__112_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__112_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__112_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__49_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__134_n_0\
    );
\tail[4]_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__62_n_0\,
      O => \tail[4]_i_3__49_n_0\
    );
\tail[4]_i_5__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__62_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__134_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__134_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__134_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__134_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__134_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_65 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_65 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_65;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_65 is
  signal \head[0]_i_1__106_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__106_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__106_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__106_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__60_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__59_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__106\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \head[1]_i_1__106\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \head[2]_i_1__106\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \head[3]_i_1__106\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \head[4]_i_1__107\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \i___7_i_1__16\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \i___9_i_1__16\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \tail[1]_i_1__106\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \tail[2]_i_1__106\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \tail[3]_i_1__106\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \tail[4]_i_2__59\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \tail[4]_i_5__59\ : label is "soft_lutpair1159";
begin
\head[0]_i_1__106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__106_n_0\
    );
\head[1]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__106_n_0\
    );
\head[2]_i_1__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__106_n_0\
    );
\head[3]_i_1__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__106_n_0\
    );
\head[4]_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__106_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__106_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__106_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__106_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__60_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__60_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__60_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__89_n_0\
    );
\tail[4]_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__59_n_0\,
      O => \tail[4]_i_4__60_n_0\
    );
\tail[4]_i_5__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__59_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__89_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__89_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__89_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__89_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__89_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_66 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_66 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_66;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_66 is
  signal \head[0]_i_1__108_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__108_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__108_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__108_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__133_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__47_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__60_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__108\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \head[1]_i_1__108\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \head[2]_i_1__108\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \head[3]_i_1__108\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \head[4]_i_2__29\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \tail[1]_i_1__108\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \tail[2]_i_1__108\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \tail[3]_i_1__108\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \tail[4]_i_2__60\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \tail[4]_i_5__60\ : label is "soft_lutpair1165";
begin
\acc_sel_sft_reg[0]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__47_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__108_n_0\
    );
\head[1]_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__108_n_0\
    );
\head[2]_i_1__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__108_n_0\
    );
\head[3]_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__108_n_0\
    );
\head[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__108_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__108_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__108_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__108_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__47_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__133_n_0\
    );
\tail[4]_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__60_n_0\,
      O => \tail[4]_i_3__47_n_0\
    );
\tail[4]_i_5__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__60_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__133_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__133_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__133_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__133_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__133_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_71 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_71 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_71;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_71 is
  signal \head[0]_i_1__102_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__102_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__102_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__102_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__58_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__57_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__102\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \head[1]_i_1__102\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \head[2]_i_1__102\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \head[3]_i_1__102\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \head[4]_i_1__103\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \i___7_i_1__15\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \i___9_i_1__15\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \tail[1]_i_1__102\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \tail[2]_i_1__102\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \tail[3]_i_1__102\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \tail[4]_i_2__57\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \tail[4]_i_5__57\ : label is "soft_lutpair1126";
begin
\head[0]_i_1__102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__102_n_0\
    );
\head[1]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__102_n_0\
    );
\head[2]_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__102_n_0\
    );
\head[3]_i_1__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__102_n_0\
    );
\head[4]_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__102_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__102_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__102_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__102_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__58_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__58_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__58_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__86_n_0\
    );
\tail[4]_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__57_n_0\,
      O => \tail[4]_i_4__58_n_0\
    );
\tail[4]_i_5__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__57_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__86_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__86_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__86_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__86_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__86_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_72 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_72 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_72;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_72 is
  signal \head[0]_i_1__104_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__104_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__104_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__104_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__132_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__45_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__58_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__104\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \head[1]_i_1__104\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \head[2]_i_1__104\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \head[3]_i_1__104\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \head[4]_i_2__28\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \tail[1]_i_1__104\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \tail[2]_i_1__104\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \tail[3]_i_1__104\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \tail[4]_i_2__58\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \tail[4]_i_5__58\ : label is "soft_lutpair1132";
begin
\acc_sel_sft_reg[0]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__45_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__104_n_0\
    );
\head[1]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__104_n_0\
    );
\head[2]_i_1__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__104_n_0\
    );
\head[3]_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__104_n_0\
    );
\head[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__104_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__104_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__104_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__104_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__45_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__132_n_0\
    );
\tail[4]_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__58_n_0\,
      O => \tail[4]_i_3__45_n_0\
    );
\tail[4]_i_5__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__58_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__132_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__132_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__132_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__132_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__132_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_77 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_77 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_77;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_77 is
  signal \head[0]_i_1__98_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__98_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__98_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__98_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__56_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__55_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__98\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \head[1]_i_1__98\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \head[2]_i_1__98\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \head[3]_i_1__98\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \head[4]_i_1__99\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \i___7_i_1__14\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \i___9_i_1__14\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \tail[1]_i_1__98\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \tail[2]_i_1__98\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \tail[3]_i_1__98\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \tail[4]_i_2__55\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \tail[4]_i_5__55\ : label is "soft_lutpair1093";
begin
\head[0]_i_1__98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__98_n_0\
    );
\head[1]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__98_n_0\
    );
\head[2]_i_1__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__98_n_0\
    );
\head[3]_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__98_n_0\
    );
\head[4]_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__98_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__98_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__98_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__98_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__56_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__56_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__56_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__83_n_0\
    );
\tail[4]_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__55_n_0\,
      O => \tail[4]_i_4__56_n_0\
    );
\tail[4]_i_5__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__55_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__83_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__83_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__83_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__83_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__83_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_78 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_78 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_78;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_78 is
  signal \head[0]_i_1__100_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__100_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__100_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__100_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__131_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__43_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__56_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__100\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \head[1]_i_1__100\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \head[2]_i_1__100\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \head[3]_i_1__100\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \head[4]_i_2__27\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \tail[1]_i_1__100\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \tail[2]_i_1__100\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \tail[3]_i_1__100\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \tail[4]_i_2__56\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \tail[4]_i_5__56\ : label is "soft_lutpair1099";
begin
\acc_sel_sft_reg[0]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__43_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__100_n_0\
    );
\head[1]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__100_n_0\
    );
\head[2]_i_1__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__100_n_0\
    );
\head[3]_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__100_n_0\
    );
\head[4]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__100_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__100_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__100_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__100_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__43_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__131_n_0\
    );
\tail[4]_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__56_n_0\,
      O => \tail[4]_i_3__43_n_0\
    );
\tail[4]_i_5__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__56_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__131_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__131_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__131_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__131_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__131_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_83 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_83 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_83;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_83 is
  signal \head[0]_i_1__94_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__94_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__94_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__94_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__54_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__53_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__94\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \head[1]_i_1__94\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \head[2]_i_1__94\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \head[3]_i_1__94\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \head[4]_i_1__95\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \i___7_i_1__13\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \i___9_i_1__13\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \tail[1]_i_1__94\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \tail[2]_i_1__94\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \tail[3]_i_1__94\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \tail[4]_i_2__53\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \tail[4]_i_5__53\ : label is "soft_lutpair1060";
begin
\head[0]_i_1__94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__94_n_0\
    );
\head[1]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__94_n_0\
    );
\head[2]_i_1__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__94_n_0\
    );
\head[3]_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__94_n_0\
    );
\head[4]_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__94_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__94_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__94_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__94_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__54_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__54_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__54_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__80_n_0\
    );
\tail[4]_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__53_n_0\,
      O => \tail[4]_i_4__54_n_0\
    );
\tail[4]_i_5__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__53_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__80_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__80_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__80_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__80_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__80_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_84 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_84 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_84;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_84 is
  signal \head[0]_i_1__96_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__96_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__96_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__96_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__130_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__41_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__54_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__96\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \head[1]_i_1__96\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \head[2]_i_1__96\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \head[3]_i_1__96\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \head[4]_i_2__26\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \tail[1]_i_1__96\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \tail[2]_i_1__96\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \tail[3]_i_1__96\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \tail[4]_i_2__54\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \tail[4]_i_5__54\ : label is "soft_lutpair1066";
begin
\acc_sel_sft_reg[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__41_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__96_n_0\
    );
\head[1]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__96_n_0\
    );
\head[2]_i_1__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__96_n_0\
    );
\head[3]_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__96_n_0\
    );
\head[4]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__96_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__96_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__96_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__96_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__41_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__130_n_0\
    );
\tail[4]_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__54_n_0\,
      O => \tail[4]_i_3__41_n_0\
    );
\tail[4]_i_5__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__54_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__130_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__130_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__130_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__130_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__130_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_89 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_89 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_89;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_89 is
  signal \head[0]_i_1__138_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__138_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__138_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__138_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__113_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__76_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__75_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__138\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \head[1]_i_1__138\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \head[2]_i_1__138\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \head[3]_i_1__138\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \head[4]_i_1__139\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \i___7_i_1__24\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \i___9_i_1__24\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \tail[1]_i_1__138\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \tail[2]_i_1__138\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \tail[3]_i_1__138\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \tail[4]_i_2__75\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \tail[4]_i_5__75\ : label is "soft_lutpair1027";
begin
\head[0]_i_1__138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__138_n_0\
    );
\head[1]_i_1__138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__138_n_0\
    );
\head[2]_i_1__138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__138_n_0\
    );
\head[3]_i_1__138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__138_n_0\
    );
\head[4]_i_1__139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__138_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__138_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__138_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__138_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__76_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__76_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__76_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__113_n_0\
    );
\tail[4]_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__75_n_0\,
      O => \tail[4]_i_4__76_n_0\
    );
\tail[4]_i_5__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__75_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__113_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__113_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__113_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__113_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__113_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_90 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_90 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_90;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_90 is
  signal \head[0]_i_1__140_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__140_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__140_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__140_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__141_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__63_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__76_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__140\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \head[1]_i_1__140\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \head[2]_i_1__140\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \head[3]_i_1__140\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \head[4]_i_2__37\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \tail[1]_i_1__140\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \tail[2]_i_1__140\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \tail[3]_i_1__140\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \tail[4]_i_2__76\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \tail[4]_i_5__76\ : label is "soft_lutpair1033";
begin
\acc_sel_sft_reg[0]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__63_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__140_n_0\
    );
\head[1]_i_1__140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__140_n_0\
    );
\head[2]_i_1__140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__140_n_0\
    );
\head[3]_i_1__140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__140_n_0\
    );
\head[4]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__140_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__140_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__140_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__140_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__63_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__141_n_0\
    );
\tail[4]_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__76_n_0\,
      O => \tail[4]_i_3__63_n_0\
    );
\tail[4]_i_5__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__76_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__141_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__141_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__141_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__141_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__141_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_95 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_95 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_95;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_95 is
  signal \head[0]_i_1__134_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__134_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__134_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__134_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__110_n_0\ : STD_LOGIC;
  signal \tail[4]_i_4__74_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__73_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__134\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \head[1]_i_1__134\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \head[2]_i_1__134\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \head[3]_i_1__134\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \head[4]_i_1__135\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \i___7_i_1__23\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \i___9_i_1__23\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \tail[1]_i_1__134\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \tail[2]_i_1__134\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \tail[3]_i_1__134\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \tail[4]_i_2__73\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \tail[4]_i_5__73\ : label is "soft_lutpair994";
begin
\head[0]_i_1__134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__134_n_0\
    );
\head[1]_i_1__134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__134_n_0\
    );
\head[2]_i_1__134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__134_n_0\
    );
\head[3]_i_1__134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__134_n_0\
    );
\head[4]_i_1__135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__0__0\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__134_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__134_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__134_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__134_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__0__0\(4),
      Q => head_MSB,
      R => SR(0)
    );
\i___7_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[4]_i_4__74_n_0\,
      O => \head_reg[4]_0\
    );
\i___9_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tail[4]_i_4__74_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_1\
    );
\tail[0]_i_1__134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\tail[1]_i_1__134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\tail[2]_i_1__134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\tail[3]_i_1__134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\tail[4]_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8A2A"
    )
        port map (
      I0 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I1 => \tail_reg[0]_0\,
      I2 => \tail[4]_i_4__74_n_0\,
      I3 => head_MSB,
      I4 => tail_MSB,
      O => \tail[4]_i_1__110_n_0\
    );
\tail[4]_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__0\(4)
    );
\tail[4]_i_4__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__73_n_0\,
      O => \tail[4]_i_4__74_n_0\
    );
\tail[4]_i_5__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__73_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__110_n_0\,
      D => \p_0_in__0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__110_n_0\,
      D => \p_0_in__0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__110_n_0\,
      D => \p_0_in__0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__110_n_0\,
      D => \p_0_in__0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__110_n_0\,
      D => \p_0_in__0\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_fifo_96 is
  port (
    \head_reg[4]_0\ : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_fifo_96 : entity is "fifo";
end design_1_eyeriss_top_0_0_fifo_96;

architecture STRUCTURE of design_1_eyeriss_top_0_0_fifo_96 is
  signal \head[0]_i_1__136_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__136_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__136_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__136_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \tail[4]_i_1__140_n_0\ : STD_LOGIC;
  signal \tail[4]_i_3__61_n_0\ : STD_LOGIC;
  signal \tail[4]_i_5__74_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[0]_i_1__136\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \head[1]_i_1__136\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \head[2]_i_1__136\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \head[3]_i_1__136\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \head[4]_i_2__36\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \tail[1]_i_1__136\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \tail[2]_i_1__136\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \tail[3]_i_1__136\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \tail[4]_i_2__74\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \tail[4]_i_5__74\ : label is "soft_lutpair1000";
begin
\acc_sel_sft_reg[0]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \tail[4]_i_3__61_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[4]_0\
    );
\head[0]_i_1__136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__136_n_0\
    );
\head[1]_i_1__136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__136_n_0\
    );
\head[2]_i_1__136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__136_n_0\
    );
\head[3]_i_1__136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__136_n_0\
    );
\head[4]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__136_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__136_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__136_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__136_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\tail[1]_i_1__136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\tail[2]_i_1__136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__3\(2)
    );
\tail[3]_i_1__136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__3\(3)
    );
\tail[4]_i_1__140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008888808808888"
    )
        port map (
      I0 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      I1 => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[4]_i_3__61_n_0\,
      I5 => \tail_reg[0]_0\,
      O => \tail[4]_i_1__140_n_0\
    );
\tail[4]_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__3\(4)
    );
\tail[4]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail[4]_i_5__74_n_0\,
      O => \tail[4]_i_3__61_n_0\
    );
\tail[4]_i_5__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[0]\,
      O => \tail[4]_i_5__74_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__140_n_0\,
      D => \p_0_in__3\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__140_n_0\,
      D => \p_0_in__3\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__140_n_0\,
      D => \p_0_in__3\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__140_n_0\,
      D => \p_0_in__3\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[4]_i_1__140_n_0\,
      D => \p_0_in__3\(4),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0\ is
  signal \head[0]_i_1__127_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__127_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__127_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__127_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__128_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__34_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__20_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__34_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__21_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__21_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__20_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__127\ : label is "soft_lutpair1345";
  attribute SOFT_HLUTNM of \head[2]_i_1__127\ : label is "soft_lutpair1345";
  attribute SOFT_HLUTNM of \head[3]_i_1__127\ : label is "soft_lutpair1341";
  attribute SOFT_HLUTNM of \head[4]_i_1__128\ : label is "soft_lutpair1341";
  attribute SOFT_HLUTNM of \head[7]_i_1__34\ : label is "soft_lutpair1343";
  attribute SOFT_HLUTNM of \head[8]_i_2__34\ : label is "soft_lutpair1343";
  attribute SOFT_HLUTNM of \head[8]_i_3__34\ : label is "soft_lutpair1339";
  attribute SOFT_HLUTNM of \tail[1]_i_1__127\ : label is "soft_lutpair1344";
  attribute SOFT_HLUTNM of \tail[2]_i_1__127\ : label is "soft_lutpair1344";
  attribute SOFT_HLUTNM of \tail[3]_i_1__127\ : label is "soft_lutpair1340";
  attribute SOFT_HLUTNM of \tail[4]_i_1__105\ : label is "soft_lutpair1340";
  attribute SOFT_HLUTNM of \tail[7]_i_1__34\ : label is "soft_lutpair1342";
  attribute SOFT_HLUTNM of \tail[8]_i_2__34\ : label is "soft_lutpair1342";
  attribute SOFT_HLUTNM of \tail[8]_i_4__21\ : label is "soft_lutpair1339";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__127_n_0\
    );
\head[1]_i_1__127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__127_n_0\
    );
\head[2]_i_1__127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__127_n_0\
    );
\head[3]_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__127_n_0\
    );
\head[4]_i_1__128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__128_n_0\
    );
\head[5]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__34_n_0\
    );
\head[6]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__34_n_0\,
      O => \head[6]_i_1__34_n_0\
    );
\head[7]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__34_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__34_n_0\
    );
\head[8]_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__34_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__21_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__34_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__127_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__127_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__127_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__127_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__128_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__34_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__34_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__34_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1_0\(0)
    );
\tail[1]_i_1__127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1_0\(1)
    );
\tail[2]_i_1__127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1_0\(2)
    );
\tail[3]_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1_0\(3)
    );
\tail[4]_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1_0\(4)
    );
\tail[5]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1_0\(5)
    );
\tail[6]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__21_n_0\,
      O => \p_0_in__1_0\(6)
    );
\tail[7]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__21_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1_0\(7)
    );
\tail[8]_i_10__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__20_n_0\
    );
\tail[8]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__34_n_0\
    );
\tail[8]_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__21_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1_0\(8)
    );
\tail[8]_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__21_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__21_n_0\
    );
\tail[8]_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__20_n_0\,
      I5 => \tail[8]_i_10__20_n_0\,
      O => \tail[8]_i_8__21_n_0\
    );
\tail[8]_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__20_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__34_n_0\,
      D => \p_0_in__1_0\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_104\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \tail[8]_i_10__24\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_104\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_104\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_104\ is
  signal \head[0]_i_1__131_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__131_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__131_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__131_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__132_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__35_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__35_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__35_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__35_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__21_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__35_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__22_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__22_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__21_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__131\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \head[2]_i_1__131\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \head[3]_i_1__131\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \head[4]_i_1__132\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \head[7]_i_1__35\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \head[8]_i_2__35\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \head[8]_i_3__35\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \tail[1]_i_1__131\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \tail[2]_i_1__131\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \tail[3]_i_1__131\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \tail[4]_i_1__108\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \tail[7]_i_1__35\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \tail[8]_i_2__35\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \tail[8]_i_4__22\ : label is "soft_lutpair974";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__131_n_0\
    );
\head[1]_i_1__131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__131_n_0\
    );
\head[2]_i_1__131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__131_n_0\
    );
\head[3]_i_1__131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__131_n_0\
    );
\head[4]_i_1__132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__132_n_0\
    );
\head[5]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__35_n_0\
    );
\head[6]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__35_n_0\,
      O => \head[6]_i_1__35_n_0\
    );
\head[7]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__35_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__35_n_0\
    );
\head[8]_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__35_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__22_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__35_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__131_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__131_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__131_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__131_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__132_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__35_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__35_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__35_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__22_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__22_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__21_n_0\
    );
\tail[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I1 => \tail[8]_i_10__24\(0),
      I2 => \tail[8]_i_10__24\(2),
      I3 => \tail[8]_i_10__24\(1),
      O => \tail_reg[8]_0\
    );
\tail[8]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__35_n_0\
    );
\tail[8]_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__22_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__22_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__22_n_0\
    );
\tail[8]_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__21_n_0\,
      I5 => \tail[8]_i_10__21_n_0\,
      O => \tail[8]_i_8__22_n_0\
    );
\tail[8]_i_9__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__21_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__35_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_110\ is
  port (
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \tail[8]_i_7__24\ : in STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_110\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_110\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_110\ is
  signal \head[0]_i_1__91_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__91_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__91_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__91_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__92_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__25_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \tail[8]_i_12_n_0\ : STD_LOGIC;
  signal \tail[8]_i_13_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__25_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__12_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__11_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__91\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \head[2]_i_1__91\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \head[3]_i_1__91\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \head[4]_i_1__92\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \head[7]_i_1__25\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \head[8]_i_2__25\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \head[8]_i_3__25\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \tail[1]_i_1__91\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \tail[2]_i_1__91\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \tail[3]_i_1__91\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \tail[4]_i_1__78\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \tail[7]_i_1__25\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \tail[8]_i_2__25\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \tail[8]_i_4__12\ : label is "soft_lutpair941";
begin
  \tail_reg[8]_0\(0) <= \^tail_reg[8]_0\(0);
\head[0]_i_1__91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__91_n_0\
    );
\head[1]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__91_n_0\
    );
\head[2]_i_1__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__91_n_0\
    );
\head[3]_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__91_n_0\
    );
\head[4]_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__92_n_0\
    );
\head[5]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__25_n_0\
    );
\head[6]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__25_n_0\,
      O => \head[6]_i_1__25_n_0\
    );
\head[7]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__25_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__25_n_0\
    );
\head[8]_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__25_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_9__11_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__25_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__91_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__91_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__91_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__91_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__92_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__25_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__25_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__25_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__12_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__12_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \tail[8]_i_13_n_0\,
      I1 => \tail[8]_i_7__24\,
      I2 => \wght_ready_PE2xbus_flatten[2]_45\(5),
      I3 => \wght_ready_PE2xbus_flatten[2]_45\(4),
      I4 => \wght_ready_PE2xbus_flatten[2]_45\(7),
      I5 => \wght_ready_PE2xbus_flatten[2]_45\(6),
      O => wght_ready_xbus2ybus_flatten(0)
    );
\tail[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_11__0_n_0\
    );
\tail[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_12_n_0\
    );
\tail[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^tail_reg[8]_0\(0),
      I1 => \wght_ready_PE2xbus_flatten[2]_45\(2),
      I2 => \wght_ready_PE2xbus_flatten[2]_45\(3),
      I3 => \wght_ready_PE2xbus_flatten[2]_45\(0),
      I4 => \wght_ready_PE2xbus_flatten[2]_45\(1),
      O => \tail[8]_i_13_n_0\
    );
\tail[8]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^tail_reg[8]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__25_n_0\
    );
\tail[8]_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__12_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_9__11_n_0\,
      O => \^tail_reg[8]_0\(0)
    );
\tail[8]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__12_n_0\
    );
\tail[8]_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_11__0_n_0\,
      I5 => \tail[8]_i_12_n_0\,
      O => \tail[8]_i_9__11_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__25_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_116\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_116\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_116\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_116\ is
  signal \head[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__75_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__75_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__21_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__7_n_0\ : STD_LOGIC;
  signal \i___10_i_4__7_n_0\ : STD_LOGIC;
  signal \i___10_i_5__8_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__21_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__75\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \head[2]_i_1__75\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \head[3]_i_1__75\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \head[4]_i_1__76\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \head[7]_i_1__21\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \head[8]_i_2__21\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \head[8]_i_3__21\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \i___10_i_2__8\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \tail[1]_i_1__75\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \tail[2]_i_1__75\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \tail[3]_i_1__75\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \tail[4]_i_1__63\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \tail[7]_i_1__21\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \tail[8]_i_2__21\ : label is "soft_lutpair911";
begin
\head[0]_i_1__75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__75_n_0\
    );
\head[1]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__75_n_0\
    );
\head[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__75_n_0\
    );
\head[3]_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__75_n_0\
    );
\head[4]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__76_n_0\
    );
\head[5]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__21_n_0\
    );
\head[6]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__21_n_0\,
      O => \head[6]_i_1__21_n_0\
    );
\head[7]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__21_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__21_n_0\
    );
\head[8]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__21_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__7_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__21_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__75_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__75_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__75_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__75_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__76_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__21_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__21_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__21_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__7_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__7_n_0\,
      I5 => \i___10_i_5__8_n_0\,
      O => \i___10_i_3__7_n_0\
    );
\i___10_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__7_n_0\
    );
\i___10_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__8_n_0\
    );
\tail[0]_i_1__75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__21_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__21_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__21_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__21_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_122\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_122\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_122\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_122\ is
  signal \head[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__71_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__71_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__20_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__6_n_0\ : STD_LOGIC;
  signal \i___10_i_4__6_n_0\ : STD_LOGIC;
  signal \i___10_i_5__7_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__20_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__71\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \head[2]_i_1__71\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \head[3]_i_1__71\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \head[4]_i_1__72\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \head[7]_i_1__20\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \head[8]_i_2__20\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \head[8]_i_3__20\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \i___10_i_2__7\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \tail[1]_i_1__71\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \tail[2]_i_1__71\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \tail[3]_i_1__71\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \tail[4]_i_1__59\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \tail[7]_i_1__20\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \tail[8]_i_2__20\ : label is "soft_lutpair875";
begin
\head[0]_i_1__71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__71_n_0\
    );
\head[1]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__71_n_0\
    );
\head[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__71_n_0\
    );
\head[3]_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__71_n_0\
    );
\head[4]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__72_n_0\
    );
\head[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__20_n_0\
    );
\head[6]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__20_n_0\,
      O => \head[6]_i_1__20_n_0\
    );
\head[7]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__20_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__20_n_0\
    );
\head[8]_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__20_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__6_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__20_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__71_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__71_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__71_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__71_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__72_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__20_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__20_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__20_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__6_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__6_n_0\,
      I5 => \i___10_i_5__7_n_0\,
      O => \i___10_i_3__6_n_0\
    );
\i___10_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__6_n_0\
    );
\i___10_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__7_n_0\
    );
\tail[0]_i_1__71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__20_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__20_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__20_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__20_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_128\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_128\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_128\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_128\ is
  signal \head[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__67_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__67_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__68_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__19_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__5_n_0\ : STD_LOGIC;
  signal \i___10_i_4__5_n_0\ : STD_LOGIC;
  signal \i___10_i_5__6_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__19_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__67\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \head[2]_i_1__67\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \head[3]_i_1__67\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \head[4]_i_1__68\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \head[7]_i_1__19\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \head[8]_i_2__19\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \head[8]_i_3__19\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \i___10_i_2__6\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \tail[1]_i_1__67\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \tail[2]_i_1__67\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \tail[3]_i_1__67\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \tail[4]_i_1__55\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \tail[7]_i_1__19\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \tail[8]_i_2__19\ : label is "soft_lutpair839";
begin
\head[0]_i_1__67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__67_n_0\
    );
\head[1]_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__67_n_0\
    );
\head[2]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__67_n_0\
    );
\head[3]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__67_n_0\
    );
\head[4]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__68_n_0\
    );
\head[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__19_n_0\
    );
\head[6]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__19_n_0\,
      O => \head[6]_i_1__19_n_0\
    );
\head[7]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__19_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__19_n_0\
    );
\head[8]_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__19_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__5_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__19_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__67_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__67_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__67_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__67_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__68_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__19_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__19_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__19_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__5_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__5_n_0\,
      I5 => \i___10_i_5__6_n_0\,
      O => \i___10_i_3__5_n_0\
    );
\i___10_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__5_n_0\
    );
\i___10_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__6_n_0\
    );
\tail[0]_i_1__67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__19_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__19_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__19_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__19_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_134\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_134\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_134\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_134\ is
  signal \head[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__63_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__63_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__64_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__18_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__4_n_0\ : STD_LOGIC;
  signal \i___10_i_4__4_n_0\ : STD_LOGIC;
  signal \i___10_i_5__5_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__18_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__63\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \head[2]_i_1__63\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \head[3]_i_1__63\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \head[4]_i_1__64\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \head[7]_i_1__18\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \head[8]_i_2__18\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \head[8]_i_3__18\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \i___10_i_2__5\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \tail[1]_i_1__63\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \tail[2]_i_1__63\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \tail[3]_i_1__63\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \tail[4]_i_1__51\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \tail[7]_i_1__18\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \tail[8]_i_2__18\ : label is "soft_lutpair803";
begin
\head[0]_i_1__63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__63_n_0\
    );
\head[1]_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__63_n_0\
    );
\head[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__63_n_0\
    );
\head[3]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__63_n_0\
    );
\head[4]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__64_n_0\
    );
\head[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__18_n_0\
    );
\head[6]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__18_n_0\,
      O => \head[6]_i_1__18_n_0\
    );
\head[7]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__18_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__18_n_0\
    );
\head[8]_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__18_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__4_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__18_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__63_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__63_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__63_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__63_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__64_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__18_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__18_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__18_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__4_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__4_n_0\,
      I5 => \i___10_i_5__5_n_0\,
      O => \i___10_i_3__4_n_0\
    );
\i___10_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__4_n_0\
    );
\i___10_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__5_n_0\
    );
\tail[0]_i_1__63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__18_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__18_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__18_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__18_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_140\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_140\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_140\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_140\ is
  signal \head[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__59_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__59_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__17_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__3_n_0\ : STD_LOGIC;
  signal \i___10_i_4__3_n_0\ : STD_LOGIC;
  signal \i___10_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__17_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__59\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \head[2]_i_1__59\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \head[3]_i_1__59\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \head[4]_i_1__60\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \head[7]_i_1__17\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \head[8]_i_2__17\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \head[8]_i_3__17\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \i___10_i_2__4\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \tail[1]_i_1__59\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \tail[2]_i_1__59\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \tail[3]_i_1__59\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \tail[4]_i_1__47\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \tail[7]_i_1__17\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \tail[8]_i_2__17\ : label is "soft_lutpair767";
begin
\head[0]_i_1__59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__59_n_0\
    );
\head[1]_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__59_n_0\
    );
\head[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__59_n_0\
    );
\head[3]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__59_n_0\
    );
\head[4]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__60_n_0\
    );
\head[5]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__17_n_0\
    );
\head[6]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__17_n_0\,
      O => \head[6]_i_1__17_n_0\
    );
\head[7]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__17_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__17_n_0\
    );
\head[8]_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__17_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__3_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__17_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__59_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__59_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__59_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__59_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__60_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__17_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__17_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__17_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__3_n_0\,
      I5 => \i___10_i_5__4_n_0\,
      O => \i___10_i_3__3_n_0\
    );
\i___10_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__3_n_0\
    );
\i___10_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__4_n_0\
    );
\tail[0]_i_1__59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__17_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__17_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__17_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__17_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_146\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_146\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_146\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_146\ is
  signal \head[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__55_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__55_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__16_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__2_n_0\ : STD_LOGIC;
  signal \i___10_i_4__2_n_0\ : STD_LOGIC;
  signal \i___10_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__16_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__55\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \head[2]_i_1__55\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \head[3]_i_1__55\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \head[4]_i_1__56\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \head[7]_i_1__16\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \head[8]_i_2__16\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \head[8]_i_3__16\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \i___10_i_2__3\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \tail[1]_i_1__55\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \tail[2]_i_1__55\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \tail[3]_i_1__55\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \tail[4]_i_1__43\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \tail[7]_i_1__16\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \tail[8]_i_2__16\ : label is "soft_lutpair731";
begin
\head[0]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__55_n_0\
    );
\head[1]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__55_n_0\
    );
\head[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__55_n_0\
    );
\head[3]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__55_n_0\
    );
\head[4]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__56_n_0\
    );
\head[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__16_n_0\
    );
\head[6]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__16_n_0\,
      O => \head[6]_i_1__16_n_0\
    );
\head[7]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__16_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__16_n_0\
    );
\head[8]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__16_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__2_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__16_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__55_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__55_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__55_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__55_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__56_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__16_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__16_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__16_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__2_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__2_n_0\,
      I5 => \i___10_i_5__3_n_0\,
      O => \i___10_i_3__2_n_0\
    );
\i___10_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__2_n_0\
    );
\i___10_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__3_n_0\
    );
\tail[0]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__16_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__16_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__16_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__16_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_152\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_152\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_152\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_152\ is
  signal \head[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__51_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__51_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__15_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__1_n_0\ : STD_LOGIC;
  signal \i___10_i_4__1_n_0\ : STD_LOGIC;
  signal \i___10_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__15_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__51\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \head[2]_i_1__51\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \head[3]_i_1__51\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \head[4]_i_1__52\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \head[7]_i_1__15\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \head[8]_i_2__15\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \head[8]_i_3__15\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \i___10_i_2__2\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \tail[1]_i_1__51\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \tail[2]_i_1__51\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \tail[3]_i_1__51\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \tail[4]_i_1__39\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \tail[7]_i_1__15\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \tail[8]_i_2__15\ : label is "soft_lutpair695";
begin
\head[0]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__51_n_0\
    );
\head[1]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__51_n_0\
    );
\head[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__51_n_0\
    );
\head[3]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__51_n_0\
    );
\head[4]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__52_n_0\
    );
\head[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__15_n_0\
    );
\head[6]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__15_n_0\,
      O => \head[6]_i_1__15_n_0\
    );
\head[7]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__15_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__15_n_0\
    );
\head[8]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__15_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__1_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__15_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__51_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__51_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__51_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__51_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__52_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__15_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__15_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__15_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__1_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__1_n_0\,
      I5 => \i___10_i_5__2_n_0\,
      O => \i___10_i_3__1_n_0\
    );
\i___10_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__1_n_0\
    );
\i___10_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__2_n_0\
    );
\tail[0]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__15_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__15_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__15_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__15_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_158\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_158\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_158\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_158\ is
  signal \head[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__14_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__0_n_0\ : STD_LOGIC;
  signal \i___10_i_4__0_n_0\ : STD_LOGIC;
  signal \i___10_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__14_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__47\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \head[2]_i_1__47\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \head[3]_i_1__47\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \head[4]_i_1__48\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \head[7]_i_1__14\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \head[8]_i_2__14\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \head[8]_i_3__14\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \i___10_i_2__1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \tail[1]_i_1__47\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \tail[2]_i_1__47\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \tail[3]_i_1__47\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \tail[4]_i_1__35\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \tail[7]_i_1__14\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \tail[8]_i_2__14\ : label is "soft_lutpair659";
begin
\head[0]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__47_n_0\
    );
\head[1]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__47_n_0\
    );
\head[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__47_n_0\
    );
\head[3]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__47_n_0\
    );
\head[4]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__48_n_0\
    );
\head[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__14_n_0\
    );
\head[6]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__14_n_0\,
      O => \head[6]_i_1__14_n_0\
    );
\head[7]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__14_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__14_n_0\
    );
\head[8]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__14_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__0_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__14_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__47_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__47_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__47_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__47_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__48_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__14_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__14_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__14_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__0_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__0_n_0\,
      I5 => \i___10_i_5__1_n_0\,
      O => \i___10_i_3__0_n_0\
    );
\i___10_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__0_n_0\
    );
\i___10_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__1_n_0\
    );
\tail[0]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__14_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__14_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__14_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__14_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_164\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_164\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_164\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_164\ is
  signal \head[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__13_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3_n_0\ : STD_LOGIC;
  signal \i___10_i_4_n_0\ : STD_LOGIC;
  signal \i___10_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__13_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__43\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \head[2]_i_1__43\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \head[3]_i_1__43\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \head[4]_i_1__44\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \head[7]_i_1__13\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \head[8]_i_2__13\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \head[8]_i_3__13\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \i___10_i_2__0\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \tail[1]_i_1__43\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \tail[2]_i_1__43\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \tail[3]_i_1__43\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \tail[4]_i_1__31\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \tail[7]_i_1__13\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \tail[8]_i_2__13\ : label is "soft_lutpair623";
begin
\head[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__43_n_0\
    );
\head[1]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__43_n_0\
    );
\head[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__43_n_0\
    );
\head[3]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__43_n_0\
    );
\head[4]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__44_n_0\
    );
\head[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__13_n_0\
    );
\head[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__13_n_0\,
      O => \head[6]_i_1__13_n_0\
    );
\head[7]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__13_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__13_n_0\
    );
\head[8]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__13_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__13_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__43_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__43_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__43_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__43_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__44_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__13_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__13_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__13_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4_n_0\,
      I5 => \i___10_i_5__0_n_0\,
      O => \i___10_i_3_n_0\
    );
\i___10_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4_n_0\
    );
\i___10_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__0_n_0\
    );
\tail[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__13_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__13_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__13_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__13_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_170\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_170\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_170\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_170\ is
  signal \head[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__87_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__87_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__24_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__10_n_0\ : STD_LOGIC;
  signal \i___10_i_4__10_n_0\ : STD_LOGIC;
  signal \i___10_i_5__11_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__24_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__87\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \head[2]_i_1__87\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \head[3]_i_1__87\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \head[4]_i_1__88\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \head[7]_i_1__24\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \head[8]_i_2__24\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \head[8]_i_3__24\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \i___10_i_2__11\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \tail[1]_i_1__87\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \tail[2]_i_1__87\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \tail[3]_i_1__87\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \tail[4]_i_1__75\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \tail[7]_i_1__24\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \tail[8]_i_2__24\ : label is "soft_lutpair587";
begin
\head[0]_i_1__87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__87_n_0\
    );
\head[1]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__87_n_0\
    );
\head[2]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__87_n_0\
    );
\head[3]_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__87_n_0\
    );
\head[4]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__88_n_0\
    );
\head[5]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__24_n_0\
    );
\head[6]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__24_n_0\,
      O => \head[6]_i_1__24_n_0\
    );
\head[7]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__24_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__24_n_0\
    );
\head[8]_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__24_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__10_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__24_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__87_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__87_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__87_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__87_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__88_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__24_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__24_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__24_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__10_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__10_n_0\,
      I5 => \i___10_i_5__11_n_0\,
      O => \i___10_i_3__10_n_0\
    );
\i___10_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__10_n_0\
    );
\i___10_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__11_n_0\
    );
\tail[0]_i_1__87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__24_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__24_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__24_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__24_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_176\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_176\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_176\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_176\ is
  signal \head[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__83_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__83_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__23_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__23_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__23_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__23_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__9_n_0\ : STD_LOGIC;
  signal \i___10_i_4__9_n_0\ : STD_LOGIC;
  signal \i___10_i_5__10_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__23_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__83\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \head[2]_i_1__83\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \head[3]_i_1__83\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \head[4]_i_1__84\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \head[7]_i_1__23\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \head[8]_i_2__23\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \head[8]_i_3__23\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \i___10_i_2__10\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \tail[1]_i_1__83\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \tail[2]_i_1__83\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \tail[3]_i_1__83\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \tail[4]_i_1__71\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \tail[7]_i_1__23\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \tail[8]_i_2__23\ : label is "soft_lutpair551";
begin
\head[0]_i_1__83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__83_n_0\
    );
\head[1]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__83_n_0\
    );
\head[2]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__83_n_0\
    );
\head[3]_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__83_n_0\
    );
\head[4]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__84_n_0\
    );
\head[5]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__23_n_0\
    );
\head[6]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__23_n_0\,
      O => \head[6]_i_1__23_n_0\
    );
\head[7]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__23_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__23_n_0\
    );
\head[8]_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__23_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__9_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__23_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__83_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__83_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__83_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__83_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__84_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__23_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__23_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__23_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__9_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__9_n_0\,
      I5 => \i___10_i_5__10_n_0\,
      O => \i___10_i_3__9_n_0\
    );
\i___10_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__9_n_0\
    );
\i___10_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__10_n_0\
    );
\tail[0]_i_1__83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__23_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__23_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__23_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__23_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_182\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_182\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_182\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_182\ is
  signal \head[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__79_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__79_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__22_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_3__8_n_0\ : STD_LOGIC;
  signal \i___10_i_4__8_n_0\ : STD_LOGIC;
  signal \i___10_i_5__9_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__22_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__79\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \head[2]_i_1__79\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \head[3]_i_1__79\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \head[4]_i_1__80\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \head[7]_i_1__22\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \head[8]_i_2__22\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \head[8]_i_3__22\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \i___10_i_2__9\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \tail[1]_i_1__79\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \tail[2]_i_1__79\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \tail[3]_i_1__79\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \tail[4]_i_1__67\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \tail[7]_i_1__22\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \tail[8]_i_2__22\ : label is "soft_lutpair515";
begin
\head[0]_i_1__79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__79_n_0\
    );
\head[1]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__79_n_0\
    );
\head[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__79_n_0\
    );
\head[3]_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__79_n_0\
    );
\head[4]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__80_n_0\
    );
\head[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__22_n_0\
    );
\head[6]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__22_n_0\,
      O => \head[6]_i_1__22_n_0\
    );
\head[7]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__22_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__22_n_0\
    );
\head[8]_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__22_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_3__8_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__22_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__79_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__79_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__79_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__79_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__80_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__22_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__22_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__22_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_3__8_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_4__8_n_0\,
      I5 => \i___10_i_5__9_n_0\,
      O => \i___10_i_3__8_n_0\
    );
\i___10_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_4__8_n_0\
    );
\i___10_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_5__9_n_0\
    );
\tail[0]_i_1__79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__22_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__22_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__22_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__22_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_188\ is
  port (
    \head_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \head_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_188\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_188\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_188\ is
  signal \head[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__12_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_12_n_0\ : STD_LOGIC;
  signal \i___10_i_13_n_0\ : STD_LOGIC;
  signal \i___10_i_5_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_5__12_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__39\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \head[2]_i_1__39\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \head[3]_i_1__39\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \head[4]_i_1__40\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \head[7]_i_1__12\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \head[8]_i_2__12\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \head[8]_i_3__12\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \i___10_i_2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \tail[1]_i_1__39\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \tail[2]_i_1__39\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \tail[3]_i_1__39\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \tail[4]_i_1__27\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \tail[7]_i_1__12\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \tail[8]_i_2__12\ : label is "soft_lutpair479";
begin
\head[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__39_n_0\
    );
\head[1]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__39_n_0\
    );
\head[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__39_n_0\
    );
\head[3]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__39_n_0\
    );
\head[4]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__40_n_0\
    );
\head[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__12_n_0\
    );
\head[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__12_n_0\,
      O => \head[6]_i_1__12_n_0\
    );
\head[7]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__12_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__12_n_0\
    );
\head[8]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__12_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \i___10_i_5_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__12_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[0]_i_1__39_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[1]_i_1__39_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[2]_i_1__39_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[3]_i_1__39_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[4]_i_1__40_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[5]_i_1__12_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[6]_i_1__12_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \head[7]_i_1__12_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[8]_2\(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[1]\,
      I5 => \head_reg_n_0_[1]\,
      O => \i___10_i_12_n_0\
    );
\i___10_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \i___10_i_13_n_0\
    );
\i___10_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \i___10_i_5_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      O => \head_reg[8]_1\
    );
\i___10_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \head_reg_n_0_[7]\,
      I2 => \tail_reg_n_0_[6]\,
      I3 => \head_reg_n_0_[6]\,
      I4 => \i___10_i_12_n_0\,
      I5 => \i___10_i_13_n_0\,
      O => \i___10_i_5_n_0\
    );
\tail[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_5__12_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_5__12_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_5__12_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_5__12_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_192\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_192\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_192\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_192\ is
  signal \head[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__8_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__8_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__8_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__8_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__7_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__27\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \head[2]_i_1__27\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \head[3]_i_1__27\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \head[4]_i_1__28\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \head[7]_i_1__8\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \head[8]_i_2__8\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \head[8]_i_3__8\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \tail[1]_i_1__27\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \tail[2]_i_1__27\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \tail[3]_i_1__27\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \tail[4]_i_1__18\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \tail[7]_i_1__8\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \tail[8]_i_2__8\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \tail[8]_i_3__8\ : label is "soft_lutpair440";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__27_n_0\
    );
\head[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__27_n_0\
    );
\head[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__27_n_0\
    );
\head[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__27_n_0\
    );
\head[4]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__28_n_0\
    );
\head[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__8_n_0\
    );
\head[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__8_n_0\,
      O => \head[6]_i_1__8_n_0\
    );
\head[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__8_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__8_n_0\
    );
\head[8]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__8_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__8_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__8_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__27_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__27_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__27_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__27_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__28_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__8_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__8_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__8_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__8_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__8_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__8_n_0\
    );
\tail[8]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__8_n_0\
    );
\tail[8]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__8_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__8_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__8_n_0\
    );
\tail[8]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__7_n_0\,
      I5 => \tail[8]_i_10__8_n_0\,
      O => \tail[8]_i_7__8_n_0\
    );
\tail[8]_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__7_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__8_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_196\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_196\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_196\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_196\ is
  signal \head[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__7_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__7_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__7_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__7_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__6_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__24\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \head[2]_i_1__24\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \head[3]_i_1__24\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \head[4]_i_1__25\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \head[7]_i_1__7\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \head[8]_i_2__7\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \head[8]_i_3__7\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \tail[1]_i_1__24\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tail[2]_i_1__24\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tail[3]_i_1__24\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \tail[4]_i_1__16\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \tail[7]_i_1__7\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tail[8]_i_2__7\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tail[8]_i_3__7\ : label is "soft_lutpair412";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__24_n_0\
    );
\head[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__24_n_0\
    );
\head[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__24_n_0\
    );
\head[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__24_n_0\
    );
\head[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__25_n_0\
    );
\head[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__7_n_0\
    );
\head[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__7_n_0\,
      O => \head[6]_i_1__7_n_0\
    );
\head[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__7_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__7_n_0\
    );
\head[8]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__7_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__7_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__7_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__24_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__24_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__24_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__24_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__25_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__7_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__7_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__7_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__7_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__7_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__7_n_0\
    );
\tail[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__7_n_0\
    );
\tail[8]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__7_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__7_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__7_n_0\
    );
\tail[8]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__6_n_0\,
      I5 => \tail[8]_i_10__7_n_0\,
      O => \tail[8]_i_7__7_n_0\
    );
\tail[8]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__6_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__7_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_200\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_200\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_200\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_200\ is
  signal \head[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__6_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__6_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__6_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__6_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__5_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__21\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \head[2]_i_1__21\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \head[3]_i_1__21\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \head[4]_i_1__22\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \head[7]_i_1__6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \head[8]_i_2__6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \head[8]_i_3__6\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tail[1]_i_1__21\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tail[2]_i_1__21\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tail[3]_i_1__21\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tail[4]_i_1__14\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tail[7]_i_1__6\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \tail[8]_i_2__6\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \tail[8]_i_3__6\ : label is "soft_lutpair384";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__21_n_0\
    );
\head[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__21_n_0\
    );
\head[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__21_n_0\
    );
\head[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__21_n_0\
    );
\head[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__22_n_0\
    );
\head[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__6_n_0\
    );
\head[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__6_n_0\,
      O => \head[6]_i_1__6_n_0\
    );
\head[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__6_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__6_n_0\
    );
\head[8]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__6_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__6_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__6_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__21_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__21_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__21_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__21_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__22_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__6_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__6_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__6_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__6_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__6_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__6_n_0\
    );
\tail[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__6_n_0\
    );
\tail[8]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__6_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__6_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__6_n_0\
    );
\tail[8]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__5_n_0\,
      I5 => \tail[8]_i_10__6_n_0\,
      O => \tail[8]_i_7__6_n_0\
    );
\tail[8]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__6_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_204\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_204\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_204\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_204\ is
  signal \head[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__5_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__5_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__5_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__5_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__4_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__18\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \head[2]_i_1__18\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \head[3]_i_1__18\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \head[4]_i_1__19\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \head[7]_i_1__5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \head[8]_i_2__5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \head[8]_i_3__5\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \tail[1]_i_1__18\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \tail[2]_i_1__18\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \tail[3]_i_1__18\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \tail[4]_i_1__12\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \tail[7]_i_1__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tail[8]_i_2__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tail[8]_i_3__5\ : label is "soft_lutpair356";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__18_n_0\
    );
\head[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__18_n_0\
    );
\head[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__18_n_0\
    );
\head[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__18_n_0\
    );
\head[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__19_n_0\
    );
\head[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__5_n_0\
    );
\head[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__5_n_0\,
      O => \head[6]_i_1__5_n_0\
    );
\head[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__5_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__5_n_0\
    );
\head[8]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__5_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__5_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__5_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__18_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__18_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__18_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__18_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__19_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__5_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__5_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__5_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__5_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__5_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__5_n_0\
    );
\tail[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__5_n_0\
    );
\tail[8]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__5_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__5_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__5_n_0\
    );
\tail[8]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__4_n_0\,
      I5 => \tail[8]_i_10__5_n_0\,
      O => \tail[8]_i_7__5_n_0\
    );
\tail[8]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__4_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__5_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_208\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_208\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_208\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_208\ is
  signal \head[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__4_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__4_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__4_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__3_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__15\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \head[2]_i_1__15\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \head[3]_i_1__15\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \head[4]_i_1__16\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \head[7]_i_1__4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \head[8]_i_2__4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \head[8]_i_3__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \tail[1]_i_1__15\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tail[2]_i_1__15\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tail[3]_i_1__15\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \tail[4]_i_1__10\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \tail[7]_i_1__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \tail[8]_i_2__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \tail[8]_i_3__4\ : label is "soft_lutpair328";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__15_n_0\
    );
\head[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__15_n_0\
    );
\head[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__15_n_0\
    );
\head[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__15_n_0\
    );
\head[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__16_n_0\
    );
\head[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__4_n_0\
    );
\head[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__4_n_0\,
      O => \head[6]_i_1__4_n_0\
    );
\head[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__4_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__4_n_0\
    );
\head[8]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__4_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__4_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__4_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__15_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__15_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__15_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__15_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__16_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__4_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__4_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__4_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__4_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__4_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__4_n_0\
    );
\tail[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__4_n_0\
    );
\tail[8]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__4_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__4_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__4_n_0\
    );
\tail[8]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__3_n_0\,
      I5 => \tail[8]_i_10__4_n_0\,
      O => \tail[8]_i_7__4_n_0\
    );
\tail[8]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__4_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_212\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_212\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_212\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_212\ is
  signal \head[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__3_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__3_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__2_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__12\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \head[2]_i_1__12\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \head[3]_i_1__12\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \head[4]_i_1__13\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \head[7]_i_1__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \head[8]_i_2__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \head[8]_i_3__3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \tail[1]_i_1__12\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tail[2]_i_1__12\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tail[3]_i_1__12\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tail[4]_i_1__8\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tail[7]_i_1__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tail[8]_i_2__3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tail[8]_i_3__3\ : label is "soft_lutpair300";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__12_n_0\
    );
\head[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__12_n_0\
    );
\head[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__12_n_0\
    );
\head[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__12_n_0\
    );
\head[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__13_n_0\
    );
\head[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__3_n_0\
    );
\head[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__3_n_0\,
      O => \head[6]_i_1__3_n_0\
    );
\head[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__3_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__3_n_0\
    );
\head[8]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__3_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__3_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__3_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__12_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__12_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__12_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__12_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__13_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__3_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__3_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__3_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__3_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__3_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__3_n_0\
    );
\tail[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__3_n_0\
    );
\tail[8]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__3_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__3_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__3_n_0\
    );
\tail[8]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__2_n_0\,
      I5 => \tail[8]_i_10__3_n_0\,
      O => \tail[8]_i_7__3_n_0\
    );
\tail[8]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__2_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__3_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_216\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_216\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_216\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_216\ is
  signal \head[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__2_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__1_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__9\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \head[2]_i_1__9\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \head[3]_i_1__9\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \head[4]_i_1__10\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \head[7]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \head[8]_i_2__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \head[8]_i_3__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tail[1]_i_1__9\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tail[2]_i_1__9\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tail[3]_i_1__9\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tail[4]_i_1__6\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tail[7]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tail[8]_i_2__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tail[8]_i_3__2\ : label is "soft_lutpair272";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__9_n_0\
    );
\head[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__9_n_0\
    );
\head[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__9_n_0\
    );
\head[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__9_n_0\
    );
\head[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__10_n_0\
    );
\head[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__2_n_0\
    );
\head[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__2_n_0\,
      O => \head[6]_i_1__2_n_0\
    );
\head[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__2_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__2_n_0\
    );
\head[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__2_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__2_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__2_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__9_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__9_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__9_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__9_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__10_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__2_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__2_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__2_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__2_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__2_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__2_n_0\
    );
\tail[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__2_n_0\
    );
\tail[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__2_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__2_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__2_n_0\
    );
\tail[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__1_n_0\,
      I5 => \tail[8]_i_10__2_n_0\,
      O => \tail[8]_i_7__2_n_0\
    );
\tail[8]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__2_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_220\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_220\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_220\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_220\ is
  signal \head[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__1_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__0_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \head[2]_i_1__6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \head[3]_i_1__6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \head[4]_i_1__7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \head[7]_i_1__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \head[8]_i_2__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \head[8]_i_3__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tail[1]_i_1__6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tail[2]_i_1__6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tail[3]_i_1__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tail[4]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tail[7]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tail[8]_i_2__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tail[8]_i_3__1\ : label is "soft_lutpair244";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__6_n_0\
    );
\head[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__6_n_0\
    );
\head[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__6_n_0\
    );
\head[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__6_n_0\
    );
\head[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__7_n_0\
    );
\head[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__1_n_0\
    );
\head[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__1_n_0\,
      O => \head[6]_i_1__1_n_0\
    );
\head[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__1_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__1_n_0\
    );
\head[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__1_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__1_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__1_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__6_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__6_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__6_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__6_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__7_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__1_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__1_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__1_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__1_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__1_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__1_n_0\
    );
\tail[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__1_n_0\
    );
\tail[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__1_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__1_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__1_n_0\
    );
\tail[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__0_n_0\,
      I5 => \tail[8]_i_10__1_n_0\,
      O => \tail[8]_i_7__1_n_0\
    );
\tail[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__0_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__1_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_224\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_224\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_224\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_224\ is
  signal \head[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__0_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \head[2]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \head[3]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \head[4]_i_1__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \head[7]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \head[8]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \head[8]_i_3__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tail[1]_i_1__3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tail[2]_i_1__3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tail[3]_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tail[4]_i_1__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tail[7]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tail[8]_i_2__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tail[8]_i_3__0\ : label is "soft_lutpair216";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__3_n_0\
    );
\head[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__3_n_0\
    );
\head[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__3_n_0\
    );
\head[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__3_n_0\
    );
\head[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__4_n_0\
    );
\head[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__0_n_0\
    );
\head[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__0_n_0\,
      O => \head[6]_i_1__0_n_0\
    );
\head[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__0_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__0_n_0\
    );
\head[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__0_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__0_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__0_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__3_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__3_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__3_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__3_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__4_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__0_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__0_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__0_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__0_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__0_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__0_n_0\
    );
\tail[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__0_n_0\
    );
\tail[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__0_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__0_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__0_n_0\
    );
\tail[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9_n_0\,
      I5 => \tail[8]_i_10__0_n_0\,
      O => \tail[8]_i_7__0_n_0\
    );
\tail[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__0_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_228\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \tail_reg[8]_1\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \tail[8]_i_12__0\ : in STD_LOGIC;
    \tail[8]_i_12__0_0\ : in STD_LOGIC;
    \tail[8]_i_12__0_1\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_228\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_228\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_228\ is
  signal \head[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__11_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__11_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__11_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__11_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__10_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_1\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__36\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \head[2]_i_1__36\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \head[3]_i_1__36\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \head[4]_i_1__37\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \head[7]_i_1__11\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \head[8]_i_2__11\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \head[8]_i_3__11\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tail[1]_i_1__36\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tail[2]_i_1__36\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tail[3]_i_1__36\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tail[4]_i_1__24\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tail[7]_i_1__11\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tail[8]_i_2__11\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tail[8]_i_3__11\ : label is "soft_lutpair188";
begin
  \tail_reg[8]_1\ <= \^tail_reg[8]_1\;
\head[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__36_n_0\
    );
\head[1]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__36_n_0\
    );
\head[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__36_n_0\
    );
\head[3]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__36_n_0\
    );
\head[4]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__37_n_0\
    );
\head[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__11_n_0\
    );
\head[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__11_n_0\,
      O => \head[6]_i_1__11_n_0\
    );
\head[7]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__11_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__11_n_0\
    );
\head[8]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__11_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__11_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__11_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__36_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__36_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__36_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__36_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__37_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__11_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__11_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__11_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__11_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__11_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__11_n_0\
    );
\tail[8]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^tail_reg[8]_1\,
      I1 => \tail[8]_i_12__0\,
      I2 => \tail[8]_i_12__0_0\,
      I3 => \tail[8]_i_12__0_1\,
      O => \tail_reg[8]_0\
    );
\tail[8]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_1\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__11_n_0\
    );
\tail[8]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__11_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__11_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_1\
    );
\tail[8]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__11_n_0\
    );
\tail[8]_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__10_n_0\,
      I5 => \tail[8]_i_10__11_n_0\,
      O => \tail[8]_i_7__11_n_0\
    );
\tail[8]_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__10_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__11_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_232\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_232\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_232\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_232\ is
  signal \head[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__10_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__10_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__10_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__10_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__9_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__33\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \head[2]_i_1__33\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \head[3]_i_1__33\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \head[4]_i_1__34\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \head[7]_i_1__10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \head[8]_i_2__10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \head[8]_i_3__10\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tail[1]_i_1__33\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tail[2]_i_1__33\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tail[3]_i_1__33\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tail[4]_i_1__22\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tail[7]_i_1__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tail[8]_i_2__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tail[8]_i_3__10\ : label is "soft_lutpair160";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__33_n_0\
    );
\head[1]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__33_n_0\
    );
\head[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__33_n_0\
    );
\head[3]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__33_n_0\
    );
\head[4]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__34_n_0\
    );
\head[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__10_n_0\
    );
\head[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__10_n_0\,
      O => \head[6]_i_1__10_n_0\
    );
\head[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__10_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__10_n_0\
    );
\head[8]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__10_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__10_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__10_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__33_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__33_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__33_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__33_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__34_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__10_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__10_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__10_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__10_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__10_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__10_n_0\
    );
\tail[8]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__10_n_0\
    );
\tail[8]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__10_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__10_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__10_n_0\
    );
\tail[8]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__9_n_0\,
      I5 => \tail[8]_i_10__10_n_0\,
      O => \tail[8]_i_7__10_n_0\
    );
\tail[8]_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__9_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__10_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_236\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_236\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_236\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_236\ is
  signal \head[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__9_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__9_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__9_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7__9_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__8_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__30\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \head[2]_i_1__30\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \head[3]_i_1__30\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \head[4]_i_1__31\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \head[7]_i_1__9\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \head[8]_i_2__9\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \head[8]_i_3__9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tail[1]_i_1__30\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tail[2]_i_1__30\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tail[3]_i_1__30\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tail[4]_i_1__20\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tail[7]_i_1__9\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tail[8]_i_2__9\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tail[8]_i_3__9\ : label is "soft_lutpair132";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__30_n_0\
    );
\head[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__30_n_0\
    );
\head[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__30_n_0\
    );
\head[3]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__30_n_0\
    );
\head[4]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__31_n_0\
    );
\head[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__9_n_0\
    );
\head[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__9_n_0\,
      O => \head[6]_i_1__9_n_0\
    );
\head[7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__9_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__9_n_0\
    );
\head[8]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__9_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7__9_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__9_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__30_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__30_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__30_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__30_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__31_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__9_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__9_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__9_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__9_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__9_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__9_n_0\
    );
\tail[8]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__9_n_0\
    );
\tail[8]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__9_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7__9_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__9_n_0\
    );
\tail[8]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__8_n_0\,
      I5 => \tail[8]_i_10__9_n_0\,
      O => \tail[8]_i_7__9_n_0\
    );
\tail[8]_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__8_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__9_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_240\ is
  port (
    \tail_reg[8]_0\ : out STD_LOGIC;
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \tail[8]_i_12__0_0\ : in STD_LOGIC;
    \tail[8]_i_12__0_1\ : in STD_LOGIC;
    \tail[8]_i_12__0_2\ : in STD_LOGIC;
    \tail[8]_i_12__0_3\ : in STD_LOGIC;
    \tail[8]_i_9__24\ : in STD_LOGIC;
    \tail[8]_i_9__24_0\ : in STD_LOGIC;
    \tail[8]_i_9__24_1\ : in STD_LOGIC;
    \tail[8]_i_9__24_2\ : in STD_LOGIC;
    \tail[8]_i_9__24_3\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_240\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_240\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_240\ is
  signal \head[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[5]_i_1_n_0\ : STD_LOGIC;
  signal \head[6]_i_1_n_0\ : STD_LOGIC;
  signal \head[7]_i_1_n_0\ : STD_LOGIC;
  signal \head[8]_i_4_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10_n_0\ : STD_LOGIC;
  signal \tail[8]_i_11_n_0\ : STD_LOGIC;
  signal \tail[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6_n_0\ : STD_LOGIC;
  signal \tail[8]_i_7_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \head[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \head[3]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \head[4]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \head[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \head[8]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \head[8]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tail[1]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tail[2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tail[3]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tail[4]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tail[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tail[8]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tail[8]_i_3\ : label is "soft_lutpair104";
begin
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
\head[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__0_n_0\
    );
\head[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__0_n_0\
    );
\head[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__0_n_0\
    );
\head[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__0_n_0\
    );
\head[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__1_n_0\
    );
\head[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1_n_0\
    );
\head[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4_n_0\,
      O => \head[6]_i_1_n_0\
    );
\head[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1_n_0\
    );
\head[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_7_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__0_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__0_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__0_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__0_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__1_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^tail_reg[8]_0\,
      I1 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1_n_0\
    );
\tail[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_10_n_0\
    );
\tail[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_11_n_0\
    );
\tail[8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \tail[8]_i_9__24\,
      I1 => \tail[8]_i_9__24_0\,
      I2 => \tail[8]_i_9__24_1\,
      I3 => \tail[8]_i_9__24_2\,
      I4 => \tail[8]_i_13__0_n_0\,
      I5 => \tail[8]_i_9__24_3\,
      O => wght_ready_xbus2ybus_flatten(0)
    );
\tail[8]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tail[8]_i_12__0_0\,
      I1 => \tail[8]_i_12__0_1\,
      I2 => \tail[8]_i_12__0_2\,
      I3 => \tail[8]_i_12__0_3\,
      I4 => \^tail_reg[8]_0\,
      O => \tail[8]_i_13__0_n_0\
    );
\tail[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606060"
    )
        port map (
      I0 => tail_MSB,
      I1 => head_MSB,
      I2 => \tail[8]_i_7_n_0\,
      I3 => \tail_reg[0]_1\,
      I4 => \wght_valid_xbus2PE_flatten[0]_0\(0),
      O => \^tail_reg[8]_0\
    );
\tail[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6_n_0\
    );
\tail[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_10_n_0\,
      I5 => \tail[8]_i_11_n_0\,
      O => \tail[8]_i_7_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_44\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_44\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_44\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_44\ is
  signal \head[0]_i_1__123_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__123_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__123_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__123_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__124_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__33_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__33_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__19_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__33_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__20_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__20_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__19_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__123\ : label is "soft_lutpair1311";
  attribute SOFT_HLUTNM of \head[2]_i_1__123\ : label is "soft_lutpair1311";
  attribute SOFT_HLUTNM of \head[3]_i_1__123\ : label is "soft_lutpair1307";
  attribute SOFT_HLUTNM of \head[4]_i_1__124\ : label is "soft_lutpair1307";
  attribute SOFT_HLUTNM of \head[7]_i_1__33\ : label is "soft_lutpair1309";
  attribute SOFT_HLUTNM of \head[8]_i_2__33\ : label is "soft_lutpair1309";
  attribute SOFT_HLUTNM of \head[8]_i_3__33\ : label is "soft_lutpair1305";
  attribute SOFT_HLUTNM of \tail[1]_i_1__123\ : label is "soft_lutpair1310";
  attribute SOFT_HLUTNM of \tail[2]_i_1__123\ : label is "soft_lutpair1310";
  attribute SOFT_HLUTNM of \tail[3]_i_1__123\ : label is "soft_lutpair1306";
  attribute SOFT_HLUTNM of \tail[4]_i_1__102\ : label is "soft_lutpair1306";
  attribute SOFT_HLUTNM of \tail[7]_i_1__33\ : label is "soft_lutpair1308";
  attribute SOFT_HLUTNM of \tail[8]_i_2__33\ : label is "soft_lutpair1308";
  attribute SOFT_HLUTNM of \tail[8]_i_4__20\ : label is "soft_lutpair1305";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__123_n_0\
    );
\head[1]_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__123_n_0\
    );
\head[2]_i_1__123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__123_n_0\
    );
\head[3]_i_1__123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__123_n_0\
    );
\head[4]_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__124_n_0\
    );
\head[5]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__33_n_0\
    );
\head[6]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__33_n_0\,
      O => \head[6]_i_1__33_n_0\
    );
\head[7]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__33_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__33_n_0\
    );
\head[8]_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__33_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__20_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__33_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__123_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__123_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__123_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__123_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__124_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__33_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__33_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__33_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__20_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__20_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__19_n_0\
    );
\tail[8]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__33_n_0\
    );
\tail[8]_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__20_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__20_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__20_n_0\
    );
\tail[8]_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__19_n_0\,
      I5 => \tail[8]_i_10__19_n_0\,
      O => \tail[8]_i_8__20_n_0\
    );
\tail[8]_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__19_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__33_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_50\ is
  port (
    \i___10_i_33_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_33_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_37_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___10_i_37_1\ : out STD_LOGIC;
    \i___10_i_37_2\ : out STD_LOGIC;
    \i___10_i_37_3\ : out STD_LOGIC;
    \i___10_i_37_4\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_50\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_50\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_50\ is
  signal \head[0]_i_1__119_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__119_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__119_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__119_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__120_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__32_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__32_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__32_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__32_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \i___10_i_33_n_2\ : STD_LOGIC;
  signal \i___10_i_33_n_3\ : STD_LOGIC;
  signal \i___10_i_33_n_4\ : STD_LOGIC;
  signal \i___10_i_33_n_5\ : STD_LOGIC;
  signal \i___10_i_33_n_6\ : STD_LOGIC;
  signal \i___10_i_33_n_7\ : STD_LOGIC;
  signal \i___10_i_34_n_0\ : STD_LOGIC;
  signal \^i___10_i_37_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^i___10_i_37_1\ : STD_LOGIC;
  signal \i___10_i_37_n_0\ : STD_LOGIC;
  signal \i___10_i_37_n_1\ : STD_LOGIC;
  signal \i___10_i_37_n_2\ : STD_LOGIC;
  signal \i___10_i_37_n_3\ : STD_LOGIC;
  signal \i___10_i_37_n_4\ : STD_LOGIC;
  signal \i___10_i_37_n_5\ : STD_LOGIC;
  signal \i___10_i_37_n_6\ : STD_LOGIC;
  signal \i___10_i_37_n_7\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__18_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__32_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__19_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__19_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__18_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \top_ctrl_inst/o_wght_packet4\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___10_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_i___10_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__119\ : label is "soft_lutpair1278";
  attribute SOFT_HLUTNM of \head[2]_i_1__119\ : label is "soft_lutpair1278";
  attribute SOFT_HLUTNM of \head[3]_i_1__119\ : label is "soft_lutpair1274";
  attribute SOFT_HLUTNM of \head[4]_i_1__120\ : label is "soft_lutpair1274";
  attribute SOFT_HLUTNM of \head[7]_i_1__32\ : label is "soft_lutpair1276";
  attribute SOFT_HLUTNM of \head[8]_i_2__32\ : label is "soft_lutpair1276";
  attribute SOFT_HLUTNM of \head[8]_i_3__32\ : label is "soft_lutpair1272";
  attribute SOFT_HLUTNM of \i___10_i_38\ : label is "soft_lutpair1271";
  attribute SOFT_HLUTNM of \i___10_i_39\ : label is "soft_lutpair1271";
  attribute SOFT_HLUTNM of \tail[1]_i_1__119\ : label is "soft_lutpair1277";
  attribute SOFT_HLUTNM of \tail[2]_i_1__119\ : label is "soft_lutpair1277";
  attribute SOFT_HLUTNM of \tail[3]_i_1__119\ : label is "soft_lutpair1273";
  attribute SOFT_HLUTNM of \tail[4]_i_1__99\ : label is "soft_lutpair1273";
  attribute SOFT_HLUTNM of \tail[7]_i_1__32\ : label is "soft_lutpair1275";
  attribute SOFT_HLUTNM of \tail[8]_i_2__32\ : label is "soft_lutpair1275";
  attribute SOFT_HLUTNM of \tail[8]_i_4__19\ : label is "soft_lutpair1272";
begin
  \i___10_i_37_0\(11 downto 0) <= \^i___10_i_37_0\(11 downto 0);
  \i___10_i_37_1\ <= \^i___10_i_37_1\;
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__119_n_0\
    );
\head[1]_i_1__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__119_n_0\
    );
\head[2]_i_1__119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__119_n_0\
    );
\head[3]_i_1__119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__119_n_0\
    );
\head[4]_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__120_n_0\
    );
\head[5]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__32_n_0\
    );
\head[6]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__32_n_0\,
      O => \head[6]_i_1__32_n_0\
    );
\head[7]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__32_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__32_n_0\
    );
\head[8]_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__32_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__19_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__32_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__119_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__119_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__119_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__119_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__120_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__32_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__32_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__32_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\i___10_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFF80"
    )
        port map (
      I0 => \top_ctrl_inst/o_wght_packet4\(13),
      I1 => \i___10_i_34_n_0\,
      I2 => \top_ctrl_inst/o_wght_packet4\(12),
      I3 => \top_ctrl_inst/o_wght_packet4\(14),
      I4 => \top_ctrl_inst/o_wght_packet4\(15),
      O => \i___10_i_33_1\(1)
    );
\i___10_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \top_ctrl_inst/o_wght_packet4\(13),
      I1 => \top_ctrl_inst/o_wght_packet4\(12),
      I2 => \i___10_i_34_n_0\,
      O => \i___10_i_33_1\(0)
    );
\i___10_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81111111"
    )
        port map (
      I0 => \top_ctrl_inst/o_wght_packet4\(15),
      I1 => \top_ctrl_inst/o_wght_packet4\(14),
      I2 => \top_ctrl_inst/o_wght_packet4\(12),
      I3 => \i___10_i_34_n_0\,
      I4 => \top_ctrl_inst/o_wght_packet4\(13),
      O => \i___10_i_33_0\(1)
    );
\i___10_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \i___10_i_34_n_0\,
      I1 => \top_ctrl_inst/o_wght_packet4\(12),
      I2 => \top_ctrl_inst/o_wght_packet4\(13),
      O => \i___10_i_33_0\(0)
    );
\i___10_i_33\: unisim.vcomponents.CARRY8
     port map (
      CI => \i___10_i_37_n_0\,
      CI_TOP => '0',
      CO(7) => \top_ctrl_inst/o_wght_packet4\(15),
      CO(6) => \NLW_i___10_i_33_CO_UNCONNECTED\(6),
      CO(5) => \i___10_i_33_n_2\,
      CO(4) => \i___10_i_33_n_3\,
      CO(3) => \i___10_i_33_n_4\,
      CO(2) => \i___10_i_33_n_5\,
      CO(1) => \i___10_i_33_n_6\,
      CO(0) => \i___10_i_33_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_i___10_i_33_O_UNCONNECTED\(7),
      O(6 downto 4) => \top_ctrl_inst/o_wght_packet4\(14 downto 12),
      O(3 downto 0) => \^i___10_i_37_0\(11 downto 8),
      S(7 downto 0) => B"10000000"
    );
\i___10_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^i___10_i_37_0\(11),
      I1 => \^i___10_i_37_0\(9),
      I2 => \^i___10_i_37_0\(8),
      I3 => \^i___10_i_37_1\,
      I4 => \^i___10_i_37_0\(7),
      I5 => \^i___10_i_37_0\(10),
      O => \i___10_i_34_n_0\
    );
\i___10_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^i___10_i_37_0\(9),
      I1 => \^i___10_i_37_0\(8),
      I2 => \^i___10_i_37_1\,
      I3 => \^i___10_i_37_0\(7),
      O => \i___10_i_37_2\
    );
\i___10_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i___10_i_37_0\(6),
      I1 => \^i___10_i_37_0\(3),
      I2 => \^i___10_i_37_0\(2),
      I3 => \^i___10_i_37_0\(1),
      I4 => \^i___10_i_37_0\(4),
      I5 => \^i___10_i_37_0\(5),
      O => \^i___10_i_37_1\
    );
\i___10_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i___10_i_37_n_0\,
      CO(6) => \i___10_i_37_n_1\,
      CO(5) => \i___10_i_37_n_2\,
      CO(4) => \i___10_i_37_n_3\,
      CO(3) => \i___10_i_37_n_4\,
      CO(2) => \i___10_i_37_n_5\,
      CO(1) => \i___10_i_37_n_6\,
      CO(0) => \i___10_i_37_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \^i___10_i_37_0\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\i___10_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^i___10_i_37_0\(5),
      I1 => \^i___10_i_37_0\(4),
      I2 => \^i___10_i_37_0\(1),
      I3 => \^i___10_i_37_0\(2),
      I4 => \^i___10_i_37_0\(3),
      O => \i___10_i_37_3\
    );
\i___10_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^i___10_i_37_0\(1),
      I1 => \^i___10_i_37_0\(2),
      I2 => \^i___10_i_37_0\(3),
      O => \i___10_i_37_4\
    );
\tail[0]_i_1__119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__19_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__19_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__18_n_0\
    );
\tail[8]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__32_n_0\
    );
\tail[8]_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__19_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__19_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__19_n_0\
    );
\tail[8]_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__18_n_0\,
      I5 => \tail[8]_i_10__18_n_0\,
      O => \tail[8]_i_8__19_n_0\
    );
\tail[8]_i_9__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__18_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__32_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_56\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_56\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_56\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_56\ is
  signal \head[0]_i_1__115_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__115_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__115_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__115_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__116_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__31_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__31_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__17_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__31_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__18_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__18_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__17_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__115\ : label is "soft_lutpair1244";
  attribute SOFT_HLUTNM of \head[2]_i_1__115\ : label is "soft_lutpair1244";
  attribute SOFT_HLUTNM of \head[3]_i_1__115\ : label is "soft_lutpair1240";
  attribute SOFT_HLUTNM of \head[4]_i_1__116\ : label is "soft_lutpair1240";
  attribute SOFT_HLUTNM of \head[7]_i_1__31\ : label is "soft_lutpair1242";
  attribute SOFT_HLUTNM of \head[8]_i_2__31\ : label is "soft_lutpair1242";
  attribute SOFT_HLUTNM of \head[8]_i_3__31\ : label is "soft_lutpair1238";
  attribute SOFT_HLUTNM of \tail[1]_i_1__115\ : label is "soft_lutpair1243";
  attribute SOFT_HLUTNM of \tail[2]_i_1__115\ : label is "soft_lutpair1243";
  attribute SOFT_HLUTNM of \tail[3]_i_1__115\ : label is "soft_lutpair1239";
  attribute SOFT_HLUTNM of \tail[4]_i_1__96\ : label is "soft_lutpair1239";
  attribute SOFT_HLUTNM of \tail[7]_i_1__31\ : label is "soft_lutpair1241";
  attribute SOFT_HLUTNM of \tail[8]_i_2__31\ : label is "soft_lutpair1241";
  attribute SOFT_HLUTNM of \tail[8]_i_4__18\ : label is "soft_lutpair1238";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__115_n_0\
    );
\head[1]_i_1__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__115_n_0\
    );
\head[2]_i_1__115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__115_n_0\
    );
\head[3]_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__115_n_0\
    );
\head[4]_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__116_n_0\
    );
\head[5]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__31_n_0\
    );
\head[6]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__31_n_0\,
      O => \head[6]_i_1__31_n_0\
    );
\head[7]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__31_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__31_n_0\
    );
\head[8]_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__31_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__18_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__31_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__115_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__115_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__115_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__115_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__116_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__31_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__31_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__31_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__18_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__18_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__17_n_0\
    );
\tail[8]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__31_n_0\
    );
\tail[8]_i_2__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__18_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__18_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__18_n_0\
    );
\tail[8]_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__17_n_0\,
      I5 => \tail[8]_i_10__17_n_0\,
      O => \tail[8]_i_8__18_n_0\
    );
\tail[8]_i_9__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__17_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__31_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_62\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_62\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_62\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_62\ is
  signal \head[0]_i_1__111_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__111_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__111_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__111_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__112_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__30_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__30_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__16_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__30_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__17_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__17_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__16_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__111\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \head[2]_i_1__111\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \head[3]_i_1__111\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \head[4]_i_1__112\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \head[7]_i_1__30\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \head[8]_i_2__30\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \head[8]_i_3__30\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \tail[1]_i_1__111\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \tail[2]_i_1__111\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \tail[3]_i_1__111\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \tail[4]_i_1__93\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \tail[7]_i_1__30\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \tail[8]_i_2__30\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \tail[8]_i_4__17\ : label is "soft_lutpair1205";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__111_n_0\
    );
\head[1]_i_1__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__111_n_0\
    );
\head[2]_i_1__111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__111_n_0\
    );
\head[3]_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__111_n_0\
    );
\head[4]_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__112_n_0\
    );
\head[5]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__30_n_0\
    );
\head[6]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__30_n_0\,
      O => \head[6]_i_1__30_n_0\
    );
\head[7]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__30_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__30_n_0\
    );
\head[8]_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__30_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__17_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__30_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__111_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__111_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__111_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__111_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__112_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__30_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__30_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__30_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__17_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__17_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__16_n_0\
    );
\tail[8]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__30_n_0\
    );
\tail[8]_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__17_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__17_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__17_n_0\
    );
\tail[8]_i_8__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__16_n_0\,
      I5 => \tail[8]_i_10__16_n_0\,
      O => \tail[8]_i_8__17_n_0\
    );
\tail[8]_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__16_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__30_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_68\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_68\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_68\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_68\ is
  signal \head[0]_i_1__107_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__107_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__107_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__107_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__108_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__29_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__29_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__29_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__29_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__15_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__29_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__16_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__16_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__15_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__107\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \head[2]_i_1__107\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \head[3]_i_1__107\ : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \head[4]_i_1__108\ : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \head[7]_i_1__29\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \head[8]_i_2__29\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \head[8]_i_3__29\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \tail[1]_i_1__107\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \tail[2]_i_1__107\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \tail[3]_i_1__107\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \tail[4]_i_1__90\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \tail[7]_i_1__29\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \tail[8]_i_2__29\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \tail[8]_i_4__16\ : label is "soft_lutpair1172";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__107_n_0\
    );
\head[1]_i_1__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__107_n_0\
    );
\head[2]_i_1__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__107_n_0\
    );
\head[3]_i_1__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__107_n_0\
    );
\head[4]_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__108_n_0\
    );
\head[5]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__29_n_0\
    );
\head[6]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__29_n_0\,
      O => \head[6]_i_1__29_n_0\
    );
\head[7]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__29_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__29_n_0\
    );
\head[8]_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__29_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__16_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__29_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__107_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__107_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__107_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__107_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__108_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__29_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__29_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__29_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__16_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__16_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__15_n_0\
    );
\tail[8]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__29_n_0\
    );
\tail[8]_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__16_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__16_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__16_n_0\
    );
\tail[8]_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__15_n_0\,
      I5 => \tail[8]_i_10__15_n_0\,
      O => \tail[8]_i_8__16_n_0\
    );
\tail[8]_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__15_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__29_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_74\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_74\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_74\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_74\ is
  signal \head[0]_i_1__103_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__103_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__103_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__103_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__104_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__28_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__28_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__14_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__28_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__15_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__15_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__14_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__103\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \head[2]_i_1__103\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \head[3]_i_1__103\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \head[4]_i_1__104\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \head[7]_i_1__28\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \head[8]_i_2__28\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \head[8]_i_3__28\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \tail[1]_i_1__103\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \tail[2]_i_1__103\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \tail[3]_i_1__103\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \tail[4]_i_1__87\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \tail[7]_i_1__28\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \tail[8]_i_2__28\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \tail[8]_i_4__15\ : label is "soft_lutpair1139";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__103_n_0\
    );
\head[1]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__103_n_0\
    );
\head[2]_i_1__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__103_n_0\
    );
\head[3]_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__103_n_0\
    );
\head[4]_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__104_n_0\
    );
\head[5]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__28_n_0\
    );
\head[6]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__28_n_0\,
      O => \head[6]_i_1__28_n_0\
    );
\head[7]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__28_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__28_n_0\
    );
\head[8]_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__28_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__15_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__28_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__103_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__103_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__103_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__103_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__104_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__28_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__28_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__28_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__15_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__15_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__14_n_0\
    );
\tail[8]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__28_n_0\
    );
\tail[8]_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__15_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__15_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__15_n_0\
    );
\tail[8]_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__14_n_0\,
      I5 => \tail[8]_i_10__14_n_0\,
      O => \tail[8]_i_8__15_n_0\
    );
\tail[8]_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__14_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__28_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_80\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_80\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_80\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_80\ is
  signal \head[0]_i_1__99_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__99_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__99_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__99_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__100_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__27_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__27_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__13_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__27_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__14_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__14_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__13_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__99\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \head[2]_i_1__99\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \head[3]_i_1__99\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \head[4]_i_1__100\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \head[7]_i_1__27\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \head[8]_i_2__27\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \head[8]_i_3__27\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \tail[1]_i_1__99\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \tail[2]_i_1__99\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \tail[3]_i_1__99\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \tail[4]_i_1__84\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \tail[7]_i_1__27\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \tail[8]_i_2__27\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \tail[8]_i_4__14\ : label is "soft_lutpair1106";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__99_n_0\
    );
\head[1]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__99_n_0\
    );
\head[2]_i_1__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__99_n_0\
    );
\head[3]_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__99_n_0\
    );
\head[4]_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__100_n_0\
    );
\head[5]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__27_n_0\
    );
\head[6]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__27_n_0\,
      O => \head[6]_i_1__27_n_0\
    );
\head[7]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__27_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__27_n_0\
    );
\head[8]_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__27_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__14_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__27_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__99_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__99_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__99_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__99_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__100_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__27_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__27_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__27_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__14_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__14_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__13_n_0\
    );
\tail[8]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__27_n_0\
    );
\tail[8]_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__14_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__14_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__14_n_0\
    );
\tail[8]_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__13_n_0\,
      I5 => \tail[8]_i_10__13_n_0\,
      O => \tail[8]_i_8__14_n_0\
    );
\tail[8]_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__13_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__27_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_86\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_86\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_86\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_86\ is
  signal \head[0]_i_1__95_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__95_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__95_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__95_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__96_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__26_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__26_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__26_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__26_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__12_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__26_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__13_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__13_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__12_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__95\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \head[2]_i_1__95\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \head[3]_i_1__95\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \head[4]_i_1__96\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \head[7]_i_1__26\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \head[8]_i_2__26\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \head[8]_i_3__26\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \tail[1]_i_1__95\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \tail[2]_i_1__95\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \tail[3]_i_1__95\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \tail[4]_i_1__81\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \tail[7]_i_1__26\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \tail[8]_i_2__26\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \tail[8]_i_4__13\ : label is "soft_lutpair1073";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__95_n_0\
    );
\head[1]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__95_n_0\
    );
\head[2]_i_1__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__95_n_0\
    );
\head[3]_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__95_n_0\
    );
\head[4]_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__96_n_0\
    );
\head[5]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__26_n_0\
    );
\head[6]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__26_n_0\,
      O => \head[6]_i_1__26_n_0\
    );
\head[7]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__26_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__26_n_0\
    );
\head[8]_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__26_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__13_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__26_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__95_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__95_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__95_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__95_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__96_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__26_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__26_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__26_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__13_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__13_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__12_n_0\
    );
\tail[8]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__26_n_0\
    );
\tail[8]_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__13_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__13_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__13_n_0\
    );
\tail[8]_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__12_n_0\,
      I5 => \tail[8]_i_10__12_n_0\,
      O => \tail[8]_i_8__13_n_0\
    );
\tail[8]_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__12_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__26_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_92\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_92\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_92\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_92\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \head[0]_i_1__139_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__139_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__139_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__139_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__140_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__37_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__37_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__23_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__37_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__24_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__24_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__23_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__139\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \head[2]_i_1__139\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \head[3]_i_1__139\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \head[4]_i_1__140\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \head[7]_i_1__37\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \head[8]_i_2__37\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \head[8]_i_3__37\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \tail[1]_i_1__139\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \tail[2]_i_1__139\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \tail[3]_i_1__139\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \tail[4]_i_1__114\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \tail[7]_i_1__37\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \tail[8]_i_2__37\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \tail[8]_i_4__24\ : label is "soft_lutpair1040";
begin
  SR(0) <= \^sr\(0);
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^sr\(0)
    );
\head[0]_i_1__139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__139_n_0\
    );
\head[1]_i_1__139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__139_n_0\
    );
\head[2]_i_1__139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__139_n_0\
    );
\head[3]_i_1__139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__139_n_0\
    );
\head[4]_i_1__140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__140_n_0\
    );
\head[5]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__37_n_0\
    );
\head[6]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__37_n_0\,
      O => \head[6]_i_1__37_n_0\
    );
\head[7]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__37_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__37_n_0\
    );
\head[8]_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__37_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__24_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__37_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__139_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__139_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__139_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__139_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__140_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__37_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__37_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__37_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => \^sr\(0)
    );
\tail[0]_i_1__139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__24_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__24_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__23_n_0\
    );
\tail[8]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__37_n_0\
    );
\tail[8]_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__24_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__24_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__24_n_0\
    );
\tail[8]_i_8__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__23_n_0\,
      I5 => \tail[8]_i_10__23_n_0\,
      O => \tail[8]_i_8__24_n_0\
    );
\tail[8]_i_9__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__23_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__37_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized0_98\ is
  port (
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[8]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized0_98\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized0_98\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized0_98\ is
  signal \head[0]_i_1__135_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__135_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__135_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__135_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__136_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[6]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[7]_i_1__36_n_0\ : STD_LOGIC;
  signal \head[8]_i_4__36_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \head_reg_n_0_[5]\ : STD_LOGIC;
  signal \head_reg_n_0_[6]\ : STD_LOGIC;
  signal \head_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tail[8]_i_10__22_n_0\ : STD_LOGIC;
  signal \tail[8]_i_1__36_n_0\ : STD_LOGIC;
  signal \tail[8]_i_6__23_n_0\ : STD_LOGIC;
  signal \tail[8]_i_8__23_n_0\ : STD_LOGIC;
  signal \tail[8]_i_9__22_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  signal \tail_reg_n_0_[5]\ : STD_LOGIC;
  signal \tail_reg_n_0_[6]\ : STD_LOGIC;
  signal \tail_reg_n_0_[7]\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__135\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \head[2]_i_1__135\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \head[3]_i_1__135\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \head[4]_i_1__136\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \head[7]_i_1__36\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \head[8]_i_2__36\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \head[8]_i_3__36\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \tail[1]_i_1__135\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \tail[2]_i_1__135\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \tail[3]_i_1__135\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \tail[4]_i_1__111\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \tail[7]_i_1__36\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \tail[8]_i_2__36\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \tail[8]_i_4__23\ : label is "soft_lutpair1007";
begin
  \wght_ready_PE2xbus_flatten[2]_45\(0) <= \^wght_ready_pe2xbus_flatten[2]_45\(0);
\head[0]_i_1__135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__135_n_0\
    );
\head[1]_i_1__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__135_n_0\
    );
\head[2]_i_1__135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__135_n_0\
    );
\head[3]_i_1__135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__135_n_0\
    );
\head[4]_i_1__136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__136_n_0\
    );
\head[5]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[5]_i_1__36_n_0\
    );
\head[6]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[6]\,
      I1 => \head[8]_i_4__36_n_0\,
      O => \head[6]_i_1__36_n_0\
    );
\head[7]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[7]\,
      I1 => \head[8]_i_4__36_n_0\,
      I2 => \head_reg_n_0_[6]\,
      O => \head[7]_i_1__36_n_0\
    );
\head[8]_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[6]\,
      I2 => \head[8]_i_4__36_n_0\,
      I3 => \head_reg_n_0_[7]\,
      O => \p_0_in__2\(8)
    );
\head[8]_i_3__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => head_MSB,
      I1 => tail_MSB,
      I2 => \tail[8]_i_8__23_n_0\,
      O => \head_reg[8]_0\
    );
\head[8]_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \head_reg_n_0_[5]\,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \head[8]_i_4__36_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[0]_i_1__135_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[1]_i_1__135_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[2]_i_1__135_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[3]_i_1__135_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[4]_i_1__136_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[5]_i_1__36_n_0\,
      Q => \head_reg_n_0_[5]\,
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[6]_i_1__36_n_0\,
      Q => \head_reg_n_0_[6]\,
      R => SR(0)
    );
\head_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \head[7]_i_1__36_n_0\,
      Q => \head_reg_n_0_[7]\,
      R => SR(0)
    );
\head_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\tail[1]_i_1__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\tail[2]_i_1__135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__1\(2)
    );
\tail[3]_i_1__135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__1\(3)
    );
\tail[4]_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[2]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[0]\,
      I4 => \tail_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\tail[5]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__1\(5)
    );
\tail[6]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \tail[8]_i_6__23_n_0\,
      O => \p_0_in__1\(6)
    );
\tail[7]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[7]\,
      I1 => \tail[8]_i_6__23_n_0\,
      I2 => \tail_reg_n_0_[6]\,
      O => \p_0_in__1\(7)
    );
\tail[8]_i_10__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[5]\,
      I3 => \head_reg_n_0_[5]\,
      I4 => \tail_reg_n_0_[4]\,
      I5 => \head_reg_n_0_[4]\,
      O => \tail[8]_i_10__22_n_0\
    );
\tail[8]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      I2 => \tail_reg[0]_0\,
      O => \tail[8]_i_1__36_n_0\
    );
\tail[8]_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[6]\,
      I2 => \tail[8]_i_6__23_n_0\,
      I3 => \tail_reg_n_0_[7]\,
      O => \p_0_in__1\(8)
    );
\tail[8]_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88FFFFF"
    )
        port map (
      I0 => \wght_valid_xbus2PE_flatten[2]_50\(0),
      I1 => \tail_reg[0]_1\,
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[8]_i_8__23_n_0\,
      O => \^wght_ready_pe2xbus_flatten[2]_45\(0)
    );
\tail[8]_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tail_reg_n_0_[5]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[0]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \tail[8]_i_6__23_n_0\
    );
\tail[8]_i_8__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \tail_reg_n_0_[6]\,
      I1 => \head_reg_n_0_[6]\,
      I2 => \tail_reg_n_0_[7]\,
      I3 => \head_reg_n_0_[7]\,
      I4 => \tail[8]_i_9__22_n_0\,
      I5 => \tail[8]_i_10__22_n_0\,
      O => \tail[8]_i_8__23_n_0\
    );
\tail[8]_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[8]_i_9__22_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(5),
      Q => \tail_reg_n_0_[5]\,
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(6),
      Q => \tail_reg_n_0_[6]\,
      R => SR(0)
    );
\tail_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(7),
      Q => \tail_reg_n_0_[7]\,
      R => SR(0)
    );
\tail_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[8]_i_1__36_n_0\,
      D => \p_0_in__1\(8),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1\ is
  port (
    \LN_psum_valid[2][9]_24\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1\ is
  signal \head[0]_i_1__129_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__129_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__129_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__129_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__129_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__60_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__60_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__21_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__21_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__129\ : label is "soft_lutpair1338";
  attribute SOFT_HLUTNM of \head[2]_i_1__129\ : label is "soft_lutpair1338";
  attribute SOFT_HLUTNM of \head[3]_i_1__129\ : label is "soft_lutpair1336";
  attribute SOFT_HLUTNM of \head[4]_i_1__129\ : label is "soft_lutpair1336";
  attribute SOFT_HLUTNM of \tail[1]_i_1__129\ : label is "soft_lutpair1337";
  attribute SOFT_HLUTNM of \tail[2]_i_1__129\ : label is "soft_lutpair1337";
  attribute SOFT_HLUTNM of \tail[3]_i_1__129\ : label is "soft_lutpair1335";
  attribute SOFT_HLUTNM of \tail[4]_i_1__106\ : label is "soft_lutpair1335";
begin
\acc_sel_sft_reg[0]_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__21_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][9]_24\
    );
\head[0]_i_1__129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__129_n_0\
    );
\head[1]_i_1__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__129_n_0\
    );
\head[2]_i_1__129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__129_n_0\
    );
\head[3]_i_1__129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__129_n_0\
    );
\head[4]_i_1__129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__129_n_0\
    );
\head[5]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__21_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__60_n_0\
    );
\head[5]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__60_n_0\,
      D => \head[0]_i_1__129_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__60_n_0\,
      D => \head[1]_i_1__129_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__60_n_0\,
      D => \head[2]_i_1__129_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__60_n_0\,
      D => \head[3]_i_1__129_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__60_n_0\,
      D => \head[4]_i_1__129_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__60_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__21_n_0\,
      O => \tail[5]_i_1__60_n_0\
    );
\tail[5]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__21_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__21_n_0\
    );
\tail[5]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__21_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__60_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__60_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__60_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__60_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__60_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__60_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_103\ is
  port (
    \LN_psum_valid[2][10]_25\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_103\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_103\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_103\ is
  signal \head[0]_i_1__133_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__133_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__133_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__133_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__133_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__61_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__61_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__22_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__22_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__133\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \head[2]_i_1__133\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \head[3]_i_1__133\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \head[4]_i_1__133\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \tail[1]_i_1__133\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \tail[2]_i_1__133\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \tail[3]_i_1__133\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \tail[4]_i_1__109\ : label is "soft_lutpair970";
begin
\acc_sel_sft_reg[0]_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__22_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][10]_25\
    );
\head[0]_i_1__133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__133_n_0\
    );
\head[1]_i_1__133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__133_n_0\
    );
\head[2]_i_1__133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__133_n_0\
    );
\head[3]_i_1__133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__133_n_0\
    );
\head[4]_i_1__133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__133_n_0\
    );
\head[5]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__22_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__61_n_0\
    );
\head[5]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__61_n_0\,
      D => \head[0]_i_1__133_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__61_n_0\,
      D => \head[1]_i_1__133_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__61_n_0\,
      D => \head[2]_i_1__133_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__61_n_0\,
      D => \head[3]_i_1__133_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__61_n_0\,
      D => \head[4]_i_1__133_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__61_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__22_n_0\,
      O => \tail[5]_i_1__61_n_0\
    );
\tail[5]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__22_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__22_n_0\
    );
\tail[5]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__22_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__61_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__61_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__61_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__61_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__61_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__61_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_109\ is
  port (
    \LN_psum_valid[2][0]_15\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_109\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_109\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_109\ is
  signal \head[0]_i_1__93_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__93_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__93_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__93_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__93_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__51_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__51_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__12_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__12_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__93\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \head[2]_i_1__93\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \head[3]_i_1__93\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \head[4]_i_1__93\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \tail[1]_i_1__93\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \tail[2]_i_1__93\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \tail[3]_i_1__93\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \tail[4]_i_1__79\ : label is "soft_lutpair937";
begin
\acc_sel_sft_reg[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__12_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][0]_15\
    );
\head[0]_i_1__93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__93_n_0\
    );
\head[1]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__93_n_0\
    );
\head[2]_i_1__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__93_n_0\
    );
\head[3]_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__93_n_0\
    );
\head[4]_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__93_n_0\
    );
\head[5]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__12_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__51_n_0\
    );
\head[5]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__51_n_0\,
      D => \head[0]_i_1__93_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__51_n_0\,
      D => \head[1]_i_1__93_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__51_n_0\,
      D => \head[2]_i_1__93_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__51_n_0\,
      D => \head[3]_i_1__93_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__51_n_0\,
      D => \head[4]_i_1__93_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__51_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__12_n_0\,
      O => \tail[5]_i_1__51_n_0\
    );
\tail[5]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__12_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__12_n_0\
    );
\tail[5]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__12_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__51_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__51_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__51_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__51_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__51_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__51_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_115\ is
  port (
    \psum_in_valid_mux_select[0][9]_11\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_115\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_115\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_115\ is
  signal \head[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__77_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__77_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__47_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__31_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__8_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__8_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__77\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \head[2]_i_1__77\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \head[3]_i_1__77\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \head[4]_i_1__77\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \tail[1]_i_1__77\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \tail[2]_i_1__77\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \tail[3]_i_1__77\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \tail[4]_i_1__64\ : label is "soft_lutpair905";
begin
\head[0]_i_1__77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__77_n_0\
    );
\head[1]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__77_n_0\
    );
\head[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__77_n_0\
    );
\head[3]_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__77_n_0\
    );
\head[4]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__77_n_0\
    );
\head[5]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__8_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__47_n_0\
    );
\head[5]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__47_n_0\,
      D => \head[0]_i_1__77_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__47_n_0\,
      D => \head[1]_i_1__77_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__47_n_0\,
      D => \head[2]_i_1__77_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__47_n_0\,
      D => \head[3]_i_1__77_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__47_n_0\,
      D => \head[4]_i_1__77_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__47_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__8_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][9]_11\
    );
\tail[5]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__8_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__31_n_0\
    );
\tail[5]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__8_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__8_n_0\
    );
\tail[5]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__8_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__31_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__31_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__31_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__31_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__31_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__31_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_121\ is
  port (
    \psum_in_valid_mux_select[0][8]_10\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_121\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_121\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_121\ is
  signal \head[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__73_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__73_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__46_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__29_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__7_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__7_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__73\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \head[2]_i_1__73\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \head[3]_i_1__73\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \head[4]_i_1__73\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \tail[1]_i_1__73\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \tail[2]_i_1__73\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \tail[3]_i_1__73\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \tail[4]_i_1__60\ : label is "soft_lutpair869";
begin
\head[0]_i_1__73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__73_n_0\
    );
\head[1]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__73_n_0\
    );
\head[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__73_n_0\
    );
\head[3]_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__73_n_0\
    );
\head[4]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__73_n_0\
    );
\head[5]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__7_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__46_n_0\
    );
\head[5]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__46_n_0\,
      D => \head[0]_i_1__73_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__46_n_0\,
      D => \head[1]_i_1__73_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__46_n_0\,
      D => \head[2]_i_1__73_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__46_n_0\,
      D => \head[3]_i_1__73_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__46_n_0\,
      D => \head[4]_i_1__73_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__46_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__7_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][8]_10\
    );
\tail[5]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__7_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__29_n_0\
    );
\tail[5]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__7_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__7_n_0\
    );
\tail[5]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__7_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__29_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__29_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__29_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__29_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__29_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__29_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_127\ is
  port (
    \psum_in_valid_mux_select[0][7]_9\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_127\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_127\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_127\ is
  signal \head[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__69_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__69_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__69_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__45_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__27_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__6_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__6_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__69\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \head[2]_i_1__69\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \head[3]_i_1__69\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \head[4]_i_1__69\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \tail[1]_i_1__69\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \tail[2]_i_1__69\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \tail[3]_i_1__69\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \tail[4]_i_1__56\ : label is "soft_lutpair833";
begin
\head[0]_i_1__69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__69_n_0\
    );
\head[1]_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__69_n_0\
    );
\head[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__69_n_0\
    );
\head[3]_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__69_n_0\
    );
\head[4]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__69_n_0\
    );
\head[5]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__6_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__45_n_0\
    );
\head[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__45_n_0\,
      D => \head[0]_i_1__69_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__45_n_0\,
      D => \head[1]_i_1__69_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__45_n_0\,
      D => \head[2]_i_1__69_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__45_n_0\,
      D => \head[3]_i_1__69_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__45_n_0\,
      D => \head[4]_i_1__69_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__45_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__6_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][7]_9\
    );
\tail[5]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__6_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__27_n_0\
    );
\tail[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__6_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__6_n_0\
    );
\tail[5]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__6_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__27_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__27_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__27_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__27_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__27_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__27_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_133\ is
  port (
    \psum_in_valid_mux_select[0][6]_8\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_133\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_133\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_133\ is
  signal \head[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__65_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__65_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__65_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__44_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__25_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__5_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__5_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__65\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \head[2]_i_1__65\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \head[3]_i_1__65\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \head[4]_i_1__65\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \tail[1]_i_1__65\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \tail[2]_i_1__65\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \tail[3]_i_1__65\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \tail[4]_i_1__52\ : label is "soft_lutpair797";
begin
\head[0]_i_1__65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__65_n_0\
    );
\head[1]_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__65_n_0\
    );
\head[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__65_n_0\
    );
\head[3]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__65_n_0\
    );
\head[4]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__65_n_0\
    );
\head[5]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__5_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__44_n_0\
    );
\head[5]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__44_n_0\,
      D => \head[0]_i_1__65_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__44_n_0\,
      D => \head[1]_i_1__65_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__44_n_0\,
      D => \head[2]_i_1__65_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__44_n_0\,
      D => \head[3]_i_1__65_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__44_n_0\,
      D => \head[4]_i_1__65_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__44_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__5_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][6]_8\
    );
\tail[5]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__5_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__25_n_0\
    );
\tail[5]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__5_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__5_n_0\
    );
\tail[5]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__25_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__25_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__25_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__25_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__25_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__25_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_139\ is
  port (
    \psum_in_valid_mux_select[0][5]_7\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_139\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_139\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_139\ is
  signal \head[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__61_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__61_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__43_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__23_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__4_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__61\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \head[2]_i_1__61\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \head[3]_i_1__61\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \head[4]_i_1__61\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \tail[1]_i_1__61\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \tail[2]_i_1__61\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \tail[3]_i_1__61\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \tail[4]_i_1__48\ : label is "soft_lutpair761";
begin
\head[0]_i_1__61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__61_n_0\
    );
\head[1]_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__61_n_0\
    );
\head[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__61_n_0\
    );
\head[3]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__61_n_0\
    );
\head[4]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__61_n_0\
    );
\head[5]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__4_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__43_n_0\
    );
\head[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__43_n_0\,
      D => \head[0]_i_1__61_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__43_n_0\,
      D => \head[1]_i_1__61_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__43_n_0\,
      D => \head[2]_i_1__61_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__43_n_0\,
      D => \head[3]_i_1__61_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__43_n_0\,
      D => \head[4]_i_1__61_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__43_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__4_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][5]_7\
    );
\tail[5]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__4_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__23_n_0\
    );
\tail[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__4_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__4_n_0\
    );
\tail[5]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__4_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__23_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__23_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__23_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__23_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__23_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__23_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_145\ is
  port (
    \psum_in_valid_mux_select[0][4]_6\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_145\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_145\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_145\ is
  signal \head[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__57_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__57_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__42_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__21_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__3_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__57\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \head[2]_i_1__57\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \head[3]_i_1__57\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \head[4]_i_1__57\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \tail[1]_i_1__57\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \tail[2]_i_1__57\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \tail[3]_i_1__57\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \tail[4]_i_1__44\ : label is "soft_lutpair725";
begin
\head[0]_i_1__57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__57_n_0\
    );
\head[1]_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__57_n_0\
    );
\head[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__57_n_0\
    );
\head[3]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__57_n_0\
    );
\head[4]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__57_n_0\
    );
\head[5]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__42_n_0\
    );
\head[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__42_n_0\,
      D => \head[0]_i_1__57_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__42_n_0\,
      D => \head[1]_i_1__57_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__42_n_0\,
      D => \head[2]_i_1__57_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__42_n_0\,
      D => \head[3]_i_1__57_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__42_n_0\,
      D => \head[4]_i_1__57_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__42_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][4]_6\
    );
\tail[5]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__3_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__21_n_0\
    );
\tail[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__3_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__3_n_0\
    );
\tail[5]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__21_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__21_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__21_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__21_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__21_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__21_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_151\ is
  port (
    \psum_in_valid_mux_select[0][3]_5\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_151\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_151\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_151\ is
  signal \head[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__53_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__53_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__41_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__2_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__53\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \head[2]_i_1__53\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \head[3]_i_1__53\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \head[4]_i_1__53\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \tail[1]_i_1__53\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \tail[2]_i_1__53\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \tail[3]_i_1__53\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \tail[4]_i_1__40\ : label is "soft_lutpair689";
begin
\head[0]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__53_n_0\
    );
\head[1]_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__53_n_0\
    );
\head[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__53_n_0\
    );
\head[3]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__53_n_0\
    );
\head[4]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__53_n_0\
    );
\head[5]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__2_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__41_n_0\
    );
\head[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__41_n_0\,
      D => \head[0]_i_1__53_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__41_n_0\,
      D => \head[1]_i_1__53_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__41_n_0\,
      D => \head[2]_i_1__53_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__41_n_0\,
      D => \head[3]_i_1__53_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__41_n_0\,
      D => \head[4]_i_1__53_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__41_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__2_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][3]_5\
    );
\tail[5]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__2_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__19_n_0\
    );
\tail[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__2_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__2_n_0\
    );
\tail[5]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__2_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__19_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__19_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__19_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__19_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__19_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__19_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_157\ is
  port (
    \psum_in_valid_mux_select[0][2]_4\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_157\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_157\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_157\ is
  signal \head[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__49_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__49_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__40_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__1_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__49\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \head[2]_i_1__49\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \head[3]_i_1__49\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \head[4]_i_1__49\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \tail[1]_i_1__49\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \tail[2]_i_1__49\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \tail[3]_i_1__49\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \tail[4]_i_1__36\ : label is "soft_lutpair653";
begin
\head[0]_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__49_n_0\
    );
\head[1]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__49_n_0\
    );
\head[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__49_n_0\
    );
\head[3]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__49_n_0\
    );
\head[4]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__49_n_0\
    );
\head[5]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__1_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__40_n_0\
    );
\head[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__40_n_0\,
      D => \head[0]_i_1__49_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__40_n_0\,
      D => \head[1]_i_1__49_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__40_n_0\,
      D => \head[2]_i_1__49_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__40_n_0\,
      D => \head[3]_i_1__49_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__40_n_0\,
      D => \head[4]_i_1__49_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__40_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__1_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][2]_4\
    );
\tail[5]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__1_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__17_n_0\
    );
\tail[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__1_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__1_n_0\
    );
\tail[5]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__17_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__17_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__17_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__17_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__17_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__17_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_163\ is
  port (
    \psum_in_valid_mux_select[0][1]_3\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_163\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_163\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_163\ is
  signal \head[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__39_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__0_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__45\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \head[2]_i_1__45\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \head[3]_i_1__45\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \head[4]_i_1__45\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \tail[1]_i_1__45\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \tail[2]_i_1__45\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \tail[3]_i_1__45\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \tail[4]_i_1__32\ : label is "soft_lutpair617";
begin
\head[0]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__45_n_0\
    );
\head[1]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__45_n_0\
    );
\head[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__45_n_0\
    );
\head[3]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__45_n_0\
    );
\head[4]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__45_n_0\
    );
\head[5]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__0_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__39_n_0\
    );
\head[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__39_n_0\,
      D => \head[0]_i_1__45_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__39_n_0\,
      D => \head[1]_i_1__45_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__39_n_0\,
      D => \head[2]_i_1__45_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__39_n_0\,
      D => \head[3]_i_1__45_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__39_n_0\,
      D => \head[4]_i_1__45_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__39_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__0_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][1]_3\
    );
\tail[5]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__0_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__15_n_0\
    );
\tail[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__0_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__0_n_0\
    );
\tail[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__0_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__15_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__15_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__15_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__15_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__15_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__15_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_169\ is
  port (
    \psum_in_valid_mux_select[0][12]_14\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_169\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_169\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_169\ is
  signal \head[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__89_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__89_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__50_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__37_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__11_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__11_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__89\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \head[2]_i_1__89\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \head[3]_i_1__89\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \head[4]_i_1__89\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \tail[1]_i_1__89\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \tail[2]_i_1__89\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \tail[3]_i_1__89\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \tail[4]_i_1__76\ : label is "soft_lutpair581";
begin
\head[0]_i_1__89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__89_n_0\
    );
\head[1]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__89_n_0\
    );
\head[2]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__89_n_0\
    );
\head[3]_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__89_n_0\
    );
\head[4]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__89_n_0\
    );
\head[5]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__11_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__50_n_0\
    );
\head[5]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__50_n_0\,
      D => \head[0]_i_1__89_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__50_n_0\,
      D => \head[1]_i_1__89_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__50_n_0\,
      D => \head[2]_i_1__89_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__50_n_0\,
      D => \head[3]_i_1__89_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__50_n_0\,
      D => \head[4]_i_1__89_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__50_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__11_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][12]_14\
    );
\tail[5]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__11_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__37_n_0\
    );
\tail[5]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__11_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__11_n_0\
    );
\tail[5]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__11_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__37_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__37_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__37_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__37_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__37_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__37_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_175\ is
  port (
    \psum_in_valid_mux_select[0][11]_13\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_175\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_175\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_175\ is
  signal \head[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__85_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__85_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__49_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__35_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__10_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__10_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__85\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \head[2]_i_1__85\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \head[3]_i_1__85\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \head[4]_i_1__85\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \tail[1]_i_1__85\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \tail[2]_i_1__85\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \tail[3]_i_1__85\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \tail[4]_i_1__72\ : label is "soft_lutpair545";
begin
\head[0]_i_1__85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__85_n_0\
    );
\head[1]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__85_n_0\
    );
\head[2]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__85_n_0\
    );
\head[3]_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__85_n_0\
    );
\head[4]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__85_n_0\
    );
\head[5]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__10_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__49_n_0\
    );
\head[5]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__49_n_0\,
      D => \head[0]_i_1__85_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__49_n_0\,
      D => \head[1]_i_1__85_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__49_n_0\,
      D => \head[2]_i_1__85_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__49_n_0\,
      D => \head[3]_i_1__85_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__49_n_0\,
      D => \head[4]_i_1__85_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__49_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__10_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][11]_13\
    );
\tail[5]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__10_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__35_n_0\
    );
\tail[5]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__10_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__10_n_0\
    );
\tail[5]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__10_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__35_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__35_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__35_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__35_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__35_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__35_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_181\ is
  port (
    \psum_in_valid_mux_select[0][10]_12\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_181\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_181\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_181\ is
  signal \head[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__81_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__81_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__48_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__33_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__9_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5__9_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__81\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \head[2]_i_1__81\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \head[3]_i_1__81\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \head[4]_i_1__81\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \tail[1]_i_1__81\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \tail[2]_i_1__81\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \tail[3]_i_1__81\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \tail[4]_i_1__68\ : label is "soft_lutpair509";
begin
\head[0]_i_1__81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__81_n_0\
    );
\head[1]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__81_n_0\
    );
\head[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__81_n_0\
    );
\head[3]_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__81_n_0\
    );
\head[4]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__81_n_0\
    );
\head[5]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3__9_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__48_n_0\
    );
\head[5]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__48_n_0\,
      D => \head[0]_i_1__81_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__48_n_0\,
      D => \head[1]_i_1__81_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__48_n_0\,
      D => \head[2]_i_1__81_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__48_n_0\,
      D => \head[3]_i_1__81_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__48_n_0\,
      D => \head[4]_i_1__81_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__48_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__9_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][10]_12\
    );
\tail[5]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3__9_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__33_n_0\
    );
\tail[5]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5__9_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__9_n_0\
    );
\tail[5]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5__9_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__33_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__33_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__33_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__33_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__33_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__33_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_187\ is
  port (
    \psum_in_valid_mux_select[0][0]_2\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_187\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_187\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_187\ is
  signal \head[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__38_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3_n_0\ : STD_LOGIC;
  signal \tail[5]_i_5_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__41\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \head[2]_i_1__41\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \head[3]_i_1__41\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \head[4]_i_1__41\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \tail[1]_i_1__41\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \tail[2]_i_1__41\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \tail[3]_i_1__41\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \tail[4]_i_1__28\ : label is "soft_lutpair473";
begin
\head[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__41_n_0\
    );
\head[1]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__41_n_0\
    );
\head[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__41_n_0\
    );
\head[3]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__41_n_0\
    );
\head[4]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__41_n_0\
    );
\head[5]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D00"
    )
        port map (
      I0 => \tail[5]_i_3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__38_n_0\
    );
\head[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__38_n_0\,
      D => \head[0]_i_1__41_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__38_n_0\,
      D => \head[1]_i_1__41_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__38_n_0\,
      D => \head[2]_i_1__41_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__38_n_0\,
      D => \head[3]_i_1__41_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__38_n_0\,
      D => \head[4]_i_1__41_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__38_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[4]_i_3__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7D7D7D"
    )
        port map (
      I0 => \tail[5]_i_3_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      I5 => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      O => \psum_in_valid_mux_select[0][0]_2\
    );
\tail[5]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA82AA"
    )
        port map (
      I0 => Q(0),
      I1 => tail_MSB,
      I2 => head_MSB,
      I3 => \tail[5]_i_3_n_0\,
      I4 => \tail_reg[0]_0\,
      O => \tail[5]_i_1__13_n_0\
    );
\tail[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_5_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3_n_0\
    );
\tail[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \tail_reg_n_0_[1]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \head_reg_n_0_[2]\,
      I4 => \head_reg_n_0_[0]\,
      I5 => \tail_reg_n_0_[0]\,
      O => \tail[5]_i_5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__13_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__13_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__13_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__13_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__13_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__13_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_43\ is
  port (
    \LN_psum_valid[2][8]_23\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_43\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_43\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_43\ is
  signal \head[0]_i_1__125_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__125_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__125_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__125_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__125_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__59_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__59_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__20_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__20_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__125\ : label is "soft_lutpair1304";
  attribute SOFT_HLUTNM of \head[2]_i_1__125\ : label is "soft_lutpair1304";
  attribute SOFT_HLUTNM of \head[3]_i_1__125\ : label is "soft_lutpair1302";
  attribute SOFT_HLUTNM of \head[4]_i_1__125\ : label is "soft_lutpair1302";
  attribute SOFT_HLUTNM of \tail[1]_i_1__125\ : label is "soft_lutpair1303";
  attribute SOFT_HLUTNM of \tail[2]_i_1__125\ : label is "soft_lutpair1303";
  attribute SOFT_HLUTNM of \tail[3]_i_1__125\ : label is "soft_lutpair1301";
  attribute SOFT_HLUTNM of \tail[4]_i_1__103\ : label is "soft_lutpair1301";
begin
\acc_sel_sft_reg[0]_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__20_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][8]_23\
    );
\head[0]_i_1__125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__125_n_0\
    );
\head[1]_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__125_n_0\
    );
\head[2]_i_1__125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__125_n_0\
    );
\head[3]_i_1__125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__125_n_0\
    );
\head[4]_i_1__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__125_n_0\
    );
\head[5]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__20_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__59_n_0\
    );
\head[5]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__59_n_0\,
      D => \head[0]_i_1__125_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__59_n_0\,
      D => \head[1]_i_1__125_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__59_n_0\,
      D => \head[2]_i_1__125_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__59_n_0\,
      D => \head[3]_i_1__125_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__59_n_0\,
      D => \head[4]_i_1__125_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__59_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__20_n_0\,
      O => \tail[5]_i_1__59_n_0\
    );
\tail[5]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__20_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__20_n_0\
    );
\tail[5]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__20_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__59_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__59_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__59_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__59_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__59_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__59_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_49\ is
  port (
    \LN_psum_valid[2][7]_22\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_49\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_49\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_49\ is
  signal \head[0]_i_1__121_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__121_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__121_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__121_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__121_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__58_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__58_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__19_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__19_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__121\ : label is "soft_lutpair1270";
  attribute SOFT_HLUTNM of \head[2]_i_1__121\ : label is "soft_lutpair1270";
  attribute SOFT_HLUTNM of \head[3]_i_1__121\ : label is "soft_lutpair1268";
  attribute SOFT_HLUTNM of \head[4]_i_1__121\ : label is "soft_lutpair1268";
  attribute SOFT_HLUTNM of \tail[1]_i_1__121\ : label is "soft_lutpair1269";
  attribute SOFT_HLUTNM of \tail[2]_i_1__121\ : label is "soft_lutpair1269";
  attribute SOFT_HLUTNM of \tail[3]_i_1__121\ : label is "soft_lutpair1267";
  attribute SOFT_HLUTNM of \tail[4]_i_1__100\ : label is "soft_lutpair1267";
begin
\acc_sel_sft_reg[0]_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__19_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][7]_22\
    );
\head[0]_i_1__121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__121_n_0\
    );
\head[1]_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__121_n_0\
    );
\head[2]_i_1__121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__121_n_0\
    );
\head[3]_i_1__121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__121_n_0\
    );
\head[4]_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__121_n_0\
    );
\head[5]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__19_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__58_n_0\
    );
\head[5]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__58_n_0\,
      D => \head[0]_i_1__121_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__58_n_0\,
      D => \head[1]_i_1__121_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__58_n_0\,
      D => \head[2]_i_1__121_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__58_n_0\,
      D => \head[3]_i_1__121_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__58_n_0\,
      D => \head[4]_i_1__121_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__58_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__19_n_0\,
      O => \tail[5]_i_1__58_n_0\
    );
\tail[5]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__19_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__19_n_0\
    );
\tail[5]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__19_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__58_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__58_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__58_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__58_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__58_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__58_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_55\ is
  port (
    \LN_psum_valid[2][6]_21\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_55\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_55\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_55\ is
  signal \head[0]_i_1__117_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__117_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__117_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__117_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__117_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__57_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__57_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__18_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__18_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__117\ : label is "soft_lutpair1237";
  attribute SOFT_HLUTNM of \head[2]_i_1__117\ : label is "soft_lutpair1237";
  attribute SOFT_HLUTNM of \head[3]_i_1__117\ : label is "soft_lutpair1235";
  attribute SOFT_HLUTNM of \head[4]_i_1__117\ : label is "soft_lutpair1235";
  attribute SOFT_HLUTNM of \tail[1]_i_1__117\ : label is "soft_lutpair1236";
  attribute SOFT_HLUTNM of \tail[2]_i_1__117\ : label is "soft_lutpair1236";
  attribute SOFT_HLUTNM of \tail[3]_i_1__117\ : label is "soft_lutpair1234";
  attribute SOFT_HLUTNM of \tail[4]_i_1__97\ : label is "soft_lutpair1234";
begin
\acc_sel_sft_reg[0]_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__18_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][6]_21\
    );
\head[0]_i_1__117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__117_n_0\
    );
\head[1]_i_1__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__117_n_0\
    );
\head[2]_i_1__117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__117_n_0\
    );
\head[3]_i_1__117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__117_n_0\
    );
\head[4]_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__117_n_0\
    );
\head[5]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__18_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__57_n_0\
    );
\head[5]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__57_n_0\,
      D => \head[0]_i_1__117_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__57_n_0\,
      D => \head[1]_i_1__117_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__57_n_0\,
      D => \head[2]_i_1__117_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__57_n_0\,
      D => \head[3]_i_1__117_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__57_n_0\,
      D => \head[4]_i_1__117_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__57_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__18_n_0\,
      O => \tail[5]_i_1__57_n_0\
    );
\tail[5]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__18_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__18_n_0\
    );
\tail[5]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__18_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__57_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__57_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__57_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__57_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__57_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__57_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_61\ is
  port (
    \LN_psum_valid[2][5]_20\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_61\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_61\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_61\ is
  signal \head[0]_i_1__113_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__113_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__113_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__113_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__113_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__56_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__56_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__17_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__17_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__113\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \head[2]_i_1__113\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \head[3]_i_1__113\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \head[4]_i_1__113\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \tail[1]_i_1__113\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \tail[2]_i_1__113\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \tail[3]_i_1__113\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \tail[4]_i_1__94\ : label is "soft_lutpair1201";
begin
\acc_sel_sft_reg[0]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__17_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][5]_20\
    );
\head[0]_i_1__113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__113_n_0\
    );
\head[1]_i_1__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__113_n_0\
    );
\head[2]_i_1__113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__113_n_0\
    );
\head[3]_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__113_n_0\
    );
\head[4]_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__113_n_0\
    );
\head[5]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__17_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__56_n_0\
    );
\head[5]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__56_n_0\,
      D => \head[0]_i_1__113_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__56_n_0\,
      D => \head[1]_i_1__113_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__56_n_0\,
      D => \head[2]_i_1__113_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__56_n_0\,
      D => \head[3]_i_1__113_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__56_n_0\,
      D => \head[4]_i_1__113_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__56_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__17_n_0\,
      O => \tail[5]_i_1__56_n_0\
    );
\tail[5]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__17_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__17_n_0\
    );
\tail[5]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__17_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__56_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__56_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__56_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__56_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__56_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__56_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_67\ is
  port (
    \LN_psum_valid[2][4]_19\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_67\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_67\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_67\ is
  signal \head[0]_i_1__109_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__109_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__109_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__109_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__109_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__55_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__55_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__16_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__16_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__109\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \head[2]_i_1__109\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \head[3]_i_1__109\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \head[4]_i_1__109\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \tail[1]_i_1__109\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \tail[2]_i_1__109\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \tail[3]_i_1__109\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \tail[4]_i_1__91\ : label is "soft_lutpair1168";
begin
\acc_sel_sft_reg[0]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__16_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][4]_19\
    );
\head[0]_i_1__109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__109_n_0\
    );
\head[1]_i_1__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__109_n_0\
    );
\head[2]_i_1__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__109_n_0\
    );
\head[3]_i_1__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__109_n_0\
    );
\head[4]_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__109_n_0\
    );
\head[5]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__16_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__55_n_0\
    );
\head[5]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__55_n_0\,
      D => \head[0]_i_1__109_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__55_n_0\,
      D => \head[1]_i_1__109_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__55_n_0\,
      D => \head[2]_i_1__109_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__55_n_0\,
      D => \head[3]_i_1__109_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__55_n_0\,
      D => \head[4]_i_1__109_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__55_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__16_n_0\,
      O => \tail[5]_i_1__55_n_0\
    );
\tail[5]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__16_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__16_n_0\
    );
\tail[5]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__16_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__55_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__55_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__55_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__55_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__55_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__55_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_73\ is
  port (
    \LN_psum_valid[2][3]_18\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_73\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_73\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_73\ is
  signal \head[0]_i_1__105_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__105_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__105_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__105_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__105_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__54_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__54_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__15_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__15_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__105\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \head[2]_i_1__105\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \head[3]_i_1__105\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \head[4]_i_1__105\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \tail[1]_i_1__105\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \tail[2]_i_1__105\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \tail[3]_i_1__105\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \tail[4]_i_1__88\ : label is "soft_lutpair1135";
begin
\acc_sel_sft_reg[0]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__15_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][3]_18\
    );
\head[0]_i_1__105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__105_n_0\
    );
\head[1]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__105_n_0\
    );
\head[2]_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__105_n_0\
    );
\head[3]_i_1__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__105_n_0\
    );
\head[4]_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__105_n_0\
    );
\head[5]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__15_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__54_n_0\
    );
\head[5]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__54_n_0\,
      D => \head[0]_i_1__105_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__54_n_0\,
      D => \head[1]_i_1__105_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__54_n_0\,
      D => \head[2]_i_1__105_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__54_n_0\,
      D => \head[3]_i_1__105_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__54_n_0\,
      D => \head[4]_i_1__105_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__54_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__15_n_0\,
      O => \tail[5]_i_1__54_n_0\
    );
\tail[5]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__15_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__15_n_0\
    );
\tail[5]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__15_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__54_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__54_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__54_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__54_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__54_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__54_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_79\ is
  port (
    \LN_psum_valid[2][2]_17\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_79\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_79\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_79\ is
  signal \head[0]_i_1__101_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__101_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__101_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__101_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__101_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__53_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__53_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__14_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__14_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__101\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \head[2]_i_1__101\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \head[3]_i_1__101\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \head[4]_i_1__101\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \tail[1]_i_1__101\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \tail[2]_i_1__101\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \tail[3]_i_1__101\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \tail[4]_i_1__85\ : label is "soft_lutpair1102";
begin
\acc_sel_sft_reg[0]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__14_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][2]_17\
    );
\head[0]_i_1__101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__101_n_0\
    );
\head[1]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__101_n_0\
    );
\head[2]_i_1__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__101_n_0\
    );
\head[3]_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__101_n_0\
    );
\head[4]_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__101_n_0\
    );
\head[5]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__14_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__53_n_0\
    );
\head[5]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__53_n_0\,
      D => \head[0]_i_1__101_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__53_n_0\,
      D => \head[1]_i_1__101_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__53_n_0\,
      D => \head[2]_i_1__101_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__53_n_0\,
      D => \head[3]_i_1__101_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__53_n_0\,
      D => \head[4]_i_1__101_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__53_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__14_n_0\,
      O => \tail[5]_i_1__53_n_0\
    );
\tail[5]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__14_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__14_n_0\
    );
\tail[5]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__14_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__53_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__53_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__53_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__53_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__53_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__53_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_85\ is
  port (
    \LN_psum_valid[2][1]_16\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_85\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_85\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_85\ is
  signal \head[0]_i_1__97_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__97_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__97_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__97_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__97_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__52_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__52_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__13_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__13_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__97\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \head[2]_i_1__97\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \head[3]_i_1__97\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \head[4]_i_1__97\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \tail[1]_i_1__97\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \tail[2]_i_1__97\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \tail[3]_i_1__97\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \tail[4]_i_1__82\ : label is "soft_lutpair1069";
begin
\acc_sel_sft_reg[0]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__13_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][1]_16\
    );
\head[0]_i_1__97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__97_n_0\
    );
\head[1]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__97_n_0\
    );
\head[2]_i_1__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__97_n_0\
    );
\head[3]_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__97_n_0\
    );
\head[4]_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__97_n_0\
    );
\head[5]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__13_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__52_n_0\
    );
\head[5]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__52_n_0\,
      D => \head[0]_i_1__97_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__52_n_0\,
      D => \head[1]_i_1__97_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__52_n_0\,
      D => \head[2]_i_1__97_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__52_n_0\,
      D => \head[3]_i_1__97_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__52_n_0\,
      D => \head[4]_i_1__97_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__52_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__13_n_0\,
      O => \tail[5]_i_1__52_n_0\
    );
\tail[5]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__13_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__13_n_0\
    );
\tail[5]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__13_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__52_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__52_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__52_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__52_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__52_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__52_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_91\ is
  port (
    \LN_psum_valid[2][12]_27\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_91\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_91\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_91\ is
  signal \head[0]_i_1__141_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__141_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__141_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__141_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__141_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__63_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__63_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__24_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__24_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__141\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \head[2]_i_1__141\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \head[3]_i_1__141\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \head[4]_i_1__141\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \tail[1]_i_1__141\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \tail[2]_i_1__141\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \tail[3]_i_1__141\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \tail[4]_i_1__115\ : label is "soft_lutpair1036";
begin
\acc_sel_sft_reg[0]_i_7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__24_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][12]_27\
    );
\head[0]_i_1__141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__141_n_0\
    );
\head[1]_i_1__141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__141_n_0\
    );
\head[2]_i_1__141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__141_n_0\
    );
\head[3]_i_1__141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__141_n_0\
    );
\head[4]_i_1__141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__141_n_0\
    );
\head[5]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__24_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__63_n_0\
    );
\head[5]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__63_n_0\,
      D => \head[0]_i_1__141_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__63_n_0\,
      D => \head[1]_i_1__141_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__63_n_0\,
      D => \head[2]_i_1__141_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__63_n_0\,
      D => \head[3]_i_1__141_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__63_n_0\,
      D => \head[4]_i_1__141_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__63_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__24_n_0\,
      O => \tail[5]_i_1__63_n_0\
    );
\tail[5]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__24_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__24_n_0\
    );
\tail[5]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__24_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__63_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__63_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__63_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__63_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__63_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__63_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_eyeriss_top_0_0_fifo__parameterized1_97\ is
  port (
    \LN_psum_valid[2][11]_26\ : out STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_eyeriss_top_0_0_fifo__parameterized1_97\ : entity is "fifo";
end \design_1_eyeriss_top_0_0_fifo__parameterized1_97\;

architecture STRUCTURE of \design_1_eyeriss_top_0_0_fifo__parameterized1_97\ is
  signal \head[0]_i_1__137_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__137_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__137_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__137_n_0\ : STD_LOGIC;
  signal \head[4]_i_1__137_n_0\ : STD_LOGIC;
  signal \head[5]_i_1__62_n_0\ : STD_LOGIC;
  signal head_MSB : STD_LOGIC;
  signal \head_reg_n_0_[0]\ : STD_LOGIC;
  signal \head_reg_n_0_[1]\ : STD_LOGIC;
  signal \head_reg_n_0_[2]\ : STD_LOGIC;
  signal \head_reg_n_0_[3]\ : STD_LOGIC;
  signal \head_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \tail[5]_i_1__62_n_0\ : STD_LOGIC;
  signal \tail[5]_i_3__23_n_0\ : STD_LOGIC;
  signal \tail[5]_i_4__23_n_0\ : STD_LOGIC;
  signal tail_MSB : STD_LOGIC;
  signal \tail_reg_n_0_[0]\ : STD_LOGIC;
  signal \tail_reg_n_0_[1]\ : STD_LOGIC;
  signal \tail_reg_n_0_[2]\ : STD_LOGIC;
  signal \tail_reg_n_0_[3]\ : STD_LOGIC;
  signal \tail_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \head[1]_i_1__137\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \head[2]_i_1__137\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \head[3]_i_1__137\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \head[4]_i_1__137\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \tail[1]_i_1__137\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \tail[2]_i_1__137\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \tail[3]_i_1__137\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \tail[4]_i_1__112\ : label is "soft_lutpair1003";
begin
\acc_sel_sft_reg[0]_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFF7D7D"
    )
        port map (
      I0 => \tail[5]_i_3__23_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      I4 => Q(0),
      O => \LN_psum_valid[2][11]_26\
    );
\head[0]_i_1__137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      O => \head[0]_i_1__137_n_0\
    );
\head[1]_i_1__137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \head_reg_n_0_[1]\,
      O => \head[1]_i_1__137_n_0\
    );
\head[2]_i_1__137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \head_reg_n_0_[2]\,
      I1 => \head_reg_n_0_[1]\,
      I2 => \head_reg_n_0_[0]\,
      O => \head[2]_i_1__137_n_0\
    );
\head[3]_i_1__137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \head_reg_n_0_[0]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[2]\,
      O => \head[3]_i_1__137_n_0\
    );
\head[4]_i_1__137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \head_reg_n_0_[4]\,
      I1 => \head_reg_n_0_[2]\,
      I2 => \head_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[0]\,
      I4 => \head_reg_n_0_[3]\,
      O => \head[4]_i_1__137_n_0\
    );
\head[5]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => \tail[5]_i_3__23_n_0\,
      I1 => head_MSB,
      I2 => tail_MSB,
      I3 => \tail_reg[0]_0\,
      O => \head[5]_i_1__62_n_0\
    );
\head[5]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_MSB,
      I1 => \head_reg_n_0_[3]\,
      I2 => \head_reg_n_0_[0]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \head_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[4]\,
      O => \p_0_in__6\(5)
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__62_n_0\,
      D => \head[0]_i_1__137_n_0\,
      Q => \head_reg_n_0_[0]\,
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__62_n_0\,
      D => \head[1]_i_1__137_n_0\,
      Q => \head_reg_n_0_[1]\,
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__62_n_0\,
      D => \head[2]_i_1__137_n_0\,
      Q => \head_reg_n_0_[2]\,
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__62_n_0\,
      D => \head[3]_i_1__137_n_0\,
      Q => \head_reg_n_0_[3]\,
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__62_n_0\,
      D => \head[4]_i_1__137_n_0\,
      Q => \head_reg_n_0_[4]\,
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head[5]_i_1__62_n_0\,
      D => \p_0_in__6\(5),
      Q => head_MSB,
      R => SR(0)
    );
\tail[0]_i_1__137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\tail[1]_i_1__137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tail_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\tail[2]_i_1__137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tail_reg_n_0_[2]\,
      I1 => \tail_reg_n_0_[1]\,
      I2 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(2)
    );
\tail[3]_i_1__137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tail_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      O => \p_0_in__5\(3)
    );
\tail[4]_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tail_reg_n_0_[4]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail_reg_n_0_[2]\,
      I3 => \tail_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[0]\,
      O => \p_0_in__5\(4)
    );
\tail[5]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8448CCCC"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => Q(0),
      I2 => tail_MSB,
      I3 => head_MSB,
      I4 => \tail[5]_i_3__23_n_0\,
      O => \tail[5]_i_1__62_n_0\
    );
\tail[5]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_MSB,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \tail_reg_n_0_[2]\,
      I4 => \tail_reg_n_0_[3]\,
      I5 => \tail_reg_n_0_[4]\,
      O => \p_0_in__5\(5)
    );
\tail[5]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \head_reg_n_0_[3]\,
      I1 => \tail_reg_n_0_[3]\,
      I2 => \tail[5]_i_4__23_n_0\,
      I3 => \tail_reg_n_0_[4]\,
      I4 => \head_reg_n_0_[4]\,
      O => \tail[5]_i_3__23_n_0\
    );
\tail[5]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \head_reg_n_0_[0]\,
      I1 => \tail_reg_n_0_[0]\,
      I2 => \tail_reg_n_0_[1]\,
      I3 => \head_reg_n_0_[1]\,
      I4 => \tail_reg_n_0_[2]\,
      I5 => \head_reg_n_0_[2]\,
      O => \tail[5]_i_4__23_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__62_n_0\,
      D => \p_0_in__5\(0),
      Q => \tail_reg_n_0_[0]\,
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__62_n_0\,
      D => \p_0_in__5\(1),
      Q => \tail_reg_n_0_[1]\,
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__62_n_0\,
      D => \p_0_in__5\(2),
      Q => \tail_reg_n_0_[2]\,
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__62_n_0\,
      D => \p_0_in__5\(3),
      Q => \tail_reg_n_0_[3]\,
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__62_n_0\,
      D => \p_0_in__5\(4),
      Q => \tail_reg_n_0_[4]\,
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail[5]_i_1__62_n_0\,
      D => \p_0_in__5\(5),
      Q => tail_MSB,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_ifmap_load_ctrl is
  port (
    \ifmap_valid_xbus2PE_flatten[1]_1\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \tail_reg[0]_2\ : in STD_LOGIC;
    \tail_reg[0]_3\ : in STD_LOGIC;
    \tail_reg[0]_4\ : in STD_LOGIC;
    \tail_reg[0]_5\ : in STD_LOGIC;
    \tail_reg[0]_6\ : in STD_LOGIC;
    \tail_reg[0]_7\ : in STD_LOGIC;
    \tail_reg[0]_8\ : in STD_LOGIC;
    \tail_reg[0]_9\ : in STD_LOGIC;
    \tail_reg[0]_10\ : in STD_LOGIC;
    \tail_reg[0]_11\ : in STD_LOGIC;
    ifmap_valid_ctrl2arr : in STD_LOGIC;
    \i___12_i_1_0\ : in STD_LOGIC;
    \i___12_i_1_1\ : in STD_LOGIC;
    \i___12_i_1_2\ : in STD_LOGIC;
    \i___8_i_1_0\ : in STD_LOGIC;
    \i___8_i_1_1\ : in STD_LOGIC;
    \i___8_i_1_2\ : in STD_LOGIC;
    \i___8_i_1__12_0\ : in STD_LOGIC;
    \i___8_i_1__12_1\ : in STD_LOGIC;
    \i___8_i_1__12_2\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[0]_31\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_ready_PE2xbus_flatten[2]_46\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \n_state_reg[0]_i_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_ifmap_load_ctrl : entity is "ifmap_load_ctrl";
end design_1_eyeriss_top_0_0_ifmap_load_ctrl;

architecture STRUCTURE of design_1_eyeriss_top_0_0_ifmap_load_ctrl is
  signal B : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal CEB2 : STD_LOGIC;
  signal RSTB : STD_LOGIC;
  signal batch_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal batch_cnt0 : STD_LOGIC;
  signal \batch_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \batch_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal cnt_C0 : STD_LOGIC;
  signal cnt_C01_out : STD_LOGIC;
  signal \cnt_C[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_C[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_C[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_C[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_C[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_C[2]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \cnt_C_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \cnt_C_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_C_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_C_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_H[6]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_H[7]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_H[7]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_H[7]_i_4_n_0\ : STD_LOGIC;
  signal cnt_H_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cnt_W : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cnt_W[2]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \cnt_W_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal col_tag : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \i___12_i_3_n_0\ : STD_LOGIC;
  signal \i___8_i_3__0_n_0\ : STD_LOGIC;
  signal \i___8_i_4__0_n_0\ : STD_LOGIC;
  signal ifmap_packet_ctrl2arr : STD_LOGIC_VECTOR ( 37 downto 32 );
  signal ifmap_tag : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ifmap_tag_d : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal iter_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal iter_cnt2 : STD_LOGIC;
  signal \iter_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[5]__0_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[5]__0_i_2_n_0\ : STD_LOGIC;
  signal \iter_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \iter_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \iter_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal n_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_state_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \n_state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \n_state_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \n_state_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \n_state_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \n_state_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \n_state_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \n_state_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \n_state_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \n_state_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \n_state_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \n_state_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \n_state_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_PE_array/ifmap_valid_ybus2xbus_flatten\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_cnt_C_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_cnt_C_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cnt_C_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cnt_W_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_cnt_W_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cnt_W_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_n_state_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_n_state_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_n_state_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_n_state_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_n_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_n_state_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \batch_cnt[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \batch_cnt[2]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt_C[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt_C[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt_H[6]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cnt_W[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cnt_W[2]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i___12_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i___12_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i___12_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i___12_i_1__10\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i___12_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i___12_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i___12_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i___12_i_1__5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i___12_i_1__6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i___12_i_1__7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i___12_i_1__8\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i___12_i_1__9\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i___8_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i___8_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i___8_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i___8_i_1__10\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i___8_i_1__12\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i___8_i_1__13\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i___8_i_1__14\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i___8_i_1__15\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i___8_i_1__16\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i___8_i_1__17\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i___8_i_1__18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i___8_i_1__19\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i___8_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i___8_i_1__20\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i___8_i_1__21\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i___8_i_1__22\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i___8_i_1__23\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i___8_i_1__3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i___8_i_1__4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i___8_i_1__5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i___8_i_1__6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i___8_i_1__7\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i___8_i_1__8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i___8_i_1__9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ifmap_tag_d[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ifmap_tag_d[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ifmap_tag_d[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ifmap_tag_d[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ifmap_tag_d[4]_i_1\ : label is "soft_lutpair2";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \n_state_reg[0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \n_state_reg[0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \n_state_reg[1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \n_state_reg[1]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \n_state_reg[1]_i_1\ : label is "soft_lutpair1";
  attribute XILINX_LEGACY_PRIM of \n_state_reg[2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \n_state_reg[2]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \n_state_reg[2]_i_2\ : label is "soft_lutpair1";
begin
\batch_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => batch_cnt(0),
      O => p_2_in(0)
    );
\batch_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => batch_cnt(0),
      I1 => batch_cnt(1),
      O => p_2_in(1)
    );
\batch_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75555555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(2),
      I2 => state(1),
      I3 => batch_cnt0,
      I4 => state(0),
      O => \batch_cnt[2]_i_1_n_0\
    );
\batch_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      O => \batch_cnt[2]_i_2_n_0\
    );
\batch_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => batch_cnt(1),
      I1 => batch_cnt(0),
      I2 => batch_cnt(2),
      O => p_2_in(2)
    );
\batch_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \batch_cnt[2]_i_2_n_0\,
      D => p_2_in(0),
      Q => batch_cnt(0),
      R => \batch_cnt[2]_i_1_n_0\
    );
\batch_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \batch_cnt[2]_i_2_n_0\,
      D => p_2_in(1),
      Q => batch_cnt(1),
      R => \batch_cnt[2]_i_1_n_0\
    );
\batch_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \batch_cnt[2]_i_2_n_0\,
      D => p_2_in(2),
      Q => batch_cnt(2),
      R => \batch_cnt[2]_i_1_n_0\
    );
\cnt_C[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_C_reg_n_0_[0]\,
      O => \cnt_C[0]_i_1_n_0\
    );
\cnt_C[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_C_reg_n_0_[0]\,
      I1 => \cnt_C_reg_n_0_[1]\,
      O => \cnt_C[1]_i_1_n_0\
    );
\cnt_C[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555D5FF"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => cnt_C01_out,
      I2 => cnt_C0,
      I3 => state(0),
      I4 => state(1),
      I5 => state(2),
      O => \cnt_C[2]_i_1_n_0\
    );
\cnt_C[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => cnt_C01_out,
      O => \cnt_C[2]_i_2_n_0\
    );
\cnt_C[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_C_reg_n_0_[1]\,
      I1 => \cnt_C_reg_n_0_[0]\,
      I2 => \cnt_C_reg_n_0_[2]\,
      O => \cnt_C[2]_i_3_n_0\
    );
\cnt_C[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cnt_C_reg_n_0_[0]\,
      I1 => \cnt_C_reg_n_0_[1]\,
      I2 => \cnt_C_reg_n_0_[2]\,
      O => \cnt_C[2]_i_6_n_0\
    );
\cnt_C_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_C[2]_i_2_n_0\,
      D => \cnt_C[0]_i_1_n_0\,
      Q => \cnt_C_reg_n_0_[0]\,
      R => \cnt_C[2]_i_1_n_0\
    );
\cnt_C_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_C[2]_i_2_n_0\,
      D => \cnt_C[1]_i_1_n_0\,
      Q => \cnt_C_reg_n_0_[1]\,
      R => \cnt_C[2]_i_1_n_0\
    );
\cnt_C_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_C[2]_i_2_n_0\,
      D => \cnt_C[2]_i_3_n_0\,
      Q => \cnt_C_reg_n_0_[2]\,
      R => \cnt_C[2]_i_1_n_0\
    );
\cnt_C_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \cnt_C_reg[2]_i_5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_cnt_C_reg[2]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => cnt_C0,
      CO(1) => \cnt_C_reg[2]_i_4_n_6\,
      CO(0) => \cnt_C_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cnt_C_reg[2]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\cnt_C_reg[2]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cnt_C_reg[2]_i_5_n_0\,
      CO(6) => \cnt_C_reg[2]_i_5_n_1\,
      CO(5) => \cnt_C_reg[2]_i_5_n_2\,
      CO(4) => \cnt_C_reg[2]_i_5_n_3\,
      CO(3) => \cnt_C_reg[2]_i_5_n_4\,
      CO(2) => \cnt_C_reg[2]_i_5_n_5\,
      CO(1) => \cnt_C_reg[2]_i_5_n_6\,
      CO(0) => \cnt_C_reg[2]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cnt_C_reg[2]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \cnt_C[2]_i_6_n_0\
    );
\cnt_H[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_H_reg(2),
      I1 => cnt_H_reg(1),
      I2 => cnt_H_reg(0),
      I3 => cnt_H_reg(3),
      I4 => cnt_H_reg(4),
      I5 => cnt_H_reg(5),
      O => p_0_in(5)
    );
\cnt_H[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => cnt_H_reg(4),
      I1 => cnt_H_reg(3),
      I2 => \cnt_H[6]_i_2_n_0\,
      I3 => cnt_H_reg(2),
      I4 => cnt_H_reg(5),
      I5 => cnt_H_reg(6),
      O => p_0_in(6)
    );
\cnt_H[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cnt_H_reg(1),
      I1 => cnt_H_reg(0),
      O => \cnt_H[6]_i_2_n_0\
    );
\cnt_H[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF557F"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \n_state_reg[1]_i_2_n_0\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => \cnt_H[7]_i_1_n_0\
    );
\cnt_H[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => cnt_C0,
      I3 => cnt_C01_out,
      O => \cnt_H[7]_i_2_n_0\
    );
\cnt_H[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => cnt_H_reg(6),
      I1 => \cnt_H[7]_i_4_n_0\,
      I2 => cnt_H_reg(7),
      O => p_0_in(7)
    );
\cnt_H[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cnt_H_reg(5),
      I1 => cnt_H_reg(2),
      I2 => cnt_H_reg(1),
      I3 => cnt_H_reg(0),
      I4 => cnt_H_reg(3),
      I5 => cnt_H_reg(4),
      O => \cnt_H[7]_i_4_n_0\
    );
\cnt_H_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => col_tag(0),
      Q => cnt_H_reg(0),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => col_tag(1),
      Q => cnt_H_reg(1),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => col_tag(2),
      Q => cnt_H_reg(2),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => col_tag(3),
      Q => cnt_H_reg(3),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => col_tag(4),
      Q => cnt_H_reg(4),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => p_0_in(5),
      Q => cnt_H_reg(5),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => p_0_in(6),
      Q => cnt_H_reg(6),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_H_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_H[7]_i_2_n_0\,
      D => p_0_in(7),
      Q => cnt_H_reg(7),
      R => \cnt_H[7]_i_1_n_0\
    );
\cnt_W[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_W(0),
      O => B(0)
    );
\cnt_W[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_W(0),
      I1 => cnt_W(1),
      O => B(1)
    );
\cnt_W[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55DF"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => cnt_C01_out,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => RSTB
    );
\cnt_W[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      O => CEB2
    );
\cnt_W[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_W(1),
      I1 => cnt_W(0),
      I2 => cnt_W(2),
      O => B(2)
    );
\cnt_W[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_W(0),
      I1 => cnt_W(2),
      I2 => cnt_W(1),
      O => \cnt_W[2]_i_6_n_0\
    );
\cnt_W_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => CEB2,
      D => B(0),
      Q => cnt_W(0),
      R => RSTB
    );
\cnt_W_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => CEB2,
      D => B(1),
      Q => cnt_W(1),
      R => RSTB
    );
\cnt_W_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => CEB2,
      D => B(2),
      Q => cnt_W(2),
      R => RSTB
    );
\cnt_W_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \cnt_W_reg[2]_i_5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_cnt_W_reg[2]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => cnt_C01_out,
      CO(1) => \cnt_W_reg[2]_i_4_n_6\,
      CO(0) => \cnt_W_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cnt_W_reg[2]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\cnt_W_reg[2]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cnt_W_reg[2]_i_5_n_0\,
      CO(6) => \cnt_W_reg[2]_i_5_n_1\,
      CO(5) => \cnt_W_reg[2]_i_5_n_2\,
      CO(4) => \cnt_W_reg[2]_i_5_n_3\,
      CO(3) => \cnt_W_reg[2]_i_5_n_4\,
      CO(2) => \cnt_W_reg[2]_i_5_n_5\,
      CO(1) => \cnt_W_reg[2]_i_5_n_6\,
      CO(0) => \cnt_W_reg[2]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cnt_W_reg[2]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \cnt_W[2]_i_6_n_0\
    );
\i___12_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(0)
    );
\i___12_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(1)
    );
\i___12_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(2)
    );
\i___12_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_10\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(11)
    );
\i___12_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_11\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(12)
    );
\i___12_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_2\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(3)
    );
\i___12_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_3\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(4)
    );
\i___12_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_4\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(5)
    );
\i___12_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_5\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(6)
    );
\i___12_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_6\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(7)
    );
\i___12_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_7\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(8)
    );
\i___12_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_8\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(9)
    );
\i___12_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tail_reg[0]_9\,
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___12_i_3_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[1]_1\(10)
    );
\i___12_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ifmap_packet_ctrl2arr(37),
      I1 => ifmap_valid_ctrl2arr,
      I2 => \i___12_i_1_0\,
      I3 => \i___12_i_1_1\,
      I4 => \i___12_i_1_2\,
      O => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1)
    );
\i___12_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333337"
    )
        port map (
      I0 => ifmap_packet_ctrl2arr(33),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(1),
      I2 => ifmap_packet_ctrl2arr(34),
      I3 => ifmap_packet_ctrl2arr(36),
      I4 => ifmap_packet_ctrl2arr(32),
      O => \i___12_i_3_n_0\
    );
\i___8_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(0),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(0)
    );
\i___8_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ifmap_tag(1),
      O => ifmap_packet_ctrl2arr(33)
    );
\i___8_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ifmap_tag(2),
      O => ifmap_packet_ctrl2arr(34)
    );
\i___8_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ifmap_tag(4),
      O => ifmap_packet_ctrl2arr(36)
    );
\i___8_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ifmap_tag(0),
      O => ifmap_packet_ctrl2arr(32)
    );
\i___8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(3),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(3)
    );
\i___8_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(4),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(4)
    );
\i___8_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(7),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(7)
    );
\i___8_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(11),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(11)
    );
\i___8_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(0),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(0)
    );
\i___8_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(3),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(3)
    );
\i___8_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(4),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(4)
    );
\i___8_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(1),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(1)
    );
\i___8_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(2),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(2)
    );
\i___8_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(10),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(10)
    );
\i___8_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(12),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(12)
    );
\i___8_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(11),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(11)
    );
\i___8_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(1),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(1)
    );
\i___8_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(6),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(6)
    );
\i___8_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(5),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(5)
    );
\i___8_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(8),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(8)
    );
\i___8_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(7),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(7)
    );
\i___8_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[2]_46\(9),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_3__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[2]_49\(9)
    );
\i___8_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(2),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(2)
    );
\i___8_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(10),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(10)
    );
\i___8_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(9),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(9)
    );
\i___8_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(12),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(12)
    );
\i___8_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(6),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(6)
    );
\i___8_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(5),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(5)
    );
\i___8_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ifmap_ready_PE2xbus_flatten[0]_31\(8),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(35),
      I3 => \i___8_i_4__0_n_0\,
      O => \ifmap_valid_xbus2PE_flatten[0]_47\(8)
    );
\i___8_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ifmap_packet_ctrl2arr(37),
      I1 => ifmap_valid_ctrl2arr,
      I2 => \i___8_i_1_0\,
      I3 => \i___8_i_1_1\,
      I4 => \i___8_i_1_2\,
      O => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0)
    );
\i___8_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ifmap_packet_ctrl2arr(37),
      I1 => ifmap_valid_ctrl2arr,
      I2 => \i___8_i_1__12_0\,
      I3 => \i___8_i_1__12_1\,
      I4 => \i___8_i_1__12_2\,
      O => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2)
    );
\i___8_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ifmap_tag(3),
      O => ifmap_packet_ctrl2arr(35)
    );
\i___8_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333337"
    )
        port map (
      I0 => ifmap_packet_ctrl2arr(33),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(2),
      I2 => ifmap_packet_ctrl2arr(34),
      I3 => ifmap_packet_ctrl2arr(36),
      I4 => ifmap_packet_ctrl2arr(32),
      O => \i___8_i_3__0_n_0\
    );
\i___8_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33333337"
    )
        port map (
      I0 => ifmap_packet_ctrl2arr(33),
      I1 => \u_PE_array/ifmap_valid_ybus2xbus_flatten\(0),
      I2 => ifmap_packet_ctrl2arr(34),
      I3 => ifmap_packet_ctrl2arr(36),
      I4 => ifmap_packet_ctrl2arr(32),
      O => \i___8_i_4__0_n_0\
    );
\i___8_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ifmap_tag(5),
      O => ifmap_packet_ctrl2arr(37)
    );
\ifmap_tag_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ifmap_tag_d(0),
      Q => ifmap_tag(0),
      R => SR(0)
    );
\ifmap_tag_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ifmap_tag_d(1),
      Q => ifmap_tag(1),
      R => SR(0)
    );
\ifmap_tag_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ifmap_tag_d(2),
      Q => ifmap_tag(2),
      R => SR(0)
    );
\ifmap_tag_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ifmap_tag_d(3),
      Q => ifmap_tag(3),
      R => SR(0)
    );
\ifmap_tag_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ifmap_tag_d(4),
      Q => ifmap_tag(4),
      R => SR(0)
    );
\ifmap_tag_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ifmap_tag_d(5),
      Q => ifmap_tag(5),
      R => SR(0)
    );
\ifmap_tag_d[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_H_reg(0),
      O => col_tag(0)
    );
\ifmap_tag_d[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_H_reg(0),
      I1 => cnt_H_reg(1),
      O => col_tag(1)
    );
\ifmap_tag_d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_H_reg(0),
      I1 => cnt_H_reg(1),
      I2 => cnt_H_reg(2),
      O => col_tag(2)
    );
\ifmap_tag_d[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_H_reg(2),
      I1 => cnt_H_reg(1),
      I2 => cnt_H_reg(0),
      I3 => cnt_H_reg(3),
      O => col_tag(3)
    );
\ifmap_tag_d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_H_reg(3),
      I1 => cnt_H_reg(0),
      I2 => cnt_H_reg(1),
      I3 => cnt_H_reg(2),
      I4 => cnt_H_reg(4),
      O => col_tag(4)
    );
\ifmap_tag_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => col_tag(0),
      Q => ifmap_tag_d(0),
      R => SR(0)
    );
\ifmap_tag_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => col_tag(1),
      Q => ifmap_tag_d(1),
      R => SR(0)
    );
\ifmap_tag_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => col_tag(2),
      Q => ifmap_tag_d(2),
      R => SR(0)
    );
\ifmap_tag_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => col_tag(3),
      Q => ifmap_tag_d(3),
      R => SR(0)
    );
\ifmap_tag_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => col_tag(4),
      Q => ifmap_tag_d(4),
      R => SR(0)
    );
\ifmap_tag_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '1',
      Q => ifmap_tag_d(5),
      R => SR(0)
    );
\iter_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iter_cnt(0),
      O => \iter_cnt[0]_i_1_n_0\
    );
\iter_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => iter_cnt(1),
      I1 => iter_cnt(0),
      O => \iter_cnt[1]_i_1_n_0\
    );
\iter_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => iter_cnt(0),
      I1 => iter_cnt(1),
      I2 => iter_cnt(2),
      O => \iter_cnt[2]_i_1_n_0\
    );
\iter_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => iter_cnt(1),
      I1 => iter_cnt(0),
      I2 => iter_cnt(2),
      I3 => iter_cnt(3),
      O => \iter_cnt[3]_i_1_n_0\
    );
\iter_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => iter_cnt(3),
      I1 => iter_cnt(2),
      I2 => iter_cnt(0),
      I3 => iter_cnt(1),
      I4 => iter_cnt(4),
      O => \iter_cnt[4]_i_1_n_0\
    );
\iter_cnt[5]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      O => \iter_cnt[5]__0_i_1_n_0\
    );
\iter_cnt[5]__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => \iter_cnt[5]__0_i_2_n_0\
    );
\iter_cnt[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      I4 => iter_cnt2,
      O => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      O => \iter_cnt[5]_i_2_n_0\
    );
\iter_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => iter_cnt(1),
      I1 => iter_cnt(0),
      I2 => iter_cnt(2),
      I3 => iter_cnt(3),
      I4 => iter_cnt(4),
      I5 => iter_cnt(5),
      O => \iter_cnt[5]_i_3_n_0\
    );
\iter_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]_i_2_n_0\,
      D => \iter_cnt[0]_i_1_n_0\,
      Q => iter_cnt(0),
      R => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]__0_i_2_n_0\,
      D => \iter_cnt[0]_i_1_n_0\,
      Q => iter_cnt(0),
      R => \iter_cnt[5]__0_i_1_n_0\
    );
\iter_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]_i_2_n_0\,
      D => \iter_cnt[1]_i_1_n_0\,
      Q => iter_cnt(1),
      R => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]__0_i_2_n_0\,
      D => \iter_cnt[1]_i_1_n_0\,
      Q => iter_cnt(1),
      R => \iter_cnt[5]__0_i_1_n_0\
    );
\iter_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]_i_2_n_0\,
      D => \iter_cnt[2]_i_1_n_0\,
      Q => iter_cnt(2),
      R => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]__0_i_2_n_0\,
      D => \iter_cnt[2]_i_1_n_0\,
      Q => iter_cnt(2),
      R => \iter_cnt[5]__0_i_1_n_0\
    );
\iter_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]_i_2_n_0\,
      D => \iter_cnt[3]_i_1_n_0\,
      Q => iter_cnt(3),
      R => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]__0_i_2_n_0\,
      D => \iter_cnt[3]_i_1_n_0\,
      Q => iter_cnt(3),
      R => \iter_cnt[5]__0_i_1_n_0\
    );
\iter_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]_i_2_n_0\,
      D => \iter_cnt[4]_i_1_n_0\,
      Q => iter_cnt(4),
      R => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]__0_i_2_n_0\,
      D => \iter_cnt[4]_i_1_n_0\,
      Q => iter_cnt(4),
      R => \iter_cnt[5]__0_i_1_n_0\
    );
\iter_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]_i_2_n_0\,
      D => \iter_cnt[5]_i_3_n_0\,
      Q => iter_cnt(5),
      R => \iter_cnt[5]_i_1__0_n_0\
    );
\iter_cnt_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \iter_cnt[5]__0_i_2_n_0\,
      D => \iter_cnt[5]_i_3_n_0\,
      Q => iter_cnt(5),
      R => \iter_cnt[5]__0_i_1_n_0\
    );
\n_state_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \n_state__0\(0),
      G => \n_state_reg[2]_i_2_n_0\,
      GE => '1',
      Q => n_state(0)
    );
\n_state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0C0A000A0C0A"
    )
        port map (
      I0 => \n_state_reg[0]_i_2_n_0\,
      I1 => iter_cnt2,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      I5 => \n_state_reg[1]_i_2_n_0\,
      O => \n_state__0\(0)
    );
\n_state_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \n_state_reg[0]_i_1_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => state(0),
      O => \n_state_reg[0]_i_2_n_0\
    );
\n_state_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \n_state__0\(1),
      G => \n_state_reg[2]_i_2_n_0\,
      GE => '1',
      Q => n_state(1)
    );
\n_state_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000500C0"
    )
        port map (
      I0 => \n_state_reg[1]_i_2_n_0\,
      I1 => iter_cnt2,
      I2 => state(1),
      I3 => state(2),
      I4 => state(0),
      O => \n_state__0\(1)
    );
\n_state_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => cnt_H_reg(7),
      I1 => cnt_H_reg(6),
      I2 => \n_state_reg[1]_i_4_n_0\,
      I3 => cnt_C0,
      I4 => cnt_C01_out,
      O => \n_state_reg[1]_i_2_n_0\
    );
\n_state_reg[1]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \n_state_reg[1]_i_5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_n_state_reg[1]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => iter_cnt2,
      CO(1) => \n_state_reg[1]_i_3_n_6\,
      CO(0) => \n_state_reg[1]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_n_state_reg[1]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\n_state_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cnt_H_reg(0),
      I1 => cnt_H_reg(3),
      I2 => cnt_H_reg(2),
      I3 => cnt_H_reg(5),
      I4 => cnt_H_reg(4),
      I5 => cnt_H_reg(1),
      O => \n_state_reg[1]_i_4_n_0\
    );
\n_state_reg[1]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \n_state_reg[1]_i_5_n_0\,
      CO(6) => \n_state_reg[1]_i_5_n_1\,
      CO(5) => \n_state_reg[1]_i_5_n_2\,
      CO(4) => \n_state_reg[1]_i_5_n_3\,
      CO(3) => \n_state_reg[1]_i_5_n_4\,
      CO(2) => \n_state_reg[1]_i_5_n_5\,
      CO(1) => \n_state_reg[1]_i_5_n_6\,
      CO(0) => \n_state_reg[1]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_n_state_reg[1]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => \n_state_reg[1]_i_6_n_0\,
      S(0) => \n_state_reg[1]_i_7_n_0\
    );
\n_state_reg[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iter_cnt(3),
      I1 => iter_cnt(5),
      I2 => iter_cnt(4),
      O => \n_state_reg[1]_i_6_n_0\
    );
\n_state_reg[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iter_cnt(0),
      I1 => iter_cnt(1),
      I2 => iter_cnt(2),
      O => \n_state_reg[1]_i_7_n_0\
    );
\n_state_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \n_state__0\(2),
      G => \n_state_reg[2]_i_2_n_0\,
      GE => '1',
      Q => n_state(2)
    );
\n_state_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state(0),
      I1 => batch_cnt0,
      I2 => state(1),
      I3 => state(2),
      O => \n_state__0\(2)
    );
\n_state_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      O => \n_state_reg[2]_i_2_n_0\
    );
\n_state_reg[2]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \n_state_reg[2]_i_4_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_n_state_reg[2]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => batch_cnt0,
      CO(1) => \n_state_reg[2]_i_3_n_6\,
      CO(0) => \n_state_reg[2]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_n_state_reg[2]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\n_state_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \n_state_reg[2]_i_4_n_0\,
      CO(6) => \n_state_reg[2]_i_4_n_1\,
      CO(5) => \n_state_reg[2]_i_4_n_2\,
      CO(4) => \n_state_reg[2]_i_4_n_3\,
      CO(3) => \n_state_reg[2]_i_4_n_4\,
      CO(2) => \n_state_reg[2]_i_4_n_5\,
      CO(1) => \n_state_reg[2]_i_4_n_6\,
      CO(0) => \n_state_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_n_state_reg[2]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \n_state_reg[2]_i_5_n_0\
    );
\n_state_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => batch_cnt(0),
      I1 => batch_cnt(1),
      I2 => batch_cnt(2),
      O => \n_state_reg[2]_i_5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(0),
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(2),
      Q => state(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_psum_load_ctrl is
  port (
    \psum_in_valid_xbus2PE_flatten[2]_29\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \psum_in_valid_mux_select[1][0]_51\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][1]_52\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][2]_53\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][3]_54\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][4]_55\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][5]_56\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][6]_57\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][7]_58\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][8]_59\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][9]_60\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][10]_61\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][11]_62\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][12]_63\ : out STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LN_psum_ready[1][9]_40\ : in STD_LOGIC;
    \LN_psum_ready[1][7]_38\ : in STD_LOGIC;
    \LN_psum_ready[1][8]_39\ : in STD_LOGIC;
    \LN_psum_ready[1][5]_36\ : in STD_LOGIC;
    \LN_psum_ready[1][6]_37\ : in STD_LOGIC;
    \LN_psum_ready[1][11]_42\ : in STD_LOGIC;
    \LN_psum_ready[1][12]_43\ : in STD_LOGIC;
    \LN_psum_ready[1][10]_41\ : in STD_LOGIC;
    \LN_psum_ready[1][2]_33\ : in STD_LOGIC;
    \LN_psum_ready[1][1]_32\ : in STD_LOGIC;
    \LN_psum_ready[1][4]_35\ : in STD_LOGIC;
    \LN_psum_ready[1][3]_34\ : in STD_LOGIC;
    \LN_psum_ready[1][0]_30\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \tail_reg[0]_2\ : in STD_LOGIC;
    \tail_reg[0]_3\ : in STD_LOGIC;
    \tail_reg[0]_4\ : in STD_LOGIC;
    \tail_reg[0]_5\ : in STD_LOGIC;
    \tail_reg[0]_6\ : in STD_LOGIC;
    \tail_reg[0]_7\ : in STD_LOGIC;
    \tail_reg[0]_8\ : in STD_LOGIC;
    \tail_reg[0]_9\ : in STD_LOGIC;
    \tail_reg[0]_10\ : in STD_LOGIC;
    \tail_reg[0]_11\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tail_reg[0]_12\ : in STD_LOGIC;
    \LN_psum_valid[2][0]_15\ : in STD_LOGIC;
    \LN_psum_valid[2][1]_16\ : in STD_LOGIC;
    \LN_psum_valid[2][2]_17\ : in STD_LOGIC;
    \LN_psum_valid[2][3]_18\ : in STD_LOGIC;
    \LN_psum_valid[2][4]_19\ : in STD_LOGIC;
    \LN_psum_valid[2][5]_20\ : in STD_LOGIC;
    \LN_psum_valid[2][6]_21\ : in STD_LOGIC;
    \LN_psum_valid[2][7]_22\ : in STD_LOGIC;
    \LN_psum_valid[2][8]_23\ : in STD_LOGIC;
    \LN_psum_valid[2][9]_24\ : in STD_LOGIC;
    \LN_psum_valid[2][10]_25\ : in STD_LOGIC;
    \LN_psum_valid[2][11]_26\ : in STD_LOGIC;
    \LN_psum_valid[2][12]_27\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_psum_load_ctrl : entity is "psum_load_ctrl";
end design_1_eyeriss_top_0_0_psum_load_ctrl;

architecture STRUCTURE of design_1_eyeriss_top_0_0_psum_load_ctrl is
  signal batch_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \batch_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \batch_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \batch_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \batch_cnt_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cnt_e[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_e[3]_i_2_n_0\ : STD_LOGIC;
  signal cnt_e_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cnt_p_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \iter_cnt[5]_i_1__1_n_0\ : STD_LOGIC;
  signal iter_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal iter_done0 : STD_LOGIC;
  signal iter_done02_out : STD_LOGIC;
  signal n_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal n_state2 : STD_LOGIC;
  signal n_state20_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal psum_glb_re : STD_LOGIC;
  signal psum_in_packet_ctrl2arr : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal psum_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal psum_tag_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \psum_tag_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \psum_tag_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \psum_tag_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \psum_tag_d[3]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_11_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \state_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \state_reg[1]_i_4_n_6\ : STD_LOGIC;
  signal \state_reg[1]_i_4_n_7\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \state_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_1\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_2\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_4\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_5\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_6\ : STD_LOGIC;
  signal \state_reg[1]_i_6_n_7\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_4\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_5\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_6\ : STD_LOGIC;
  signal \state_reg[1]_i_7_n_7\ : STD_LOGIC;
  signal \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_batch_cnt_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_batch_cnt_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_batch_cnt_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_state_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_state_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_state_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_state_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_state_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_state_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_state_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_state_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_state_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__12\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__13\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__14\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__15\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__16\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__17\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__18\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__19\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__20\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__21\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__22\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_4__23\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \batch_cnt[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \batch_cnt[2]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt_p[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt_p[2]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \iter_cnt[1]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \iter_cnt[2]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \iter_cnt[3]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \iter_cnt[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \psum_tag_d[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \psum_tag_d[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \psum_tag_d[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \psum_tag_d[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[0]_i_3__0\ : label is "soft_lutpair26";
begin
\acc_sel_sft_reg[0]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => psum_tag(2),
      O => psum_in_packet_ctrl2arr(34)
    );
\acc_sel_sft_reg[0]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => psum_tag(3),
      O => psum_in_packet_ctrl2arr(35)
    );
\acc_sel_sft_reg[0]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_0\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(1)
    );
\acc_sel_sft_reg[0]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_1\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(2)
    );
\acc_sel_sft_reg[0]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_2\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(3)
    );
\acc_sel_sft_reg[0]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_3\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(4)
    );
\acc_sel_sft_reg[0]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_4\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(5)
    );
\acc_sel_sft_reg[0]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_5\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(6)
    );
\acc_sel_sft_reg[0]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_6\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(7)
    );
\acc_sel_sft_reg[0]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_7\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(8)
    );
\acc_sel_sft_reg[0]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_8\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(9)
    );
\acc_sel_sft_reg[0]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_9\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(10)
    );
\acc_sel_sft_reg[0]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_10\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(11)
    );
\acc_sel_sft_reg[0]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]_11\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(12)
    );
\acc_sel_sft_reg[0]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(1),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \tail_reg[0]\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \psum_in_valid_xbus2PE_flatten[2]_29\(0)
    );
\acc_sel_sft_reg[0]_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(0),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][0]_15\,
      O => \psum_in_valid_mux_select[1][0]_51\
    );
\acc_sel_sft_reg[0]_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(1),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][1]_16\,
      O => \psum_in_valid_mux_select[1][1]_52\
    );
\acc_sel_sft_reg[0]_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(2),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][2]_17\,
      O => \psum_in_valid_mux_select[1][2]_53\
    );
\acc_sel_sft_reg[0]_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(3),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][3]_18\,
      O => \psum_in_valid_mux_select[1][3]_54\
    );
\acc_sel_sft_reg[0]_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(4),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][4]_19\,
      O => \psum_in_valid_mux_select[1][4]_55\
    );
\acc_sel_sft_reg[0]_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(5),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][5]_20\,
      O => \psum_in_valid_mux_select[1][5]_56\
    );
\acc_sel_sft_reg[0]_i_4__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(6),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][6]_21\,
      O => \psum_in_valid_mux_select[1][6]_57\
    );
\acc_sel_sft_reg[0]_i_4__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(7),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][7]_22\,
      O => \psum_in_valid_mux_select[1][7]_58\
    );
\acc_sel_sft_reg[0]_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(8),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][8]_23\,
      O => \psum_in_valid_mux_select[1][8]_59\
    );
\acc_sel_sft_reg[0]_i_4__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(9),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][9]_24\,
      O => \psum_in_valid_mux_select[1][9]_60\
    );
\acc_sel_sft_reg[0]_i_4__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(10),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][10]_25\,
      O => \psum_in_valid_mux_select[1][10]_61\
    );
\acc_sel_sft_reg[0]_i_4__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(11),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][11]_26\,
      O => \psum_in_valid_mux_select[1][11]_62\
    );
\acc_sel_sft_reg[0]_i_4__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(12),
      I1 => \tail_reg[0]_12\,
      I2 => \LN_psum_valid[2][12]_27\,
      O => \psum_in_valid_mux_select[1][12]_63\
    );
\acc_sel_sft_reg[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][9]_40\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(9)
    );
\acc_sel_sft_reg[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][7]_38\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(7)
    );
\acc_sel_sft_reg[0]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][4]_35\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(4)
    );
\acc_sel_sft_reg[0]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][3]_34\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(3)
    );
\acc_sel_sft_reg[0]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][0]_30\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(0)
    );
\acc_sel_sft_reg[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][8]_39\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(8)
    );
\acc_sel_sft_reg[0]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][5]_36\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(5)
    );
\acc_sel_sft_reg[0]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][6]_37\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(6)
    );
\acc_sel_sft_reg[0]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][11]_42\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(11)
    );
\acc_sel_sft_reg[0]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][12]_43\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(12)
    );
\acc_sel_sft_reg[0]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][10]_41\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(10)
    );
\acc_sel_sft_reg[0]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][2]_33\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(2)
    );
\acc_sel_sft_reg[0]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => psum_in_packet_ctrl2arr(32),
      I1 => psum_in_valid_ybus2xbus_flatten(0),
      I2 => psum_in_packet_ctrl2arr(33),
      I3 => psum_in_packet_ctrl2arr(34),
      I4 => \LN_psum_ready[1][1]_32\,
      I5 => psum_in_packet_ctrl2arr(35),
      O => \u_PE_array/psum_in_valid_xbus2PE_flatten[1]_28\(1)
    );
\acc_sel_sft_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => psum_tag(0),
      O => psum_in_packet_ctrl2arr(32)
    );
\acc_sel_sft_reg[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => psum_tag(1),
      O => psum_in_packet_ctrl2arr(33)
    );
\batch_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => batch_cnt(0),
      O => p_2_in(0)
    );
\batch_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => batch_cnt(0),
      I1 => batch_cnt(1),
      O => p_2_in(1)
    );
\batch_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75555555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(2),
      I2 => state(1),
      I3 => n_state2,
      I4 => state(0),
      O => \batch_cnt[2]_i_1__0_n_0\
    );
\batch_cnt[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      O => \batch_cnt[2]_i_2__0_n_0\
    );
\batch_cnt[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => batch_cnt(0),
      I1 => batch_cnt(1),
      I2 => batch_cnt(2),
      O => p_2_in(2)
    );
\batch_cnt[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => batch_cnt(0),
      I1 => batch_cnt(1),
      I2 => batch_cnt(2),
      O => \batch_cnt[2]_i_6_n_0\
    );
\batch_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \batch_cnt[2]_i_2__0_n_0\,
      D => p_2_in(0),
      Q => batch_cnt(0),
      R => \batch_cnt[2]_i_1__0_n_0\
    );
\batch_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \batch_cnt[2]_i_2__0_n_0\,
      D => p_2_in(1),
      Q => batch_cnt(1),
      R => \batch_cnt[2]_i_1__0_n_0\
    );
\batch_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \batch_cnt[2]_i_2__0_n_0\,
      D => p_2_in(2),
      Q => batch_cnt(2),
      R => \batch_cnt[2]_i_1__0_n_0\
    );
\batch_cnt_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \batch_cnt_reg[2]_i_5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_batch_cnt_reg[2]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => n_state2,
      CO(1) => \batch_cnt_reg[2]_i_4_n_6\,
      CO(0) => \batch_cnt_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_batch_cnt_reg[2]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\batch_cnt_reg[2]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \batch_cnt_reg[2]_i_5_n_0\,
      CO(6) => \batch_cnt_reg[2]_i_5_n_1\,
      CO(5) => \batch_cnt_reg[2]_i_5_n_2\,
      CO(4) => \batch_cnt_reg[2]_i_5_n_3\,
      CO(3) => \batch_cnt_reg[2]_i_5_n_4\,
      CO(2) => \batch_cnt_reg[2]_i_5_n_5\,
      CO(1) => \batch_cnt_reg[2]_i_5_n_6\,
      CO(0) => \batch_cnt_reg[2]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_batch_cnt_reg[2]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \batch_cnt[2]_i_6_n_0\
    );
\cnt_e[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF57FF57FF57"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => iter_done02_out,
      I5 => iter_done0,
      O => \cnt_e[3]_i_1_n_0\
    );
\cnt_e[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => iter_done02_out,
      O => \cnt_e[3]_i_2_n_0\
    );
\cnt_e_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_e[3]_i_2_n_0\,
      D => \psum_tag_d[0]_i_1_n_0\,
      Q => cnt_e_reg(0),
      R => \cnt_e[3]_i_1_n_0\
    );
\cnt_e_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_e[3]_i_2_n_0\,
      D => \psum_tag_d[1]_i_1_n_0\,
      Q => cnt_e_reg(1),
      R => \cnt_e[3]_i_1_n_0\
    );
\cnt_e_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_e[3]_i_2_n_0\,
      D => \psum_tag_d[2]_i_1_n_0\,
      Q => cnt_e_reg(2),
      R => \cnt_e[3]_i_1_n_0\
    );
\cnt_e_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cnt_e[3]_i_2_n_0\,
      D => \psum_tag_d[3]_i_1_n_0\,
      Q => cnt_e_reg(3),
      R => \cnt_e[3]_i_1_n_0\
    );
\cnt_p[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_p_reg(0),
      O => \p_0_in__0\(0)
    );
\cnt_p[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_p_reg(0),
      I1 => cnt_p_reg(1),
      O => \p_0_in__0\(1)
    );
\cnt_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77FF57"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => iter_done02_out,
      O => clear
    );
\cnt_p[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      O => psum_glb_re
    );
\cnt_p[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_p_reg(0),
      I1 => cnt_p_reg(1),
      I2 => cnt_p_reg(2),
      O => \p_0_in__0\(2)
    );
\cnt_p_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => psum_glb_re,
      D => \p_0_in__0\(0),
      Q => cnt_p_reg(0),
      R => clear
    );
\cnt_p_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => psum_glb_re,
      D => \p_0_in__0\(1),
      Q => cnt_p_reg(1),
      R => clear
    );
\cnt_p_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => psum_glb_re,
      D => \p_0_in__0\(2),
      Q => cnt_p_reg(2),
      R => clear
    );
\iter_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iter_cnt_reg(0),
      O => p_0_in(0)
    );
\iter_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => iter_cnt_reg(0),
      I1 => iter_cnt_reg(1),
      O => p_0_in(1)
    );
\iter_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => iter_cnt_reg(0),
      I1 => iter_cnt_reg(1),
      I2 => iter_cnt_reg(2),
      O => p_0_in(2)
    );
\iter_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => iter_cnt_reg(1),
      I1 => iter_cnt_reg(0),
      I2 => iter_cnt_reg(2),
      I3 => iter_cnt_reg(3),
      O => p_0_in(3)
    );
\iter_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => iter_cnt_reg(2),
      I1 => iter_cnt_reg(0),
      I2 => iter_cnt_reg(1),
      I3 => iter_cnt_reg(3),
      I4 => iter_cnt_reg(4),
      O => p_0_in(4)
    );
\iter_cnt[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(2),
      I2 => state(1),
      I3 => n_state20_out,
      I4 => state(0),
      O => \iter_cnt[5]_i_1__1_n_0\
    );
\iter_cnt[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      O => p_1_out
    );
\iter_cnt[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => iter_cnt_reg(3),
      I1 => iter_cnt_reg(1),
      I2 => iter_cnt_reg(0),
      I3 => iter_cnt_reg(2),
      I4 => iter_cnt_reg(4),
      I5 => iter_cnt_reg(5),
      O => p_0_in(5)
    );
\iter_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_out,
      D => p_0_in(0),
      Q => iter_cnt_reg(0),
      R => \iter_cnt[5]_i_1__1_n_0\
    );
\iter_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_out,
      D => p_0_in(1),
      Q => iter_cnt_reg(1),
      R => \iter_cnt[5]_i_1__1_n_0\
    );
\iter_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_out,
      D => p_0_in(2),
      Q => iter_cnt_reg(2),
      R => \iter_cnt[5]_i_1__1_n_0\
    );
\iter_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_out,
      D => p_0_in(3),
      Q => iter_cnt_reg(3),
      R => \iter_cnt[5]_i_1__1_n_0\
    );
\iter_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_out,
      D => p_0_in(4),
      Q => iter_cnt_reg(4),
      R => \iter_cnt[5]_i_1__1_n_0\
    );
\iter_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_out,
      D => p_0_in(5),
      Q => iter_cnt_reg(5),
      R => \iter_cnt[5]_i_1__1_n_0\
    );
\psum_tag_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => psum_tag_d(0),
      Q => psum_tag(0),
      R => SR(0)
    );
\psum_tag_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => psum_tag_d(1),
      Q => psum_tag(1),
      R => SR(0)
    );
\psum_tag_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => psum_tag_d(2),
      Q => psum_tag(2),
      R => SR(0)
    );
\psum_tag_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => psum_tag_d(3),
      Q => psum_tag(3),
      R => SR(0)
    );
\psum_tag_d[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_e_reg(0),
      O => \psum_tag_d[0]_i_1_n_0\
    );
\psum_tag_d[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_e_reg(0),
      I1 => cnt_e_reg(1),
      O => \psum_tag_d[1]_i_1_n_0\
    );
\psum_tag_d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_e_reg(0),
      I1 => cnt_e_reg(1),
      I2 => cnt_e_reg(2),
      O => \psum_tag_d[2]_i_1_n_0\
    );
\psum_tag_d[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_e_reg(1),
      I1 => cnt_e_reg(0),
      I2 => cnt_e_reg(2),
      I3 => cnt_e_reg(3),
      O => \psum_tag_d[3]_i_1_n_0\
    );
\psum_tag_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \psum_tag_d[0]_i_1_n_0\,
      Q => psum_tag_d(0),
      R => SR(0)
    );
\psum_tag_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \psum_tag_d[1]_i_1_n_0\,
      Q => psum_tag_d(1),
      R => SR(0)
    );
\psum_tag_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \psum_tag_d[2]_i_1_n_0\,
      Q => psum_tag_d(2),
      R => SR(0)
    );
\psum_tag_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \psum_tag_d[3]_i_1_n_0\,
      Q => psum_tag_d(3),
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0444"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => iter_done0,
      I3 => iter_done02_out,
      I4 => \state[0]_i_2_n_0\,
      I5 => state(2),
      O => n_state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22223000"
    )
        port map (
      I0 => n_state20_out,
      I1 => state(0),
      I2 => \state_reg[0]_0\,
      I3 => \state[0]_i_3__0_n_0\,
      I4 => state(1),
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \state[0]_i_3__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080F000000"
    )
        port map (
      I0 => iter_done02_out,
      I1 => iter_done0,
      I2 => state(2),
      I3 => state(1),
      I4 => n_state20_out,
      I5 => state(0),
      O => n_state(1)
    );
\state[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iter_cnt_reg(3),
      I1 => iter_cnt_reg(4),
      I2 => iter_cnt_reg(5),
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iter_cnt_reg(0),
      I1 => iter_cnt_reg(1),
      I2 => iter_cnt_reg(2),
      O => \state[1]_i_11_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_p_reg(0),
      I1 => cnt_p_reg(1),
      I2 => cnt_p_reg(2),
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_e_reg(0),
      I1 => cnt_e_reg(1),
      I2 => cnt_e_reg(2),
      O => \state[1]_i_9_n_0\
    );
\state[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state(0),
      I1 => n_state2,
      I2 => state(1),
      I3 => state(2),
      O => n_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(0),
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \state_reg[1]_i_5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_state_reg[1]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => iter_done02_out,
      CO(1) => \state_reg[1]_i_2_n_6\,
      CO(0) => \state_reg[1]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_state_reg[1]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\state_reg[1]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \state_reg[1]_i_6_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_state_reg[1]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => iter_done0,
      CO(1) => \state_reg[1]_i_3_n_6\,
      CO(0) => \state_reg[1]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_state_reg[1]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\state_reg[1]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \state_reg[1]_i_7_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_state_reg[1]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => n_state20_out,
      CO(1) => \state_reg[1]_i_4_n_6\,
      CO(0) => \state_reg[1]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_state_reg[1]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\state_reg[1]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \state_reg[1]_i_5_n_0\,
      CO(6) => \state_reg[1]_i_5_n_1\,
      CO(5) => \state_reg[1]_i_5_n_2\,
      CO(4) => \state_reg[1]_i_5_n_3\,
      CO(3) => \state_reg[1]_i_5_n_4\,
      CO(2) => \state_reg[1]_i_5_n_5\,
      CO(1) => \state_reg[1]_i_5_n_6\,
      CO(0) => \state_reg[1]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_state_reg[1]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \state[1]_i_8_n_0\
    );
\state_reg[1]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \state_reg[1]_i_6_n_0\,
      CO(6) => \state_reg[1]_i_6_n_1\,
      CO(5) => \state_reg[1]_i_6_n_2\,
      CO(4) => \state_reg[1]_i_6_n_3\,
      CO(3) => \state_reg[1]_i_6_n_4\,
      CO(2) => \state_reg[1]_i_6_n_5\,
      CO(1) => \state_reg[1]_i_6_n_6\,
      CO(0) => \state_reg[1]_i_6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_state_reg[1]_i_6_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \state[1]_i_9_n_0\
    );
\state_reg[1]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \state_reg[1]_i_7_n_0\,
      CO(6) => \state_reg[1]_i_7_n_1\,
      CO(5) => \state_reg[1]_i_7_n_2\,
      CO(4) => \state_reg[1]_i_7_n_3\,
      CO(3) => \state_reg[1]_i_7_n_4\,
      CO(2) => \state_reg[1]_i_7_n_5\,
      CO(1) => \state_reg[1]_i_7_n_6\,
      CO(0) => \state_reg[1]_i_7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_state_reg[1]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => \state[1]_i_10_n_0\,
      S(0) => \state[1]_i_11_n_0\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(2),
      Q => state(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_wght_load_ctrl is
  port (
    \wght_valid_xbus2PE_flatten[0]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_valid_xbus2PE_flatten[2]_50\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \state_reg[3]\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \tail_reg[0]_2\ : in STD_LOGIC;
    \tail_reg[0]_3\ : in STD_LOGIC;
    \tail_reg[0]_4\ : in STD_LOGIC;
    \tail_reg[0]_5\ : in STD_LOGIC;
    \tail_reg[0]_6\ : in STD_LOGIC;
    \tail_reg[0]_7\ : in STD_LOGIC;
    \tail_reg[0]_8\ : in STD_LOGIC;
    \tail_reg[0]_9\ : in STD_LOGIC;
    \tail_reg[0]_10\ : in STD_LOGIC;
    \tail_reg[0]_11\ : in STD_LOGIC;
    wght_valid_ctrl2arr : in STD_LOGIC;
    wght_ready_xbus2ybus_flatten : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \wght_ready_PE2xbus_flatten[1]_44\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_ready_PE2xbus_flatten[2]_45\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_wght_load_ctrl : entity is "wght_load_ctrl";
end design_1_eyeriss_top_0_0_wght_load_ctrl;

architecture STRUCTURE of design_1_eyeriss_top_0_0_wght_load_ctrl is
  signal B : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_4\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_5\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_6_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_7_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_8_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_1\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_2\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_3\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_4\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_5\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_6\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_9_n_7\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal RSTB : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cnt_P : STD_LOGIC;
  signal cnt_P_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cnt_Q : STD_LOGIC;
  signal \cnt_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_R[5]_i_1_n_0\ : STD_LOGIC;
  signal cnt_R_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cnt_S : STD_LOGIC;
  signal \cnt_S[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_S[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_S[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_S[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_S_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_S_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_S_reg_n_0_[2]\ : STD_LOGIC;
  signal \^cnt_reg[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal pass_done0 : STD_LOGIC;
  signal pass_done1 : STD_LOGIC;
  signal pass_done20_out : STD_LOGIC;
  signal pass_done22_out : STD_LOGIC;
  signal \^state_reg[3]\ : STD_LOGIC;
  signal \u_PE_array/wght_valid_ybus2xbus_flatten\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wght_glb_re : STD_LOGIC;
  signal wght_packet_ctrl2arr : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal wght_tag : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wght_tag0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wght_tag_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_FSM_onehot_state_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_FSM_onehot_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_FSM_onehot_state_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_FSM_onehot_state_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_FSM_onehot_state_reg[2]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_2\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "IDLE:001,LOAD_SEQ:010,DONE:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "IDLE:001,LOAD_SEQ:010,DONE:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "IDLE:001,LOAD_SEQ:010,DONE:100";
  attribute SOFT_HLUTNM of \cnt_P[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cnt_P[2]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cnt_Q[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cnt_Q[2]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cnt_R[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \cnt_S[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cnt_S[2]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i___10_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i___10_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i___10_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i___10_i_1__10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i___10_i_1__11\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i___10_i_1__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i___10_i_1__3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i___10_i_1__4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i___10_i_1__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i___10_i_1__6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i___10_i_1__7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i___10_i_1__8\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i___10_i_1__9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i___10_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tail[8]_i_3__25\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tail[8]_i_3__26\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tail[8]_i_3__27\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tail[8]_i_3__28\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tail[8]_i_3__29\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tail[8]_i_3__30\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tail[8]_i_3__31\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tail[8]_i_3__32\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tail[8]_i_3__33\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tail[8]_i_3__34\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tail[8]_i_3__35\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tail[8]_i_3__36\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tail[8]_i_4__25\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tail[8]_i_4__26\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tail[8]_i_4__27\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tail[8]_i_4__28\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tail[8]_i_4__29\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tail[8]_i_4__30\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tail[8]_i_4__31\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tail[8]_i_4__32\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tail[8]_i_4__33\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tail[8]_i_4__34\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tail[8]_i_4__35\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tail[8]_i_4__36\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tail[8]_i_4__37\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \wght_tag_d[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \wght_tag_d[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \wght_tag_d[7]_i_1\ : label is "soft_lutpair40";
begin
  \cnt_reg[1]\ <= \^cnt_reg[1]\;
  \state_reg[3]\ <= \^state_reg[3]\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \^state_reg[3]\,
      I1 => \^cnt_reg[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => \^state_reg[3]\
    );
\FSM_onehot_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]_0\(1),
      I1 => \FSM_onehot_state_reg[0]_0\(0),
      I2 => \FSM_onehot_state_reg[0]_1\,
      O => \^cnt_reg[1]\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => pass_done22_out,
      I1 => pass_done1,
      I2 => pass_done20_out,
      I3 => pass_done0,
      I4 => wght_glb_re,
      I5 => \FSM_onehot_state[1]_i_2_n_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^cnt_reg[1]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \FSM_onehot_state[1]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pass_done0,
      I1 => pass_done20_out,
      I2 => pass_done1,
      I3 => pass_done22_out,
      I4 => wght_glb_re,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_R_reg(5),
      I1 => cnt_R_reg(3),
      I2 => cnt_R_reg(4),
      O => \FSM_onehot_state[2]_i_10_n_0\
    );
\FSM_onehot_state[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_R_reg(1),
      I1 => cnt_R_reg(2),
      I2 => cnt_R_reg(0),
      O => \FSM_onehot_state[2]_i_11_n_0\
    );
\FSM_onehot_state[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cnt_S_reg_n_0_[2]\,
      I1 => \cnt_S_reg_n_0_[1]\,
      I2 => \cnt_S_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_12_n_0\
    );
\FSM_onehot_state[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \cnt_Q_reg_n_0_[2]\,
      I1 => \cnt_Q_reg_n_0_[0]\,
      I2 => \cnt_Q_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_13_n_0\
    );
\FSM_onehot_state[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cnt_P_reg(2),
      I1 => cnt_P_reg(1),
      I2 => cnt_P_reg(0),
      O => \FSM_onehot_state[2]_i_14_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => wght_glb_re,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \FSM_onehot_state_reg[2]_i_6_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_FSM_onehot_state_reg[2]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => pass_done0,
      CO(1) => \FSM_onehot_state_reg[2]_i_2_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\FSM_onehot_state_reg[2]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \FSM_onehot_state_reg[2]_i_7_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_FSM_onehot_state_reg[2]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => pass_done20_out,
      CO(1) => \FSM_onehot_state_reg[2]_i_3_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\FSM_onehot_state_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \FSM_onehot_state_reg[2]_i_8_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_FSM_onehot_state_reg[2]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => pass_done1,
      CO(1) => \FSM_onehot_state_reg[2]_i_4_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\FSM_onehot_state_reg[2]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \FSM_onehot_state_reg[2]_i_9_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_FSM_onehot_state_reg[2]_i_5_CO_UNCONNECTED\(7 downto 3),
      CO(2) => pass_done22_out,
      CO(1) => \FSM_onehot_state_reg[2]_i_5_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\FSM_onehot_state_reg[2]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \FSM_onehot_state_reg[2]_i_6_n_0\,
      CO(6) => \FSM_onehot_state_reg[2]_i_6_n_1\,
      CO(5) => \FSM_onehot_state_reg[2]_i_6_n_2\,
      CO(4) => \FSM_onehot_state_reg[2]_i_6_n_3\,
      CO(3) => \FSM_onehot_state_reg[2]_i_6_n_4\,
      CO(2) => \FSM_onehot_state_reg[2]_i_6_n_5\,
      CO(1) => \FSM_onehot_state_reg[2]_i_6_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_6_O_UNCONNECTED\(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => \FSM_onehot_state[2]_i_10_n_0\,
      S(0) => \FSM_onehot_state[2]_i_11_n_0\
    );
\FSM_onehot_state_reg[2]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \FSM_onehot_state_reg[2]_i_7_n_0\,
      CO(6) => \FSM_onehot_state_reg[2]_i_7_n_1\,
      CO(5) => \FSM_onehot_state_reg[2]_i_7_n_2\,
      CO(4) => \FSM_onehot_state_reg[2]_i_7_n_3\,
      CO(3) => \FSM_onehot_state_reg[2]_i_7_n_4\,
      CO(2) => \FSM_onehot_state_reg[2]_i_7_n_5\,
      CO(1) => \FSM_onehot_state_reg[2]_i_7_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \FSM_onehot_state[2]_i_12_n_0\
    );
\FSM_onehot_state_reg[2]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \FSM_onehot_state_reg[2]_i_8_n_0\,
      CO(6) => \FSM_onehot_state_reg[2]_i_8_n_1\,
      CO(5) => \FSM_onehot_state_reg[2]_i_8_n_2\,
      CO(4) => \FSM_onehot_state_reg[2]_i_8_n_3\,
      CO(3) => \FSM_onehot_state_reg[2]_i_8_n_4\,
      CO(2) => \FSM_onehot_state_reg[2]_i_8_n_5\,
      CO(1) => \FSM_onehot_state_reg[2]_i_8_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_8_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \FSM_onehot_state[2]_i_13_n_0\
    );
\FSM_onehot_state_reg[2]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \FSM_onehot_state_reg[2]_i_9_n_0\,
      CO(6) => \FSM_onehot_state_reg[2]_i_9_n_1\,
      CO(5) => \FSM_onehot_state_reg[2]_i_9_n_2\,
      CO(4) => \FSM_onehot_state_reg[2]_i_9_n_3\,
      CO(3) => \FSM_onehot_state_reg[2]_i_9_n_4\,
      CO(2) => \FSM_onehot_state_reg[2]_i_9_n_5\,
      CO(1) => \FSM_onehot_state_reg[2]_i_9_n_6\,
      CO(0) => \FSM_onehot_state_reg[2]_i_9_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_FSM_onehot_state_reg[2]_i_9_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \FSM_onehot_state[2]_i_14_n_0\
    );
\cnt_P[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_P_reg(0),
      O => p_0_in(0)
    );
\cnt_P[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_P_reg(1),
      I1 => cnt_P_reg(0),
      O => p_0_in(1)
    );
\cnt_P[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => wght_glb_re,
      I2 => pass_done22_out,
      O => clear
    );
\cnt_P[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_P_reg(2),
      I1 => cnt_P_reg(0),
      I2 => cnt_P_reg(1),
      O => p_0_in(2)
    );
\cnt_P_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wght_glb_re,
      D => p_0_in(0),
      Q => cnt_P_reg(0),
      R => clear
    );
\cnt_P_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wght_glb_re,
      D => p_0_in(1),
      Q => cnt_P_reg(1),
      R => clear
    );
\cnt_P_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wght_glb_re,
      D => p_0_in(2),
      Q => cnt_P_reg(2),
      R => clear
    );
\cnt_Q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_Q_reg_n_0_[0]\,
      O => B(0)
    );
\cnt_Q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_Q_reg_n_0_[0]\,
      I1 => \cnt_Q_reg_n_0_[1]\,
      O => B(1)
    );
\cnt_Q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5555555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => wght_glb_re,
      I2 => pass_done20_out,
      I3 => pass_done1,
      I4 => pass_done22_out,
      O => RSTB
    );
\cnt_Q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => pass_done22_out,
      I1 => pass_done20_out,
      I2 => wght_glb_re,
      O => cnt_S
    );
\cnt_Q[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_Q_reg_n_0_[2]\,
      I1 => \cnt_Q_reg_n_0_[1]\,
      I2 => \cnt_Q_reg_n_0_[0]\,
      O => B(2)
    );
\cnt_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_S,
      D => B(0),
      Q => \cnt_Q_reg_n_0_[0]\,
      R => RSTB
    );
\cnt_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_S,
      D => B(1),
      Q => \cnt_Q_reg_n_0_[1]\,
      R => RSTB
    );
\cnt_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_S,
      D => B(2),
      Q => \cnt_Q_reg_n_0_[2]\,
      R => RSTB
    );
\cnt_R[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cnt_R_reg(4),
      I1 => cnt_R_reg(0),
      I2 => cnt_R_reg(2),
      I3 => cnt_R_reg(1),
      I4 => cnt_R_reg(3),
      O => \p_0_in__0\(4)
    );
\cnt_R[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555555555555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => wght_glb_re,
      I2 => pass_done22_out,
      I3 => pass_done1,
      I4 => pass_done20_out,
      I5 => pass_done0,
      O => \cnt_R[5]_i_1_n_0\
    );
\cnt_R[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pass_done22_out,
      I1 => pass_done1,
      I2 => pass_done20_out,
      I3 => wght_glb_re,
      O => cnt_Q
    );
\cnt_R[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cnt_R_reg(5),
      I1 => cnt_R_reg(3),
      I2 => cnt_R_reg(1),
      I3 => cnt_R_reg(2),
      I4 => cnt_R_reg(0),
      I5 => cnt_R_reg(4),
      O => \p_0_in__0\(5)
    );
\cnt_R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_Q,
      D => wght_tag0(0),
      Q => cnt_R_reg(0),
      R => \cnt_R[5]_i_1_n_0\
    );
\cnt_R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_Q,
      D => wght_tag0(1),
      Q => cnt_R_reg(1),
      R => \cnt_R[5]_i_1_n_0\
    );
\cnt_R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_Q,
      D => wght_tag0(2),
      Q => cnt_R_reg(2),
      R => \cnt_R[5]_i_1_n_0\
    );
\cnt_R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_Q,
      D => wght_tag0(3),
      Q => cnt_R_reg(3),
      R => \cnt_R[5]_i_1_n_0\
    );
\cnt_R_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_Q,
      D => \p_0_in__0\(4),
      Q => cnt_R_reg(4),
      R => \cnt_R[5]_i_1_n_0\
    );
\cnt_R_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_Q,
      D => \p_0_in__0\(5),
      Q => cnt_R_reg(5),
      R => \cnt_R[5]_i_1_n_0\
    );
\cnt_S[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_S_reg_n_0_[0]\,
      O => \cnt_S[0]_i_1_n_0\
    );
\cnt_S[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_S_reg_n_0_[0]\,
      I1 => \cnt_S_reg_n_0_[1]\,
      O => \cnt_S[1]_i_1_n_0\
    );
\cnt_S[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => wght_glb_re,
      I2 => pass_done20_out,
      I3 => pass_done22_out,
      O => \cnt_S[2]_i_1_n_0\
    );
\cnt_S[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pass_done22_out,
      I1 => wght_glb_re,
      O => cnt_P
    );
\cnt_S[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_S_reg_n_0_[1]\,
      I1 => \cnt_S_reg_n_0_[0]\,
      I2 => \cnt_S_reg_n_0_[2]\,
      O => \cnt_S[2]_i_3_n_0\
    );
\cnt_S_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_P,
      D => \cnt_S[0]_i_1_n_0\,
      Q => \cnt_S_reg_n_0_[0]\,
      R => \cnt_S[2]_i_1_n_0\
    );
\cnt_S_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_P,
      D => \cnt_S[1]_i_1_n_0\,
      Q => \cnt_S_reg_n_0_[1]\,
      R => \cnt_S[2]_i_1_n_0\
    );
\cnt_S_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => cnt_P,
      D => \cnt_S[2]_i_3_n_0\,
      Q => \cnt_S_reg_n_0_[2]\,
      R => \cnt_S[2]_i_1_n_0\
    );
\i___10_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(0),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
\i___10_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => wght_tag(7),
      O => wght_packet_ctrl2arr(39)
    );
\i___10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(3),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(3)
    );
\i___10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(4),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(4)
    );
\i___10_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(7),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(7)
    );
\i___10_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(10),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(10)
    );
\i___10_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(1),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(1)
    );
\i___10_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(2),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(2)
    );
\i___10_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(9),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(9)
    );
\i___10_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(12),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(12)
    );
\i___10_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(11),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(11)
    );
\i___10_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(6),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(6)
    );
\i___10_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(5),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(5)
    );
\i___10_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[1]_44\(8),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(1),
      O => \wght_valid_xbus2PE_flatten[1]_48\(8)
    );
\i___10_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => wght_tag(0),
      O => wght_packet_ctrl2arr(32)
    );
\i___10_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => wght_packet_ctrl2arr(36),
      I1 => wght_packet_ctrl2arr(38),
      I2 => wght_packet_ctrl2arr(37),
      I3 => wght_valid_ctrl2arr,
      I4 => wght_ready_xbus2ybus_flatten(1),
      I5 => wght_packet_ctrl2arr(39),
      O => \u_PE_array/wght_valid_ybus2xbus_flatten\(1)
    );
\i___10_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => wght_tag(4),
      O => wght_packet_ctrl2arr(36)
    );
\i___10_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => wght_tag(6),
      O => wght_packet_ctrl2arr(38)
    );
\i___10_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => wght_tag(5),
      O => wght_packet_ctrl2arr(37)
    );
\tail[8]_i_3__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(0),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
\tail[8]_i_3__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(3),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(3)
    );
\tail[8]_i_3__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(4),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(4)
    );
\tail[8]_i_3__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(1),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(1)
    );
\tail[8]_i_3__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(2),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(2)
    );
\tail[8]_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(10),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(10)
    );
\tail[8]_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(12),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(12)
    );
\tail[8]_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(11),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(11)
    );
\tail[8]_i_3__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(6),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(6)
    );
\tail[8]_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(5),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(5)
    );
\tail[8]_i_3__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(8),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(8)
    );
\tail[8]_i_3__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(7),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(7)
    );
\tail[8]_i_3__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wght_ready_PE2xbus_flatten[2]_45\(9),
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(2),
      O => \wght_valid_xbus2PE_flatten[2]_50\(9)
    );
\tail[8]_i_4__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
\tail[8]_i_4__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_0\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(1)
    );
\tail[8]_i_4__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(2)
    );
\tail[8]_i_4__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_2\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(3)
    );
\tail[8]_i_4__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_3\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(4)
    );
\tail[8]_i_4__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_4\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(5)
    );
\tail[8]_i_4__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_5\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(6)
    );
\tail[8]_i_4__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_6\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(7)
    );
\tail[8]_i_4__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_7\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(8)
    );
\tail[8]_i_4__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_8\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(9)
    );
\tail[8]_i_4__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_9\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(10)
    );
\tail[8]_i_4__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_10\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(11)
    );
\tail[8]_i_4__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tail_reg[0]_11\,
      I1 => wght_packet_ctrl2arr(32),
      I2 => \u_PE_array/wght_valid_ybus2xbus_flatten\(0),
      O => \wght_valid_xbus2PE_flatten[0]_0\(12)
    );
\tail[8]_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => wght_packet_ctrl2arr(36),
      I1 => wght_packet_ctrl2arr(38),
      I2 => wght_packet_ctrl2arr(37),
      I3 => wght_valid_ctrl2arr,
      I4 => wght_ready_xbus2ybus_flatten(2),
      I5 => wght_packet_ctrl2arr(39),
      O => \u_PE_array/wght_valid_ybus2xbus_flatten\(2)
    );
\tail[8]_i_9__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => wght_packet_ctrl2arr(36),
      I1 => wght_packet_ctrl2arr(38),
      I2 => wght_packet_ctrl2arr(37),
      I3 => wght_valid_ctrl2arr,
      I4 => wght_ready_xbus2ybus_flatten(0),
      I5 => wght_packet_ctrl2arr(39),
      O => \u_PE_array/wght_valid_ybus2xbus_flatten\(0)
    );
\wght_tag_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag_d(0),
      Q => wght_tag(0),
      R => SR(0)
    );
\wght_tag_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag_d(4),
      Q => wght_tag(4),
      R => SR(0)
    );
\wght_tag_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag_d(5),
      Q => wght_tag(5),
      R => SR(0)
    );
\wght_tag_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag_d(6),
      Q => wght_tag(6),
      R => SR(0)
    );
\wght_tag_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag_d(7),
      Q => wght_tag(7),
      R => SR(0)
    );
\wght_tag_d[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_R_reg(0),
      O => wght_tag0(0)
    );
\wght_tag_d[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_R_reg(0),
      I1 => cnt_R_reg(1),
      O => wght_tag0(1)
    );
\wght_tag_d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_R_reg(1),
      I1 => cnt_R_reg(0),
      I2 => cnt_R_reg(2),
      O => wght_tag0(2)
    );
\wght_tag_d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_R_reg(3),
      I1 => cnt_R_reg(1),
      I2 => cnt_R_reg(2),
      I3 => cnt_R_reg(0),
      O => wght_tag0(3)
    );
\wght_tag_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '1',
      Q => wght_tag_d(0),
      R => SR(0)
    );
\wght_tag_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag0(0),
      Q => wght_tag_d(4),
      R => SR(0)
    );
\wght_tag_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag0(1),
      Q => wght_tag_d(5),
      R => SR(0)
    );
\wght_tag_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag0(2),
      Q => wght_tag_d(6),
      R => SR(0)
    );
\wght_tag_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wght_tag0(3),
      Q => wght_tag_d(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : out STD_LOGIC;
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][0]_2\ : in STD_LOGIC;
    \tail[8]_i_12__0\ : in STD_LOGIC;
    \tail[8]_i_12__0_0\ : in STD_LOGIC;
    \tail[8]_i_12__0_1\ : in STD_LOGIC;
    \tail[8]_i_12__0_2\ : in STD_LOGIC;
    \tail[8]_i_9__24\ : in STD_LOGIC;
    \tail[8]_i_9__24_0\ : in STD_LOGIC;
    \tail[8]_i_9__24_1\ : in STD_LOGIC;
    \tail[8]_i_9__24_2\ : in STD_LOGIC;
    \tail[8]_i_9__24_3\ : in STD_LOGIC;
    \i___8_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \acc_sel_sft_reg[0]_i_9\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_1\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_2\ : in STD_LOGIC;
    psum_in_valid_ctrl2arr : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_6__0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_6__0_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal \^ifmap_ready_pe2xbus_flatten[0]_31\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_20 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair111";
begin
  \ifmap_ready_PE2xbus_flatten[0]_31\(0) <= \^ifmap_ready_pe2xbus_flatten[0]_31\(0);
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_28,
      I3 => state(0),
      I4 => u_PE_control_n_23,
      I5 => u_PE_control_n_20,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_29,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_20,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_27,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \^ifmap_ready_pe2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_237
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg[0]_i_6__0\ => \acc_sel_sft_reg[0]_i_6__0\,
      \acc_sel_sft_reg[0]_i_6__0_0\ => \acc_sel_sft_reg[0]_i_6__0_0\,
      \acc_sel_sft_reg[0]_i_9_0\ => \acc_sel_sft_reg[0]_i_9\,
      \acc_sel_sft_reg[0]_i_9_1\ => \acc_sel_sft_reg[0]_i_9_0\,
      \acc_sel_sft_reg[0]_i_9_2\ => \acc_sel_sft_reg[0]_i_9_1\,
      \acc_sel_sft_reg[0]_i_9_3\ => \acc_sel_sft_reg[0]_i_9_2\,
      \counter_reg[0]_0\ => u_PE_control_n_20,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_23,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_2,
      \i___8_i_2\(3 downto 0) => \i___8_i_2\(3 downto 0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(0),
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      psum_in_valid_ctrl2arr => psum_in_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][0]_2\ => \psum_in_valid_mux_select[0][0]_2\,
      psum_in_valid_ybus2xbus_flatten(0) => psum_in_valid_ybus2xbus_flatten(0),
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \state_reg[0]_0\,
      \state_reg[0]_2\ => u_PE_control_n_19,
      \state_reg[0]_3\ => u_PE_control_n_27,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\(0) => u_PE_control_n_16,
      \state_reg[1]_2\ => u_PE_control_n_29,
      \state_reg[2]_0\ => u_PE_control_n_28,
      \state_reg[3]_0\ => u_PE_control_n_17,
      \state_reg[3]_1\ => u_PE_control_n_18,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_238
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_19
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_239
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_240\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_2,
      s00_axi_aclk => s00_axi_aclk,
      \tail[8]_i_12__0_0\ => \tail[8]_i_12__0\,
      \tail[8]_i_12__0_1\ => \tail[8]_i_12__0_0\,
      \tail[8]_i_12__0_2\ => \tail[8]_i_12__0_1\,
      \tail[8]_i_12__0_3\ => \tail[8]_i_12__0_2\,
      \tail[8]_i_9__24\ => \tail[8]_i_9__24\,
      \tail[8]_i_9__24_0\ => \tail[8]_i_9__24_0\,
      \tail[8]_i_9__24_1\ => \tail[8]_i_9__24_1\,
      \tail[8]_i_9__24_2\ => \tail[8]_i_9__24_2\,
      \tail[8]_i_9__24_3\ => \tail[8]_i_9__24_3\,
      \tail_reg[0]_0\ => u_PE_control_n_17,
      \tail_reg[0]_1\ => u_PE_control_n_18,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      wght_ready_xbus2ybus_flatten(0) => wght_ready_xbus2ybus_flatten(0),
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_0 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][10]_12\ : in STD_LOGIC;
    \i___8_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \acc_sel_sft_reg[0]_i_9\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_0 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_0;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_0 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal \^ifmap_ready_pe2xbus_flatten[0]_31\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_20 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair139";
begin
  \ifmap_ready_PE2xbus_flatten[0]_31\(0) <= \^ifmap_ready_pe2xbus_flatten[0]_31\(0);
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_28,
      I3 => state(0),
      I4 => u_PE_control_n_23,
      I5 => u_PE_control_n_20,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_29,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_20,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_27,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \^ifmap_ready_pe2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_233
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg[0]_i_9\ => \acc_sel_sft_reg[0]_i_9\,
      \acc_sel_sft_reg[0]_i_9_0\ => \acc_sel_sft_reg[0]_i_9_0\,
      \acc_sel_sft_reg[0]_i_9_1\ => \acc_sel_sft_reg[0]_i_9_1\,
      \counter_reg[0]_0\ => u_PE_control_n_20,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_23,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      \i___8_i_2\(2 downto 0) => \i___8_i_2\(2 downto 0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(0),
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][10]_12\ => \psum_in_valid_mux_select[0][10]_12\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \state_reg[0]_0\,
      \state_reg[0]_2\ => \state_reg[0]_1\,
      \state_reg[0]_3\ => u_PE_control_n_19,
      \state_reg[0]_4\ => u_PE_control_n_27,
      \state_reg[0]_5\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\(0) => u_PE_control_n_16,
      \state_reg[1]_2\ => u_PE_control_n_29,
      \state_reg[2]_0\ => u_PE_control_n_28,
      \state_reg[3]_0\ => u_PE_control_n_17,
      \state_reg[3]_1\ => u_PE_control_n_18,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_234
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_19
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_235
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_236\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17,
      \tail_reg[0]_1\ => u_PE_control_n_18,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_1 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][11]_13\ : in STD_LOGIC;
    \state[3]_i_3\ : in STD_LOGIC;
    \state[3]_i_3_0\ : in STD_LOGIC;
    \state[3]_i_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_1 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_1;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_1 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair167";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_19,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_19,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_229
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_19,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][11]_13\ => \psum_in_valid_mux_select[0][11]_13\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\ => \state[3]_i_3\,
      \state[3]_i_3_0\ => \state[3]_i_3_0\,
      \state[3]_i_7_0\(7 downto 0) => \state[3]_i_7\(7 downto 0),
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \state_reg[0]_0\,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_14,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_16,
      \state_reg[3]_1\ => u_PE_control_n_17,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_230
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_231
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_14,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_232\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_10 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][8]_10\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_10 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_10;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_10 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair419";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_193
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][8]_10\ => \psum_in_valid_mux_select[0][8]_10\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_194
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_195
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_196\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_11 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][9]_11\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_11 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_11;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_11 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair447";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_189
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][9]_11\ => \psum_in_valid_mux_select[0][9]_11\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_190
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_191
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_192\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_12 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][0]_2\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]_1\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___12_i_2\ : in STD_LOGIC;
    \i___12_i_2_0\ : in STD_LOGIC;
    \i___12_i_2_1\ : in STD_LOGIC;
    \i___12_i_2_2\ : in STD_LOGIC;
    \i___10_i_4__11\ : in STD_LOGIC;
    \i___10_i_4__11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][0]_51\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_12 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_12;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_12 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_2 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[1]_44\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \wght_ready_PE2xbus_flatten[1]_44\(0) <= \^wght_ready_pe2xbus_flatten[1]_44\(0);
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \^wght_ready_pe2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_2,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_2,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_11,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_24,
      I3 => u_PE_control_n_25,
      I4 => u_PE_control_n_11,
      I5 => u_PE_control_n_26,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_11,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_183
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_12,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_11,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_25,
      \counter_reg[6]_0\ => u_PE_control_n_24,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_29,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \i___10_i_4__11\ => \i___10_i_4__11\,
      \i___10_i_4__11_0\(7 downto 0) => \i___10_i_4__11_0\(7 downto 0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][0]_51\ => \psum_in_valid_mux_select[1][0]_51\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_26,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_17,
      \state_reg[0]_1\ => u_PE_control_n_18,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_16,
      \state_reg[2]_0\ => u_PE_control_n_14,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(0) => u_PE_control_n_15,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_2,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(0),
      wght_ready_xbus2ybus_flatten(0) => wght_ready_xbus2ybus_flatten(0),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_184
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_185
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_2,
      \i___12_i_2\ => \i___12_i_2\,
      \i___12_i_2_0\ => \i___12_i_2_0\,
      \i___12_i_2_1\ => \i___12_i_2_1\,
      \i___12_i_2_2\ => \i___12_i_2_2\,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17,
      \tail_reg[0]_1\ => u_PE_control_n_18,
      \tail_reg[4]_0\ => \tail_reg[4]\,
      \tail_reg[4]_1\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_186
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][0]_51\ => \psum_in_valid_mux_select[1][0]_51\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13,
      \tail_reg[0]_1\ => u_PE_control_n_14,
      \tail_reg[4]_0\ => \tail_reg[4]_1\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_187\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][0]_2\ => \psum_in_valid_mux_select[0][0]_2\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_188\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_16,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_13 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][10]_12\ : out STD_LOGIC;
    \state_reg[3]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___10_i_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state[3]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][10]_61\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_13 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_13;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_13 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_7 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[1]_44\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \wght_ready_PE2xbus_flatten[1]_44\(0) <= \^wght_ready_pe2xbus_flatten[1]_44\(0);
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \^wght_ready_pe2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_7,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_12,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_24,
      I3 => u_PE_control_n_25,
      I4 => u_PE_control_n_12,
      I5 => u_PE_control_n_26,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_12,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_177
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_13,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_12,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_7,
      \counter_reg[4]_1\ => u_PE_control_n_25,
      \counter_reg[6]_0\ => u_PE_control_n_24,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_29,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \i___10_i_10\(2 downto 0) => \i___10_i_10\(2 downto 0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][10]_61\ => \psum_in_valid_mux_select[1][10]_61\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_26,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\(4 downto 0) => \state[3]_i_3\(4 downto 0),
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_18,
      \state_reg[0]_2\ => u_PE_control_n_19,
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_14,
      \state_reg[1]_1\(0) => u_PE_control_n_17,
      \state_reg[2]_0\ => u_PE_control_n_15,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\ => \state_reg[3]\,
      \state_reg[3]_1\(0) => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \state_reg[3]_3\(1) => \i___22_n_0\,
      \state_reg[3]_3\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(0),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_178
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_179
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18,
      \tail_reg[0]_1\ => u_PE_control_n_19,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_180
     port map (
      E(0) => u_PE_control_n_13,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][10]_61\ => \psum_in_valid_mux_select[1][10]_61\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_15,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_181\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][10]_12\ => \psum_in_valid_mux_select[0][10]_12\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_182\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_17,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_14 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][11]_13\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][11]_62\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_14 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_14;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_14 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_171
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][11]_62\ => \psum_in_valid_mux_select[1][11]_62\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_172
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_173
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_174
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][11]_62\ => \psum_in_valid_mux_select[1][11]_62\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_175\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][11]_13\ => \psum_in_valid_mux_select[0][11]_13\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_176\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_15 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \tail_reg[4]_2\ : out STD_LOGIC;
    \psum_in_valid_mux_select[0][12]_14\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg[0]_i_8__12\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_1\ : in STD_LOGIC;
    \i___12_i_2\ : in STD_LOGIC;
    \i___12_i_2_0\ : in STD_LOGIC;
    \i___12_i_2_1\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][12]_63\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_15 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_15;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_15 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_2 : STD_LOGIC;
  signal u_psum_in_fifo_n_2 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_2,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_2,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_165
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_2,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][12]_63\ => \psum_in_valid_mux_select[1][12]_63\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_2,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_166
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_167
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_2,
      \i___12_i_2\ => \i___12_i_2\,
      \i___12_i_2_0\ => \i___12_i_2_0\,
      \i___12_i_2_1\ => \i___12_i_2_1\,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_1\,
      \tail_reg[4]_1\ => \tail_reg[4]_2\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_168
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \acc_sel_sft_reg[0]_i_8__12\ => \acc_sel_sft_reg[0]_i_8__12\,
      \acc_sel_sft_reg[0]_i_8__12_0\ => \acc_sel_sft_reg[0]_i_8__12_0\,
      \acc_sel_sft_reg[0]_i_8__12_1\ => \acc_sel_sft_reg[0]_i_8__12_1\,
      \head_reg[4]_0\ => u_psum_in_fifo_n_2,
      \psum_in_valid_mux_select[1][12]_63\ => \psum_in_valid_mux_select[1][12]_63\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\,
      \tail_reg[4]_1\ => \tail_reg[4]_0\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_169\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][12]_14\ => \psum_in_valid_mux_select[0][12]_14\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_170\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_16 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][1]_3\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][1]_52\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_16 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_16;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_16 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_159
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][1]_52\ => \psum_in_valid_mux_select[1][1]_52\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_160
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_161
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_162
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][1]_52\ => \psum_in_valid_mux_select[1][1]_52\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_163\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][1]_3\ => \psum_in_valid_mux_select[0][1]_3\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_164\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_17 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][2]_4\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][2]_53\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_17 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_17;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_17 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_153
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][2]_53\ => \psum_in_valid_mux_select[1][2]_53\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_154
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_155
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_156
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][2]_53\ => \psum_in_valid_mux_select[1][2]_53\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_157\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][2]_4\ => \psum_in_valid_mux_select[0][2]_4\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_158\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_18 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][3]_5\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][3]_54\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_18 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_18;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_18 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_147
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][3]_54\ => \psum_in_valid_mux_select[1][3]_54\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_148
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_149
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_150
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][3]_54\ => \psum_in_valid_mux_select[1][3]_54\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_151\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][3]_5\ => \psum_in_valid_mux_select[0][3]_5\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_152\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_19 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : out STD_LOGIC;
    \psum_in_valid_mux_select[0][4]_6\ : out STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg[0]_i_8__12\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_1\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_2\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    psum_in_valid_ctrl2arr : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_3__24\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_3__24_0\ : in STD_LOGIC;
    \state[3]_i_7\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][4]_55\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_19 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_19;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_19 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_2 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_11,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_11,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_11,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_141
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_12,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_2,
      \counter_reg[0]_0\ => u_PE_control_n_11,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][4]_55\ => \psum_in_valid_mux_select[1][4]_55\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_7\(4 downto 0) => \state[3]_i_7\(4 downto 0),
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_16,
      \state_reg[2]_0\ => u_PE_control_n_14,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_15,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_142
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_143
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17,
      \tail_reg[0]_1\ => u_PE_control_n_18,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_144
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      \acc_sel_sft_reg[0]_i_3__24\ => \acc_sel_sft_reg[0]_i_3__24\,
      \acc_sel_sft_reg[0]_i_3__24_0\ => \acc_sel_sft_reg[0]_i_3__24_0\,
      \acc_sel_sft_reg[0]_i_8__12_0\ => \acc_sel_sft_reg[0]_i_8__12\,
      \acc_sel_sft_reg[0]_i_8__12_1\ => \acc_sel_sft_reg[0]_i_8__12_0\,
      \acc_sel_sft_reg[0]_i_8__12_2\ => \acc_sel_sft_reg[0]_i_8__12_1\,
      \acc_sel_sft_reg[0]_i_8__12_3\ => \acc_sel_sft_reg[0]_i_8__12_2\,
      \head_reg[4]_0\ => u_psum_in_fifo_n_2,
      psum_in_valid_ctrl2arr => psum_in_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][4]_55\ => \psum_in_valid_mux_select[1][4]_55\,
      psum_in_valid_ybus2xbus_flatten(0) => psum_in_valid_ybus2xbus_flatten(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13,
      \tail_reg[0]_1\ => u_PE_control_n_14,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_145\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][4]_6\ => \psum_in_valid_mux_select[0][4]_6\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_146\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_16,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_2 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : out STD_LOGIC;
    \tail_reg[8]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][12]_14\ : in STD_LOGIC;
    \tail[8]_i_12__0\ : in STD_LOGIC;
    \tail[8]_i_12__0_0\ : in STD_LOGIC;
    \tail[8]_i_12__0_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_2 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_2;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_2 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair195";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_225
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_2,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][12]_14\ => \psum_in_valid_mux_select[0][12]_14\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_226
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_227
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_228\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_2,
      s00_axi_aclk => s00_axi_aclk,
      \tail[8]_i_12__0\ => \tail[8]_i_12__0\,
      \tail[8]_i_12__0_0\ => \tail[8]_i_12__0_0\,
      \tail[8]_i_12__0_1\ => \tail[8]_i_12__0_1\,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \tail_reg[8]_1\ => \tail_reg[8]_0\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_20 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][5]_7\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][5]_56\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_20 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_20;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_20 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_135
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][5]_56\ => \psum_in_valid_mux_select[1][5]_56\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_136
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_137
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_138
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][5]_56\ => \psum_in_valid_mux_select[1][5]_56\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_139\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][5]_7\ => \psum_in_valid_mux_select[0][5]_7\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_140\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_21 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][6]_8\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][6]_57\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_21 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_21;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_21 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_129
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][6]_57\ => \psum_in_valid_mux_select[1][6]_57\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_130
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_131
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_132
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][6]_57\ => \psum_in_valid_mux_select[1][6]_57\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_133\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][6]_8\ => \psum_in_valid_mux_select[0][6]_8\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_134\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_22 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][7]_9\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][7]_58\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_22 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_22;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_22 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_123
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][7]_58\ => \psum_in_valid_mux_select[1][7]_58\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_124
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_125
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_126
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][7]_58\ => \psum_in_valid_mux_select[1][7]_58\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_127\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][7]_9\ => \psum_in_valid_mux_select[0][7]_9\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_128\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_23 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \tail_reg[4]_2\ : out STD_LOGIC;
    \psum_in_valid_mux_select[0][8]_10\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_sel_sft_reg[0]_i_8__12\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_8__12_1\ : in STD_LOGIC;
    \i___12_i_2\ : in STD_LOGIC;
    \i___12_i_2_0\ : in STD_LOGIC;
    \i___12_i_2_1\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][8]_59\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_23 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_23;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_23 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_2 : STD_LOGIC;
  signal u_psum_in_fifo_n_2 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_2,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_2,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_117
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_2,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][8]_59\ => \psum_in_valid_mux_select[1][8]_59\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_2,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_118
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_119
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_2,
      \i___12_i_2\ => \i___12_i_2\,
      \i___12_i_2_0\ => \i___12_i_2_0\,
      \i___12_i_2_1\ => \i___12_i_2_1\,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_1\,
      \tail_reg[4]_1\ => \tail_reg[4]_2\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_120
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \acc_sel_sft_reg[0]_i_8__12\ => \acc_sel_sft_reg[0]_i_8__12\,
      \acc_sel_sft_reg[0]_i_8__12_0\ => \acc_sel_sft_reg[0]_i_8__12_0\,
      \acc_sel_sft_reg[0]_i_8__12_1\ => \acc_sel_sft_reg[0]_i_8__12_1\,
      \head_reg[4]_0\ => u_psum_in_fifo_n_2,
      \psum_in_valid_mux_select[1][8]_59\ => \psum_in_valid_mux_select[1][8]_59\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\,
      \tail_reg[4]_1\ => \tail_reg[4]_0\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_121\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][8]_10\ => \psum_in_valid_mux_select[0][8]_10\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_122\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_24 is
  port (
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][9]_11\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \psum_in_valid_mux_select[1][9]_60\ : in STD_LOGIC;
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_24 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_24;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_24 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___22_n_0\ : STD_LOGIC;
  signal \i___23_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___27__0_n_0\ : STD_LOGIC;
  signal \i___27__0_rep_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_10 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_5 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
begin
\i___10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => \wght_valid_xbus2PE_flatten[1]_48\(0),
      I5 => u_wght_fifo_n_1,
      O => \wght_ready_PE2xbus_flatten[1]_44\(0)
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___11_n_0\
    );
\i___12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_1,
      I1 => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___12_n_0\
    );
\i___14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004445"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_5,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___17_n_0\,
      I5 => inst_hs,
      O => \i___14_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___17_n_0\
    );
\i___22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_28,
      I5 => u_PE_control_n_10,
      O => \i___22_n_0\
    );
\i___23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_24,
      I4 => u_PE_control_n_10,
      I5 => u_PE_control_n_25,
      O => \i___23_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      I2 => counter_reg(5),
      I3 => counter_reg(4),
      I4 => u_PE_control_n_10,
      O => \i___24_n_0\
    );
\i___27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_n_0\
    );
\i___27__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___27__0_rep_n_0\
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_111
     port map (
      D(0) => acc_sel_ctrl2datapath,
      E(0) => u_PE_control_n_11,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___27__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\ => u_psum_in_fifo_n_1,
      \counter_reg[0]_0\ => u_PE_control_n_10,
      \counter_reg[0]_1\(0) => \i___27__0_n_0\,
      \counter_reg[0]_2\ => \i___12_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_5,
      \counter_reg[4]_1\ => u_PE_control_n_24,
      \counter_reg[6]_0\ => u_PE_control_n_23,
      \counter_reg[6]_1\ => \i___24_n_0\,
      \counter_reg[7]_0\(3 downto 0) => counter_reg(7 downto 4),
      \counter_reg[7]_1\ => u_PE_control_n_28,
      \head_reg[8]\ => u_wght_fifo_n_0,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][9]_60\ => \psum_in_valid_mux_select[1][9]_60\,
      \r_opcode_reg[1]_0\ => u_PE_control_n_25,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_27,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => u_PE_control_n_16,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___14_n_0\,
      \state_reg[1]_0\ => u_PE_control_n_12,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_26,
      \state_reg[3]_0\(0) => u_PE_control_n_14,
      \state_reg[3]_1\(0) => inst_hs,
      \state_reg[3]_2\(1) => \i___22_n_0\,
      \state_reg[3]_2\(0) => \i___23_n_0\,
      \tail_reg[0]\ => u_ifmap_fifo_n_1,
      \tail_reg[8]\ => u_wght_fifo_n_1,
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_112
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_113
     port map (
      E(0) => \i___11_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_114
     port map (
      E(0) => u_PE_control_n_11,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_1,
      \psum_in_valid_mux_select[1][9]_60\ => \psum_in_valid_mux_select[1][9]_60\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_12,
      \tail_reg[0]_1\ => u_PE_control_n_13,
      \tail_reg[4]_0\ => \tail_reg[4]\
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_115\
     port map (
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \psum_in_valid_mux_select[0][9]_11\ => \psum_in_valid_mux_select[0][9]_11\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_116\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_0,
      \head_reg[8]_1\ => u_wght_fifo_n_1,
      \head_reg[8]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_25 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][0]_15\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tail[8]_i_7__24\ : in STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_25 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_25;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_25 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal \^ifmap_ready_pe2xbus_flatten[2]_46\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_31 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair948";
begin
  \ifmap_ready_PE2xbus_flatten[2]_46\(0) <= \^ifmap_ready_pe2xbus_flatten[2]_46\(0);
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_31,
      I2 => u_PE_control_n_28,
      I3 => state(0),
      I4 => u_PE_control_n_30,
      I5 => u_PE_control_n_19,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_22,
      I3 => u_PE_control_n_23,
      I4 => u_PE_control_n_19,
      I5 => u_PE_control_n_24,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_29,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \^ifmap_ready_pe2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_105
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_13,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_19,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_23,
      \counter_reg[6]_0\ => u_PE_control_n_22,
      \counter_reg[7]_0\ => u_PE_control_n_30,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_2,
      \i___8_i_2__0\(3 downto 0) => \i___8_i_2__0\(3 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_24,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_31,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_16,
      \state_reg[1]_1\ => u_PE_control_n_29,
      \state_reg[2]_0\ => u_PE_control_n_14,
      \state_reg[2]_1\ => u_PE_control_n_28,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_15,
      \state_reg[3]_2\ => u_PE_control_n_17,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_106
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_107
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_108
     port map (
      E(0) => u_PE_control_n_13,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_109\
     port map (
      \LN_psum_valid[2][0]_15\ => \LN_psum_valid[2][0]_15\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_110\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_2,
      s00_axi_aclk => s00_axi_aclk,
      \tail[8]_i_7__24\ => \tail[8]_i_7__24\,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[8]_0\(0) => \tail_reg[8]\(0),
      \wght_ready_PE2xbus_flatten[2]_45\(7 downto 0) => \wght_ready_PE2xbus_flatten[2]_45\(7 downto 0),
      wght_ready_xbus2ybus_flatten(0) => wght_ready_xbus2ybus_flatten(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_26 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][10]_25\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tail[8]_i_10__24\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_26 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_26;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_26 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal \^ifmap_ready_pe2xbus_flatten[2]_46\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_31 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair981";
begin
  \ifmap_ready_PE2xbus_flatten[2]_46\(0) <= \^ifmap_ready_pe2xbus_flatten[2]_46\(0);
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_31,
      I2 => u_PE_control_n_28,
      I3 => state(0),
      I4 => u_PE_control_n_30,
      I5 => u_PE_control_n_19,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_22,
      I3 => u_PE_control_n_23,
      I4 => u_PE_control_n_19,
      I5 => u_PE_control_n_24,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_29,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \^ifmap_ready_pe2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_99
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_13,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_19,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_23,
      \counter_reg[6]_0\ => u_PE_control_n_22,
      \counter_reg[7]_0\ => u_PE_control_n_30,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_2,
      \i___8_i_2__0\(2 downto 0) => \i___8_i_2__0\(2 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(0),
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_24,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_31,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_16,
      \state_reg[1]_1\ => u_PE_control_n_29,
      \state_reg[2]_0\ => u_PE_control_n_14,
      \state_reg[2]_1\ => u_PE_control_n_28,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_15,
      \state_reg[3]_2\ => u_PE_control_n_17,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_100
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_101
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_102
     port map (
      E(0) => u_PE_control_n_13,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_103\
     port map (
      \LN_psum_valid[2][10]_25\ => \LN_psum_valid[2][10]_25\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_104\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_2,
      s00_axi_aclk => s00_axi_aclk,
      \tail[8]_i_10__24\(2 downto 0) => \tail[8]_i_10__24\(2 downto 0),
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_27 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][11]_26\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_27 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_27;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_27 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1014";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_93
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_94
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_95
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_96
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_97\
     port map (
      \LN_psum_valid[2][11]_26\ => \LN_psum_valid[2][11]_26\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_98\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_28 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][12]_27\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_28 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_28;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_28 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1047";
begin
  SR(0) <= \^sr\(0);
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_87
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_2,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_88
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_89
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => \^sr\(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_90
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_91\
     port map (
      \LN_psum_valid[2][12]_27\ => \LN_psum_valid[2][12]_27\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_92\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => \^sr\(0),
      \head_reg[8]_0\ => u_wght_fifo_n_2,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_29 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][1]_16\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_29 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_29;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_29 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1080";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_81
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_82
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_83
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_84
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_85\
     port map (
      \LN_psum_valid[2][1]_16\ => \LN_psum_valid[2][1]_16\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_86\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_3 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][1]_3\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_3 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_3;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_3 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair223";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_221
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][1]_3\ => \psum_in_valid_mux_select[0][1]_3\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_222
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_223
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_224\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_30 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][2]_17\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_30 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_30;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_30 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1113";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_75
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_76
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_77
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_78
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_79\
     port map (
      \LN_psum_valid[2][2]_17\ => \LN_psum_valid[2][2]_17\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_80\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_31 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][3]_18\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state[3]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_31 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_31;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_31 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1146";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_19,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_19,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_69
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_13,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_19,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\(4 downto 0) => \state[3]_i_3\(4 downto 0),
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_16,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_14,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_15,
      \state_reg[3]_2\ => u_PE_control_n_17,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_70
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_71
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_72
     port map (
      E(0) => u_PE_control_n_13,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_73\
     port map (
      \LN_psum_valid[2][3]_18\ => \LN_psum_valid[2][3]_18\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_74\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_32 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][4]_19\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_32 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_32;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_32 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1179";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_63
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_64
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_65
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_66
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_67\
     port map (
      \LN_psum_valid[2][4]_19\ => \LN_psum_valid[2][4]_19\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_68\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_33 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][5]_20\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_33 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_33;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_33 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1212";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_57
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]\(0),
      \state_reg[0]_3\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_58
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_59
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_60
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_61\
     port map (
      \LN_psum_valid[2][5]_20\ => \LN_psum_valid[2][5]_20\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_62\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_34 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][6]_21\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_2__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_34 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_34;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_34 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal \^ifmap_ready_pe2xbus_flatten[2]_46\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_24 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_31 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1245";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1245";
begin
  \ifmap_ready_PE2xbus_flatten[2]_46\(0) <= \^ifmap_ready_pe2xbus_flatten[2]_46\(0);
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_31,
      I2 => u_PE_control_n_28,
      I3 => state(0),
      I4 => u_PE_control_n_30,
      I5 => u_PE_control_n_19,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_22,
      I3 => u_PE_control_n_23,
      I4 => u_PE_control_n_19,
      I5 => u_PE_control_n_24,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_29,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \^ifmap_ready_pe2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_51
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_13,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_19,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_23,
      \counter_reg[6]_0\ => u_PE_control_n_22,
      \counter_reg[7]_0\ => u_PE_control_n_30,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      \i___8_i_2__0\(2 downto 0) => \i___8_i_2__0\(2 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_24,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_31,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_16,
      \state_reg[1]_1\ => u_PE_control_n_29,
      \state_reg[2]_0\ => u_PE_control_n_14,
      \state_reg[2]_1\ => u_PE_control_n_28,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_15,
      \state_reg[3]_2\ => u_PE_control_n_17,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_52
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_53
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_54
     port map (
      E(0) => u_PE_control_n_13,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_55\
     port map (
      \LN_psum_valid[2][6]_21\ => \LN_psum_valid[2][6]_21\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_56\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_35 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][7]_22\ : out STD_LOGIC;
    \i___10_i_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_33_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_37\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___10_i_37_0\ : out STD_LOGIC;
    \i___10_i_37_1\ : out STD_LOGIC;
    \i___10_i_37_2\ : out STD_LOGIC;
    \i___10_i_37_3\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_35 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_35;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_35 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_21 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1279";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1279";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_45
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_21,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_46
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_47
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_48
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_49\
     port map (
      \LN_psum_valid[2][7]_22\ => \LN_psum_valid[2][7]_22\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_50\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_21,
      \i___10_i_33_0\(1 downto 0) => \i___10_i_33\(1 downto 0),
      \i___10_i_33_1\(1 downto 0) => \i___10_i_33_0\(1 downto 0),
      \i___10_i_37_0\(11 downto 0) => \i___10_i_37\(11 downto 0),
      \i___10_i_37_1\ => \i___10_i_37_0\,
      \i___10_i_37_2\ => \i___10_i_37_1\,
      \i___10_i_37_3\ => \i___10_i_37_2\,
      \i___10_i_37_4\ => \i___10_i_37_3\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_36 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][8]_23\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_36 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_36;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_36 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_12 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_22 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1312";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1312";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_27,
      I3 => state(0),
      I4 => u_PE_control_n_29,
      I5 => u_PE_control_n_18,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_22,
      I4 => u_PE_control_n_18,
      I5 => u_PE_control_n_23,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_39
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      E(0) => u_PE_control_n_12,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_22,
      \counter_reg[6]_0\ => u_PE_control_n_21,
      \counter_reg[7]_0\ => u_PE_control_n_29,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_23,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\ => u_PE_control_n_28,
      \state_reg[2]_0\ => u_PE_control_n_13,
      \state_reg[2]_1\ => u_PE_control_n_27,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_14,
      \state_reg[3]_2\ => u_PE_control_n_16,
      \state_reg[3]_3\(0) => inst_hs,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath_40
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_41
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_42
     port map (
      E(0) => u_PE_control_n_12,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_13
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1_43\
     port map (
      \LN_psum_valid[2][8]_23\ => \LN_psum_valid[2][8]_23\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_44\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_14,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_37 is
  port (
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LN_psum_valid[2][9]_24\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_42\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___8_i_33\ : out STD_LOGIC;
    \i___8_i_33_0\ : out STD_LOGIC;
    \i___8_i_33_1\ : out STD_LOGIC;
    \i___8_i_33_2\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    \state_reg[3]\ : in STD_LOGIC;
    \state_reg[3]_0\ : in STD_LOGIC;
    \state_reg[3]_1\ : in STD_LOGIC;
    \p_0_in__1\ : in STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state[3]_i_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_37 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_37;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_37 is
  signal acc_sel_ctrl2datapath : STD_LOGIC;
  signal \counter2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___23__0_n_0\ : STD_LOGIC;
  signal \i___23__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal psum_out_valid_datapath2fifo : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_32 : STD_LOGIC;
  signal u_PE_control_n_33 : STD_LOGIC;
  signal u_PE_control_n_34 : STD_LOGIC;
  signal u_PE_control_n_35 : STD_LOGIC;
  signal u_PE_control_n_36 : STD_LOGIC;
  signal u_PE_control_n_37 : STD_LOGIC;
  signal u_PE_control_n_38 : STD_LOGIC;
  signal u_PE_control_n_40 : STD_LOGIC;
  signal u_PE_control_n_41 : STD_LOGIC;
  signal u_PE_control_n_42 : STD_LOGIC;
  signal u_PE_control_n_46 : STD_LOGIC;
  signal u_PE_control_n_47 : STD_LOGIC;
  signal u_PE_control_n_48 : STD_LOGIC;
  signal u_PE_control_n_49 : STD_LOGIC;
  signal u_PE_control_n_6 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___18\ : label is "soft_lutpair1346";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair1346";
begin
\counter2__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \counter2__0_carry_i_1_n_0\
    );
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_6,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___16_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_49,
      I2 => u_PE_control_n_46,
      I3 => state(0),
      I4 => u_PE_control_n_48,
      I5 => u_PE_control_n_38,
      O => \i___15_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___16_n_0\
    );
\i___17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444055555555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_40,
      I3 => u_PE_control_n_41,
      I4 => u_PE_control_n_38,
      I5 => u_PE_control_n_42,
      O => \i___17_n_0\
    );
\i___18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_47,
      I2 => state(2),
      I3 => u_PE_control_n_6,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_6,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___20_n_0\
    );
\i___23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_n_0\
    );
\i___23__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___23__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[2]_46\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control
     port map (
      D(2) => \i___15_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___17_n_0\,
      DI(0) => DI(0),
      E(0) => u_PE_control_n_32,
      Q(5 downto 0) => counter_reg(5 downto 0),
      S(0) => \counter2__0_carry_i_1_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg_reg[0]\(0) => \i___23__0_rep_n_0\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \counter_reg[0]_0\ => u_PE_control_n_38,
      \counter_reg[0]_1\(0) => \i___23__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___20_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_6,
      \counter_reg[4]_1\ => u_PE_control_n_41,
      \counter_reg[6]_0\ => u_PE_control_n_40,
      \counter_reg[7]_0\ => u_PE_control_n_48,
      \counter_reg[7]_1\ => \i___18_n_0\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      \i___8_i_31_0\(1 downto 0) => S(1 downto 0),
      \i___8_i_33_0\ => \i___8_i_33\,
      \i___8_i_33_1\ => \i___8_i_33_0\,
      \i___8_i_33_2\ => \i___8_i_33_1\,
      \i___8_i_33_3\ => \i___8_i_33_2\,
      \i___8_i_42_0\(11 downto 0) => \i___8_i_42\(11 downto 0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \p_0_in__1\ => \p_0_in__1\,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      \r_opcode_reg[1]_0\ => u_PE_control_n_42,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_49,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3_0\(4 downto 0) => \state[3]_i_3\(4 downto 0),
      \state_reg[0]_0\(0) => acc_sel_ctrl2datapath,
      \state_reg[0]_1\ => u_PE_control_n_37,
      \state_reg[0]_2\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_35,
      \state_reg[1]_1\ => u_PE_control_n_47,
      \state_reg[2]_0\ => u_PE_control_n_33,
      \state_reg[2]_1\ => u_PE_control_n_46,
      \state_reg[3]_0\(3 downto 0) => state(3 downto 0),
      \state_reg[3]_1\ => u_PE_control_n_34,
      \state_reg[3]_2\ => u_PE_control_n_36,
      \state_reg[3]_3\(0) => inst_hs,
      \state_reg[3]_4\ => \state_reg[3]\,
      \state_reg[3]_5\ => \state_reg[3]_0\,
      \state_reg[3]_6\ => \state_reg[3]_1\,
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
u_PE_datapath: entity work.design_1_eyeriss_top_0_0_PE_datapath
     port map (
      D(0) => acc_sel_ctrl2datapath,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_37
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_38
     port map (
      E(0) => u_PE_control_n_32,
      SR(0) => SR(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_33
    );
u_psum_out_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized1\
     port map (
      \LN_psum_valid[2][9]_24\ => \LN_psum_valid[2][9]_24\,
      Q(0) => psum_out_valid_datapath2fifo,
      SR(0) => SR(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => \tail_reg[0]\
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0\
     port map (
      E(0) => u_PE_control_n_35,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_34,
      \tail_reg[0]_1\ => u_PE_control_n_36,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \wght_ready_PE2xbus_flatten[2]_45\(0),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_4 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][2]_4\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_4 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_4;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_4 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair251";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_217
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][2]_4\ => \psum_in_valid_mux_select[0][2]_4\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_218
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_219
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_220\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_5 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][3]_5\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_5 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_5;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_5 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair279";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_213
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][3]_5\ => \psum_in_valid_mux_select[0][3]_5\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => u_PE_control_n_25,
      \state_reg[0]_3\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_214
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_215
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_216\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_6 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    inst_ready_flatten : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][4]_6\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_6 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_6;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_6 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair307";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_209
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][4]_6\ => \psum_in_valid_mux_select[0][4]_6\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\ => u_PE_control_n_25,
      \state_reg[0]_3\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_210
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_211
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_212\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_7 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][5]_7\ : in STD_LOGIC;
    \state[3]_i_7\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_7 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_7;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_7 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair335";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_19,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_19,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_205
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_19,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][5]_7\ => \psum_in_valid_mux_select[0][5]_7\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_7\(4 downto 0) => \state[3]_i_7\(4 downto 0),
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \state_reg[0]_0\,
      \state_reg[0]_2\ => u_PE_control_n_18,
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_14,
      \state_reg[1]_1\(0) => u_PE_control_n_15,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_16,
      \state_reg[3]_1\ => u_PE_control_n_17,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_206
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_18
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_207
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_14,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_208\
     port map (
      E(0) => u_PE_control_n_15,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_16,
      \tail_reg[0]_1\ => u_PE_control_n_17,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_8 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][6]_8\ : in STD_LOGIC;
    \i___8_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \acc_sel_sft_reg[0]_i_9\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_0\ : in STD_LOGIC;
    \acc_sel_sft_reg[0]_i_9_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_8 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_8;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_8 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal \^ifmap_ready_pe2xbus_flatten[0]_31\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_19 : STD_LOGIC;
  signal u_PE_control_n_20 : STD_LOGIC;
  signal u_PE_control_n_23 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_PE_control_n_29 : STD_LOGIC;
  signal u_PE_control_n_30 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair363";
begin
  \ifmap_ready_PE2xbus_flatten[0]_31\(0) <= \^ifmap_ready_pe2xbus_flatten[0]_31\(0);
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_30,
      I2 => u_PE_control_n_28,
      I3 => state(0),
      I4 => u_PE_control_n_23,
      I5 => u_PE_control_n_20,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_29,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_23,
      I3 => u_PE_control_n_20,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_27,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \^ifmap_ready_pe2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_201
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \acc_sel_sft_reg[0]_i_9\ => \acc_sel_sft_reg[0]_i_9\,
      \acc_sel_sft_reg[0]_i_9_0\ => \acc_sel_sft_reg[0]_i_9_0\,
      \acc_sel_sft_reg[0]_i_9_1\ => \acc_sel_sft_reg[0]_i_9_1\,
      \counter_reg[0]_0\ => u_PE_control_n_20,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_23,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      \i___8_i_2\(2 downto 0) => \i___8_i_2\(2 downto 0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][6]_8\ => \psum_in_valid_mux_select[0][6]_8\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_30,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => \state_reg[0]_0\,
      \state_reg[0]_2\ => \state_reg[0]_1\,
      \state_reg[0]_3\ => u_PE_control_n_19,
      \state_reg[0]_4\(0) => \state_reg[0]_2\(0),
      \state_reg[0]_5\ => u_PE_control_n_27,
      \state_reg[0]_6\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_15,
      \state_reg[1]_1\(0) => u_PE_control_n_16,
      \state_reg[1]_2\ => u_PE_control_n_29,
      \state_reg[2]_0\ => u_PE_control_n_28,
      \state_reg[3]_0\ => u_PE_control_n_17,
      \state_reg[3]_1\ => u_PE_control_n_18,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_202
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_19
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_203
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_15,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_204\
     port map (
      E(0) => u_PE_control_n_16,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17,
      \tail_reg[0]_1\ => u_PE_control_n_18,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_top_9 is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \tail_reg[8]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[0][7]_9\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_valid_ctrl2arr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_top_9 : entity is "PE_top";
end design_1_eyeriss_top_0_0_PE_top_9;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_top_9 is
  signal counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___24__0_n_0\ : STD_LOGIC;
  signal \i___24__0_rep_n_0\ : STD_LOGIC;
  signal \i___7_n_0\ : STD_LOGIC;
  signal \i___8_n_0\ : STD_LOGIC;
  signal inst_hs : STD_LOGIC;
  signal r_opcode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_PE_control_n_0 : STD_LOGIC;
  signal u_PE_control_n_11 : STD_LOGIC;
  signal u_PE_control_n_13 : STD_LOGIC;
  signal u_PE_control_n_14 : STD_LOGIC;
  signal u_PE_control_n_15 : STD_LOGIC;
  signal u_PE_control_n_16 : STD_LOGIC;
  signal u_PE_control_n_17 : STD_LOGIC;
  signal u_PE_control_n_18 : STD_LOGIC;
  signal u_PE_control_n_21 : STD_LOGIC;
  signal u_PE_control_n_25 : STD_LOGIC;
  signal u_PE_control_n_26 : STD_LOGIC;
  signal u_PE_control_n_27 : STD_LOGIC;
  signal u_PE_control_n_28 : STD_LOGIC;
  signal u_ifmap_fifo_n_0 : STD_LOGIC;
  signal u_ifmap_fifo_n_1 : STD_LOGIC;
  signal u_psum_in_fifo_n_0 : STD_LOGIC;
  signal u_psum_in_fifo_n_1 : STD_LOGIC;
  signal u_wght_fifo_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i___19\ : label is "soft_lutpair391";
begin
\i___11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500001115"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_11,
      I2 => state(2),
      I3 => state(1),
      I4 => \i___21_n_0\,
      I5 => inst_hs,
      O => \i___11_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => \i___14_n_0\
    );
\i___15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => u_PE_control_n_11,
      I1 => \i___19_n_0\,
      I2 => state(2),
      O => \i___15_n_0\
    );
\i___18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004505"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_28,
      I2 => u_PE_control_n_26,
      I3 => state(0),
      I4 => u_PE_control_n_21,
      I5 => u_PE_control_n_18,
      O => \i___18_n_0\
    );
\i___19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => state(3),
      I1 => u_PE_control_n_27,
      I2 => state(2),
      I3 => u_PE_control_n_11,
      O => \i___19_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444044405555"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => u_PE_control_n_21,
      I3 => u_PE_control_n_18,
      I4 => r_opcode(1),
      I5 => u_PE_control_n_25,
      O => \i___20_n_0\
    );
\i___21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D5FFFFFFFF"
    )
        port map (
      I0 => r_opcode(0),
      I1 => r_opcode(1),
      I2 => r_opcode(2),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \i___21_n_0\
    );
\i___24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_n_0\
    );
\i___24__0_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(5),
      I1 => counter_reg(4),
      O => \i___24__0_rep_n_0\
    );
\i___7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \i___7_n_0\
    );
\i___8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => u_ifmap_fifo_n_0,
      I1 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \i___8_n_0\
    );
\i___9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      I5 => u_ifmap_fifo_n_1,
      O => \ifmap_ready_PE2xbus_flatten[0]_31\(0)
    );
u_PE_control: entity work.design_1_eyeriss_top_0_0_PE_control_197
     port map (
      D(2) => \i___18_n_0\,
      D(1) => \i___19_n_0\,
      D(0) => \i___20_n_0\,
      E(0) => u_PE_control_n_0,
      Q(3 downto 0) => state(3 downto 0),
      S(0) => \i___24__0_rep_n_0\,
      SR(0) => SR(0),
      \counter_reg[0]_0\ => u_PE_control_n_18,
      \counter_reg[0]_1\(0) => \i___24__0_n_0\,
      \counter_reg[0]_2\ => \i___8_n_0\,
      \counter_reg[3]_0\ => \i___14_n_0\,
      \counter_reg[4]_0\ => u_PE_control_n_11,
      \counter_reg[5]_0\(5 downto 0) => counter_reg(5 downto 0),
      \counter_reg[7]_0\ => u_PE_control_n_21,
      \counter_reg[7]_1\ => \i___15_n_0\,
      \head_reg[4]\ => u_psum_in_fifo_n_0,
      \head_reg[8]\ => u_wght_fifo_n_1,
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][7]_9\ => \psum_in_valid_mux_select[0][7]_9\,
      \r_opcode_reg[2]_0\(2 downto 0) => r_opcode(2 downto 0),
      \r_opcode_reg[2]_1\ => u_PE_control_n_28,
      \r_opcode_reg[2]_2\(2 downto 0) => D(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[0]_1\ => u_PE_control_n_17,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_3\ => u_PE_control_n_25,
      \state_reg[0]_4\ => \i___11_n_0\,
      \state_reg[1]_0\(0) => u_PE_control_n_13,
      \state_reg[1]_1\(0) => u_PE_control_n_14,
      \state_reg[1]_2\ => u_PE_control_n_27,
      \state_reg[2]_0\ => u_PE_control_n_26,
      \state_reg[3]_0\ => u_PE_control_n_15,
      \state_reg[3]_1\ => u_PE_control_n_16,
      \state_reg[3]_2\(0) => inst_hs,
      \tail_reg[4]\ => u_psum_in_fifo_n_1,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
u_ifmap_fifo: entity work.design_1_eyeriss_top_0_0_fifo_198
     port map (
      E(0) => \i___7_n_0\,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_ifmap_fifo_n_0,
      \head_reg[4]_1\ => u_ifmap_fifo_n_1,
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_17
    );
u_psum_in_fifo: entity work.design_1_eyeriss_top_0_0_fifo_199
     port map (
      E(0) => u_PE_control_n_0,
      SR(0) => SR(0),
      \head_reg[4]_0\ => u_psum_in_fifo_n_0,
      \head_reg[4]_1\ => u_psum_in_fifo_n_1,
      \head_reg[4]_2\(0) => u_PE_control_n_13,
      s00_axi_aclk => s00_axi_aclk
    );
u_wght_fifo: entity work.\design_1_eyeriss_top_0_0_fifo__parameterized0_200\
     port map (
      E(0) => u_PE_control_n_14,
      SR(0) => SR(0),
      \head_reg[8]_0\ => u_wght_fifo_n_1,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\ => u_PE_control_n_15,
      \tail_reg[0]_1\ => u_PE_control_n_16,
      \tail_reg[8]_0\ => \tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_TOP_ctrl is
  port (
    \wght_valid_xbus2PE_flatten[0]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \psum_in_valid_xbus2PE_flatten[2]_29\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_valid_xbus2PE_flatten[2]_50\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    inst_valid_ctrl2arr : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    psum_in_valid_ctrl2arr : out STD_LOGIC;
    o_core_done : out STD_LOGIC;
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \psum_in_valid_mux_select[1][0]_51\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][1]_52\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][2]_53\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][3]_54\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][4]_55\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][5]_56\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][6]_57\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][7]_58\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][8]_59\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][9]_60\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][10]_61\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][11]_62\ : out STD_LOGIC;
    \psum_in_valid_mux_select[1][12]_63\ : out STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \tail_reg[0]_2\ : in STD_LOGIC;
    \tail_reg[0]_3\ : in STD_LOGIC;
    \tail_reg[0]_4\ : in STD_LOGIC;
    \tail_reg[0]_5\ : in STD_LOGIC;
    \tail_reg[0]_6\ : in STD_LOGIC;
    \tail_reg[0]_7\ : in STD_LOGIC;
    \tail_reg[0]_8\ : in STD_LOGIC;
    \tail_reg[0]_9\ : in STD_LOGIC;
    \tail_reg[0]_10\ : in STD_LOGIC;
    \tail_reg[0]_11\ : in STD_LOGIC;
    \tail_reg[0]_12\ : in STD_LOGIC;
    \tail_reg[0]_13\ : in STD_LOGIC;
    \tail_reg[0]_14\ : in STD_LOGIC;
    \tail_reg[0]_15\ : in STD_LOGIC;
    \tail_reg[0]_16\ : in STD_LOGIC;
    \tail_reg[0]_17\ : in STD_LOGIC;
    \tail_reg[0]_18\ : in STD_LOGIC;
    \tail_reg[0]_19\ : in STD_LOGIC;
    \tail_reg[0]_20\ : in STD_LOGIC;
    \tail_reg[0]_21\ : in STD_LOGIC;
    \tail_reg[0]_22\ : in STD_LOGIC;
    \tail_reg[0]_23\ : in STD_LOGIC;
    \tail_reg[0]_24\ : in STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LN_psum_ready[1][9]_40\ : in STD_LOGIC;
    \LN_psum_ready[1][7]_38\ : in STD_LOGIC;
    \LN_psum_ready[1][8]_39\ : in STD_LOGIC;
    \LN_psum_ready[1][5]_36\ : in STD_LOGIC;
    \LN_psum_ready[1][6]_37\ : in STD_LOGIC;
    \LN_psum_ready[1][11]_42\ : in STD_LOGIC;
    \LN_psum_ready[1][12]_43\ : in STD_LOGIC;
    \LN_psum_ready[1][10]_41\ : in STD_LOGIC;
    \LN_psum_ready[1][2]_33\ : in STD_LOGIC;
    \LN_psum_ready[1][1]_32\ : in STD_LOGIC;
    \LN_psum_ready[1][4]_35\ : in STD_LOGIC;
    \LN_psum_ready[1][3]_34\ : in STD_LOGIC;
    \LN_psum_ready[1][0]_30\ : in STD_LOGIC;
    \tail_reg[0]_25\ : in STD_LOGIC;
    \tail_reg[0]_26\ : in STD_LOGIC;
    \tail_reg[0]_27\ : in STD_LOGIC;
    \tail_reg[0]_28\ : in STD_LOGIC;
    \tail_reg[0]_29\ : in STD_LOGIC;
    \tail_reg[0]_30\ : in STD_LOGIC;
    \tail_reg[0]_31\ : in STD_LOGIC;
    \tail_reg[0]_32\ : in STD_LOGIC;
    \tail_reg[0]_33\ : in STD_LOGIC;
    \tail_reg[0]_34\ : in STD_LOGIC;
    \tail_reg[0]_35\ : in STD_LOGIC;
    \tail_reg[0]_36\ : in STD_LOGIC;
    \tail_reg[0]_37\ : in STD_LOGIC;
    wght_ready_xbus2ybus_flatten : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___12_i_1\ : in STD_LOGIC;
    \i___12_i_1_0\ : in STD_LOGIC;
    \i___12_i_1_1\ : in STD_LOGIC;
    \i___8_i_1\ : in STD_LOGIC;
    \i___8_i_1_0\ : in STD_LOGIC;
    \i___8_i_1_1\ : in STD_LOGIC;
    \i___8_i_1__12\ : in STD_LOGIC;
    \i___8_i_1__12_0\ : in STD_LOGIC;
    \i___8_i_1__12_1\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \ifmap_ready_PE2xbus_flatten[0]_31\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_ready_PE2xbus_flatten[1]_44\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_ready_PE2xbus_flatten[2]_46\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_ready_PE2xbus_flatten[2]_45\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \state_reg[3]_0\ : in STD_LOGIC;
    o_wght_packet4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    o_ifmap_packet4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___10_i_14_0\ : in STD_LOGIC;
    \i___8_i_14_0\ : in STD_LOGIC;
    \i___10_i_14_1\ : in STD_LOGIC;
    \i___8_i_14_1\ : in STD_LOGIC;
    i_core_start : in STD_LOGIC;
    \i___8_i_14_2\ : in STD_LOGIC;
    \i___8_i_14_3\ : in STD_LOGIC;
    \i___10_i_14_2\ : in STD_LOGIC;
    \i___10_i_14_3\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_9_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \LN_psum_valid[2][0]_15\ : in STD_LOGIC;
    \LN_psum_valid[2][1]_16\ : in STD_LOGIC;
    \LN_psum_valid[2][2]_17\ : in STD_LOGIC;
    \LN_psum_valid[2][3]_18\ : in STD_LOGIC;
    \LN_psum_valid[2][4]_19\ : in STD_LOGIC;
    \LN_psum_valid[2][5]_20\ : in STD_LOGIC;
    \LN_psum_valid[2][6]_21\ : in STD_LOGIC;
    \LN_psum_valid[2][7]_22\ : in STD_LOGIC;
    \LN_psum_valid[2][8]_23\ : in STD_LOGIC;
    \LN_psum_valid[2][9]_24\ : in STD_LOGIC;
    \LN_psum_valid[2][10]_25\ : in STD_LOGIC;
    \LN_psum_valid[2][11]_26\ : in STD_LOGIC;
    \LN_psum_valid[2][12]_27\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_TOP_ctrl : entity is "TOP_ctrl";
end design_1_eyeriss_top_0_0_TOP_ctrl;

architecture STRUCTURE of design_1_eyeriss_top_0_0_TOP_ctrl is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_5_n_0\ : STD_LOGIC;
  signal RSTD : STD_LOGIC;
  signal \acc_sel_sft_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal cnt_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^ctrl_psum_in_sel_lnorgin_ctrl2arr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___10_i_14_n_1\ : STD_LOGIC;
  signal \i___10_i_14_n_2\ : STD_LOGIC;
  signal \i___10_i_14_n_3\ : STD_LOGIC;
  signal \i___10_i_14_n_4\ : STD_LOGIC;
  signal \i___10_i_14_n_5\ : STD_LOGIC;
  signal \i___10_i_14_n_6\ : STD_LOGIC;
  signal \i___10_i_14_n_7\ : STD_LOGIC;
  signal \i___10_i_19_n_0\ : STD_LOGIC;
  signal \i___10_i_20_n_0\ : STD_LOGIC;
  signal \i___10_i_21_n_0\ : STD_LOGIC;
  signal \i___10_i_22_n_0\ : STD_LOGIC;
  signal \i___10_i_23_n_0\ : STD_LOGIC;
  signal \i___10_i_24_n_0\ : STD_LOGIC;
  signal \i___10_i_27_n_0\ : STD_LOGIC;
  signal \i___10_i_28_n_0\ : STD_LOGIC;
  signal \i___10_i_29_n_0\ : STD_LOGIC;
  signal \i___10_i_30_n_0\ : STD_LOGIC;
  signal \i___10_i_31_n_0\ : STD_LOGIC;
  signal \i___10_i_32_n_0\ : STD_LOGIC;
  signal \i___8_i_14_n_1\ : STD_LOGIC;
  signal \i___8_i_14_n_2\ : STD_LOGIC;
  signal \i___8_i_14_n_3\ : STD_LOGIC;
  signal \i___8_i_14_n_4\ : STD_LOGIC;
  signal \i___8_i_14_n_5\ : STD_LOGIC;
  signal \i___8_i_14_n_6\ : STD_LOGIC;
  signal \i___8_i_14_n_7\ : STD_LOGIC;
  signal \i___8_i_17_n_0\ : STD_LOGIC;
  signal \i___8_i_18_n_0\ : STD_LOGIC;
  signal \i___8_i_19_n_0\ : STD_LOGIC;
  signal \i___8_i_20_n_0\ : STD_LOGIC;
  signal \i___8_i_21_n_0\ : STD_LOGIC;
  signal \i___8_i_22_n_0\ : STD_LOGIC;
  signal \i___8_i_25_n_0\ : STD_LOGIC;
  signal \i___8_i_26_n_0\ : STD_LOGIC;
  signal \i___8_i_27_n_0\ : STD_LOGIC;
  signal \i___8_i_28_n_0\ : STD_LOGIC;
  signal \i___8_i_29_n_0\ : STD_LOGIC;
  signal \i___8_i_30_n_0\ : STD_LOGIC;
  signal ifmap_valid_ctrl2arr : STD_LOGIC;
  signal iter_cnt : STD_LOGIC;
  signal \iter_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \iter_cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \iter_cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal iter_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \iter_cnt_reg[6]_i_4_n_6\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_4_n_7\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_1\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_2\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_4\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_5\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_6\ : STD_LOGIC;
  signal \iter_cnt_reg[6]_i_5_n_7\ : STD_LOGIC;
  signal load : STD_LOGIC;
  signal n_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal o_ifmap_packet2 : STD_LOGIC;
  signal o_ifmap_packet20_in : STD_LOGIC;
  signal o_wght_packet2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^p_0_in__1\ : STD_LOGIC;
  signal pass_cnt : STD_LOGIC;
  signal \pass_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \pass_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \pass_cnt[9]_i_4_n_0\ : STD_LOGIC;
  signal \pass_cnt[9]_i_5_n_0\ : STD_LOGIC;
  signal \pass_cnt[9]_i_6_n_0\ : STD_LOGIC;
  signal \pass_cnt[9]_i_7_n_0\ : STD_LOGIC;
  signal pass_cnt_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__12_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal tar_cnt : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \tar_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \tar_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \tar_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \tar_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tar_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal u_wght_load_ctrl_n_39 : STD_LOGIC;
  signal wght_valid_ctrl2arr : STD_LOGIC;
  signal \NLW_i___10_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_i___8_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_iter_cnt_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_iter_cnt_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_iter_cnt_reg[6]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_12__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_2__12\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \acc_sel_sft_reg[0]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cnt[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cnt[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cnt[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cnt[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \cnt[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cnt[9]_i_1\ : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \i___10_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i___8_i_14\ : label is 11;
  attribute SOFT_HLUTNM of \i___8_i_15\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \iter_cnt[1]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \iter_cnt[2]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \iter_cnt[3]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \iter_cnt[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \iter_cnt[6]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \iter_cnt[6]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pass_cnt[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pass_cnt[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pass_cnt[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pass_cnt[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pass_cnt[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pass_cnt[5]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pass_cnt[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pass_cnt[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pass_cnt[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pass_cnt[9]_i_7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \r_opcode[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \r_opcode[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \r_opcode[2]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \r_opcode[2]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \slv_reg1[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \state[0]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \state[0]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \state[0]_i_7\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \state[1]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tar_cnt[10]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tar_cnt[10]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tar_cnt[9]_i_1\ : label is "soft_lutpair74";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) <= \^ctrl_psum_in_sel_lnorgin_ctrl2arr\(0);
  \p_0_in__1\ <= \^p_0_in__1\;
\FSM_onehot_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state[0]_i_5_n_0\,
      I1 => cnt_reg(5),
      I2 => cnt_reg(4),
      I3 => cnt_reg(7),
      I4 => cnt_reg(10),
      O => \FSM_onehot_state[0]_i_4_n_0\
    );
\FSM_onehot_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cnt_reg(3),
      I1 => cnt_reg(8),
      I2 => cnt_reg(9),
      I3 => cnt_reg(6),
      I4 => cnt_reg(2),
      O => \FSM_onehot_state[0]_i_5_n_0\
    );
\acc_sel_sft_reg[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => o_ifmap_packet2,
      O => psum_in_valid_ctrl2arr
    );
\acc_sel_sft_reg[0]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \acc_sel_sft_reg[0]_i_6_n_0\,
      O => \^ctrl_psum_in_sel_lnorgin_ctrl2arr\(0)
    );
\acc_sel_sft_reg[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \acc_sel_sft_reg[0]_i_6_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_reg(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \tar_cnt[10]_i_1_n_0\,
      O => RSTD
    );
\cnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => cnt_reg(9),
      I1 => \cnt[10]_i_3_n_0\,
      I2 => cnt_reg(6),
      I3 => cnt_reg(7),
      I4 => cnt_reg(8),
      I5 => cnt_reg(10),
      O => \cnt[10]_i_2_n_0\
    );
\cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cnt_reg(4),
      I1 => cnt_reg(3),
      I2 => cnt_reg(2),
      I3 => cnt_reg(0),
      I4 => cnt_reg(1),
      I5 => cnt_reg(5),
      O => \cnt[10]_i_3_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => cnt_reg(1),
      O => \cnt[1]_i_1_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_reg(1),
      I1 => cnt_reg(0),
      I2 => cnt_reg(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_reg(2),
      I1 => cnt_reg(0),
      I2 => cnt_reg(1),
      I3 => cnt_reg(3),
      O => \cnt[3]_i_1_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_reg(1),
      I1 => cnt_reg(0),
      I2 => cnt_reg(2),
      I3 => cnt_reg(3),
      I4 => cnt_reg(4),
      O => \cnt[4]_i_1_n_0\
    );
\cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_reg(4),
      I1 => cnt_reg(3),
      I2 => cnt_reg(2),
      I3 => cnt_reg(0),
      I4 => cnt_reg(1),
      I5 => cnt_reg(5),
      O => \cnt[5]_i_1_n_0\
    );
\cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => cnt_reg(5),
      I1 => \cnt[6]_i_2_n_0\,
      I2 => cnt_reg(2),
      I3 => cnt_reg(3),
      I4 => cnt_reg(4),
      I5 => cnt_reg(6),
      O => \cnt[6]_i_1_n_0\
    );
\cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => cnt_reg(1),
      O => \cnt[6]_i_2_n_0\
    );
\cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => cnt_reg(6),
      I1 => \cnt[10]_i_3_n_0\,
      I2 => cnt_reg(7),
      O => \cnt[7]_i_1_n_0\
    );
\cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \cnt[10]_i_3_n_0\,
      I1 => cnt_reg(6),
      I2 => cnt_reg(7),
      I3 => cnt_reg(8),
      O => \cnt[8]_i_1_n_0\
    );
\cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => cnt_reg(8),
      I1 => cnt_reg(7),
      I2 => cnt_reg(6),
      I3 => \cnt[10]_i_3_n_0\,
      I4 => cnt_reg(9),
      O => \cnt[9]_i_1_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[0]_i_1_n_0\,
      Q => cnt_reg(0),
      R => RSTD
    );
\cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[10]_i_2_n_0\,
      Q => cnt_reg(10),
      R => RSTD
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[1]_i_1_n_0\,
      Q => cnt_reg(1),
      R => RSTD
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[2]_i_1_n_0\,
      Q => cnt_reg(2),
      R => RSTD
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[3]_i_1_n_0\,
      Q => cnt_reg(3),
      R => RSTD
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[4]_i_1_n_0\,
      Q => cnt_reg(4),
      R => RSTD
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[5]_i_1_n_0\,
      Q => cnt_reg(5),
      R => RSTD
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[6]_i_1_n_0\,
      Q => cnt_reg(6),
      R => RSTD
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[7]_i_1_n_0\,
      Q => cnt_reg(7),
      R => RSTD
    );
\cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[8]_i_1_n_0\,
      Q => cnt_reg(8),
      R => RSTD
    );
\cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \cnt[9]_i_1_n_0\,
      Q => cnt_reg(9),
      R => RSTD
    );
\i___10_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => o_wght_packet2,
      CO(6) => \i___10_i_14_n_1\,
      CO(5) => \i___10_i_14_n_2\,
      CO(4) => \i___10_i_14_n_3\,
      CO(3) => \i___10_i_14_n_4\,
      CO(2) => \i___10_i_14_n_5\,
      CO(1) => \i___10_i_14_n_6\,
      CO(0) => \i___10_i_14_n_7\,
      DI(7 downto 6) => \i___10_i_9_0\(1 downto 0),
      DI(5) => \i___10_i_19_n_0\,
      DI(4) => \i___10_i_20_n_0\,
      DI(3) => \i___10_i_21_n_0\,
      DI(2) => \i___10_i_22_n_0\,
      DI(1) => \i___10_i_23_n_0\,
      DI(0) => \i___10_i_24_n_0\,
      O(7 downto 0) => \NLW_i___10_i_14_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \i___10_i_9_1\(1 downto 0),
      S(5) => \i___10_i_27_n_0\,
      S(4) => \i___10_i_28_n_0\,
      S(3) => \i___10_i_29_n_0\,
      S(2) => \i___10_i_30_n_0\,
      S(1) => \i___10_i_31_n_0\,
      S(0) => \i___10_i_32_n_0\
    );
\i___10_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DDC"
    )
        port map (
      I0 => cnt_reg(10),
      I1 => o_wght_packet4(11),
      I2 => o_wght_packet4(10),
      I3 => \i___10_i_14_3\,
      O => \i___10_i_19_n_0\
    );
\i___10_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D3DD4544"
    )
        port map (
      I0 => cnt_reg(9),
      I1 => o_wght_packet4(8),
      I2 => \i___10_i_14_1\,
      I3 => o_wght_packet4(7),
      I4 => o_wght_packet4(9),
      I5 => cnt_reg(8),
      O => \i___10_i_20_n_0\
    );
\i___10_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => cnt_reg(6),
      I1 => cnt_reg(7),
      I2 => \i___10_i_14_2\,
      I3 => o_wght_packet4(6),
      I4 => o_wght_packet4(7),
      O => \i___10_i_21_n_0\
    );
\i___10_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5104D345"
    )
        port map (
      I0 => cnt_reg(5),
      I1 => o_wght_packet4(4),
      I2 => \i___10_i_14_0\,
      I3 => o_wght_packet4(5),
      I4 => cnt_reg(4),
      O => \i___10_i_22_n_0\
    );
\i___10_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => cnt_reg(2),
      I1 => cnt_reg(3),
      I2 => o_wght_packet4(1),
      I3 => o_wght_packet4(2),
      I4 => o_wght_packet4(3),
      O => \i___10_i_23_n_0\
    );
\i___10_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045D"
    )
        port map (
      I0 => o_wght_packet4(1),
      I1 => o_wght_packet4(0),
      I2 => cnt_reg(0),
      I3 => cnt_reg(1),
      O => \i___10_i_24_n_0\
    );
\i___10_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0681"
    )
        port map (
      I0 => \i___10_i_14_3\,
      I1 => o_wght_packet4(10),
      I2 => o_wght_packet4(11),
      I3 => cnt_reg(10),
      O => \i___10_i_27_n_0\
    );
\i___10_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A208510404A20851"
    )
        port map (
      I0 => o_wght_packet4(9),
      I1 => o_wght_packet4(7),
      I2 => \i___10_i_14_1\,
      I3 => o_wght_packet4(8),
      I4 => cnt_reg(9),
      I5 => cnt_reg(8),
      O => \i___10_i_28_n_0\
    );
\i___10_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => cnt_reg(7),
      I1 => o_wght_packet4(7),
      I2 => o_wght_packet4(6),
      I3 => \i___10_i_14_2\,
      I4 => cnt_reg(6),
      O => \i___10_i_29_n_0\
    );
\i___10_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"94020294"
    )
        port map (
      I0 => o_wght_packet4(4),
      I1 => \i___10_i_14_0\,
      I2 => cnt_reg(4),
      I3 => o_wght_packet4(5),
      I4 => cnt_reg(5),
      O => \i___10_i_30_n_0\
    );
\i___10_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => cnt_reg(3),
      I1 => o_wght_packet4(3),
      I2 => o_wght_packet4(2),
      I3 => o_wght_packet4(1),
      I4 => cnt_reg(2),
      O => \i___10_i_31_n_0\
    );
\i___10_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4182"
    )
        port map (
      I0 => o_wght_packet4(1),
      I1 => o_wght_packet4(0),
      I2 => cnt_reg(0),
      I3 => cnt_reg(1),
      O => \i___10_i_32_n_0\
    );
\i___10_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => o_wght_packet2,
      I5 => o_ifmap_packet2,
      O => wght_valid_ctrl2arr
    );
\i___8_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => o_ifmap_packet20_in,
      CO(6) => \i___8_i_14_n_1\,
      CO(5) => \i___8_i_14_n_2\,
      CO(4) => \i___8_i_14_n_3\,
      CO(3) => \i___8_i_14_n_4\,
      CO(2) => \i___8_i_14_n_5\,
      CO(1) => \i___8_i_14_n_6\,
      CO(0) => \i___8_i_14_n_7\,
      DI(7) => '1',
      DI(6) => DI(0),
      DI(5) => \i___8_i_17_n_0\,
      DI(4) => \i___8_i_18_n_0\,
      DI(3) => \i___8_i_19_n_0\,
      DI(2) => \i___8_i_20_n_0\,
      DI(1) => \i___8_i_21_n_0\,
      DI(0) => \i___8_i_22_n_0\,
      O(7 downto 0) => \NLW_i___8_i_14_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => S(1 downto 0),
      S(5) => \i___8_i_25_n_0\,
      S(4) => \i___8_i_26_n_0\,
      S(3) => \i___8_i_27_n_0\,
      S(2) => \i___8_i_28_n_0\,
      S(1) => \i___8_i_29_n_0\,
      S(0) => \i___8_i_30_n_0\
    );
\i___8_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state[0]_i_4_n_0\,
      I1 => cnt_reg(1),
      I2 => cnt_reg(0),
      O => o_ifmap_packet2
    );
\i___8_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DDC"
    )
        port map (
      I0 => cnt_reg(10),
      I1 => o_ifmap_packet4(11),
      I2 => o_ifmap_packet4(10),
      I3 => \i___8_i_14_3\,
      O => \i___8_i_17_n_0\
    );
\i___8_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D3DD4544"
    )
        port map (
      I0 => cnt_reg(9),
      I1 => o_ifmap_packet4(8),
      I2 => \i___8_i_14_1\,
      I3 => o_ifmap_packet4(7),
      I4 => o_ifmap_packet4(9),
      I5 => cnt_reg(8),
      O => \i___8_i_18_n_0\
    );
\i___8_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => cnt_reg(6),
      I1 => cnt_reg(7),
      I2 => \i___8_i_14_2\,
      I3 => o_ifmap_packet4(6),
      I4 => o_ifmap_packet4(7),
      O => \i___8_i_19_n_0\
    );
\i___8_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5104D345"
    )
        port map (
      I0 => cnt_reg(5),
      I1 => o_ifmap_packet4(4),
      I2 => \i___8_i_14_0\,
      I3 => o_ifmap_packet4(5),
      I4 => cnt_reg(4),
      O => \i___8_i_20_n_0\
    );
\i___8_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => cnt_reg(2),
      I1 => cnt_reg(3),
      I2 => o_ifmap_packet4(1),
      I3 => o_ifmap_packet4(2),
      I4 => o_ifmap_packet4(3),
      O => \i___8_i_21_n_0\
    );
\i___8_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045D"
    )
        port map (
      I0 => o_ifmap_packet4(1),
      I1 => o_ifmap_packet4(0),
      I2 => cnt_reg(0),
      I3 => cnt_reg(1),
      O => \i___8_i_22_n_0\
    );
\i___8_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0681"
    )
        port map (
      I0 => \i___8_i_14_3\,
      I1 => o_ifmap_packet4(10),
      I2 => o_ifmap_packet4(11),
      I3 => cnt_reg(10),
      O => \i___8_i_25_n_0\
    );
\i___8_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A208510404A20851"
    )
        port map (
      I0 => o_ifmap_packet4(9),
      I1 => o_ifmap_packet4(7),
      I2 => \i___8_i_14_1\,
      I3 => o_ifmap_packet4(8),
      I4 => cnt_reg(9),
      I5 => cnt_reg(8),
      O => \i___8_i_26_n_0\
    );
\i___8_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => cnt_reg(7),
      I1 => o_ifmap_packet4(7),
      I2 => o_ifmap_packet4(6),
      I3 => \i___8_i_14_2\,
      I4 => cnt_reg(6),
      O => \i___8_i_27_n_0\
    );
\i___8_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"94020294"
    )
        port map (
      I0 => o_ifmap_packet4(4),
      I1 => \i___8_i_14_0\,
      I2 => cnt_reg(4),
      I3 => o_ifmap_packet4(5),
      I4 => cnt_reg(5),
      O => \i___8_i_28_n_0\
    );
\i___8_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09906009"
    )
        port map (
      I0 => cnt_reg(3),
      I1 => o_ifmap_packet4(3),
      I2 => o_ifmap_packet4(2),
      I3 => o_ifmap_packet4(1),
      I4 => cnt_reg(2),
      O => \i___8_i_29_n_0\
    );
\i___8_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4182"
    )
        port map (
      I0 => o_ifmap_packet4(1),
      I1 => o_ifmap_packet4(0),
      I2 => cnt_reg(0),
      I3 => cnt_reg(1),
      O => \i___8_i_30_n_0\
    );
\i___8_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => o_ifmap_packet20_in,
      I5 => o_ifmap_packet2,
      O => ifmap_valid_ctrl2arr
    );
\iter_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => load,
      I1 => iter_cnt_reg(0),
      O => p_0_in(0)
    );
\iter_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => load,
      I1 => iter_cnt_reg(0),
      I2 => iter_cnt_reg(1),
      O => p_0_in(1)
    );
\iter_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => iter_cnt_reg(1),
      I1 => iter_cnt_reg(0),
      I2 => load,
      I3 => iter_cnt_reg(2),
      O => p_0_in(2)
    );
\iter_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => iter_cnt_reg(2),
      I1 => iter_cnt_reg(0),
      I2 => iter_cnt_reg(1),
      I3 => load,
      I4 => iter_cnt_reg(3),
      O => p_0_in(3)
    );
\iter_cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => iter_cnt_reg(1),
      I1 => iter_cnt_reg(0),
      I2 => iter_cnt_reg(2),
      I3 => iter_cnt_reg(3),
      I4 => load,
      I5 => iter_cnt_reg(4),
      O => p_0_in(4)
    );
\iter_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \iter_cnt[6]_i_3_n_0\,
      I1 => load,
      I2 => iter_cnt_reg(5),
      O => p_0_in(5)
    );
\iter_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => n_state(1),
      I1 => n_state(3),
      I2 => n_state(0),
      I3 => n_state(2),
      I4 => \tar_cnt[10]_i_1_n_0\,
      O => iter_cnt
    );
\iter_cnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \iter_cnt[6]_i_3_n_0\,
      I1 => iter_cnt_reg(5),
      I2 => load,
      I3 => iter_cnt_reg(6),
      O => p_0_in(6)
    );
\iter_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => iter_cnt_reg(4),
      I1 => iter_cnt_reg(3),
      I2 => iter_cnt_reg(2),
      I3 => iter_cnt_reg(0),
      I4 => iter_cnt_reg(1),
      O => \iter_cnt[6]_i_3_n_0\
    );
\iter_cnt[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iter_cnt_reg(3),
      I1 => iter_cnt_reg(4),
      I2 => iter_cnt_reg(5),
      O => \iter_cnt[6]_i_6_n_0\
    );
\iter_cnt[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iter_cnt_reg(0),
      I1 => iter_cnt_reg(1),
      I2 => iter_cnt_reg(2),
      O => \iter_cnt[6]_i_7_n_0\
    );
\iter_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(0),
      Q => iter_cnt_reg(0),
      R => SR(0)
    );
\iter_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(1),
      Q => iter_cnt_reg(1),
      R => SR(0)
    );
\iter_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(2),
      Q => iter_cnt_reg(2),
      R => SR(0)
    );
\iter_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(3),
      Q => iter_cnt_reg(3),
      R => SR(0)
    );
\iter_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(4),
      Q => iter_cnt_reg(4),
      R => SR(0)
    );
\iter_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(5),
      Q => iter_cnt_reg(5),
      R => SR(0)
    );
\iter_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => iter_cnt,
      D => p_0_in(6),
      Q => iter_cnt_reg(6),
      R => SR(0)
    );
\iter_cnt_reg[6]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \iter_cnt_reg[6]_i_5_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_iter_cnt_reg[6]_i_4_CO_UNCONNECTED\(7 downto 3),
      CO(2) => load,
      CO(1) => \iter_cnt_reg[6]_i_4_n_6\,
      CO(0) => \iter_cnt_reg[6]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_iter_cnt_reg[6]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000000"
    );
\iter_cnt_reg[6]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \iter_cnt_reg[6]_i_5_n_0\,
      CO(6) => \iter_cnt_reg[6]_i_5_n_1\,
      CO(5) => \iter_cnt_reg[6]_i_5_n_2\,
      CO(4) => \iter_cnt_reg[6]_i_5_n_3\,
      CO(3) => \iter_cnt_reg[6]_i_5_n_4\,
      CO(2) => \iter_cnt_reg[6]_i_5_n_5\,
      CO(1) => \iter_cnt_reg[6]_i_5_n_6\,
      CO(0) => \iter_cnt_reg[6]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_iter_cnt_reg[6]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => \iter_cnt[6]_i_6_n_0\,
      S(0) => \iter_cnt[6]_i_7_n_0\
    );
\pass_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pass_cnt[9]_i_4_n_0\,
      I1 => pass_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\pass_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \pass_cnt[9]_i_4_n_0\,
      I1 => pass_cnt_reg(0),
      I2 => pass_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\pass_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \pass_cnt[9]_i_4_n_0\,
      I1 => pass_cnt_reg(0),
      I2 => pass_cnt_reg(1),
      I3 => pass_cnt_reg(2),
      O => \p_0_in__0\(2)
    );
\pass_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \pass_cnt[9]_i_4_n_0\,
      I1 => pass_cnt_reg(1),
      I2 => pass_cnt_reg(0),
      I3 => pass_cnt_reg(2),
      I4 => pass_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\pass_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \pass_cnt[9]_i_4_n_0\,
      I1 => pass_cnt_reg(3),
      I2 => pass_cnt_reg(2),
      I3 => pass_cnt_reg(0),
      I4 => pass_cnt_reg(1),
      I5 => pass_cnt_reg(4),
      O => \p_0_in__0\(4)
    );
\pass_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \pass_cnt[5]_i_2_n_0\,
      I1 => \pass_cnt[9]_i_4_n_0\,
      I2 => pass_cnt_reg(5),
      O => \p_0_in__0\(5)
    );
\pass_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pass_cnt_reg(4),
      I1 => pass_cnt_reg(3),
      I2 => pass_cnt_reg(2),
      I3 => pass_cnt_reg(0),
      I4 => pass_cnt_reg(1),
      O => \pass_cnt[5]_i_2_n_0\
    );
\pass_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \pass_cnt[9]_i_3_n_0\,
      I1 => \pass_cnt[9]_i_4_n_0\,
      I2 => pass_cnt_reg(6),
      O => \p_0_in__0\(6)
    );
\pass_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => pass_cnt_reg(6),
      I1 => \pass_cnt[9]_i_3_n_0\,
      I2 => \pass_cnt[9]_i_4_n_0\,
      I3 => pass_cnt_reg(7),
      O => \p_0_in__0\(7)
    );
\pass_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF0040"
    )
        port map (
      I0 => \pass_cnt[9]_i_3_n_0\,
      I1 => pass_cnt_reg(6),
      I2 => pass_cnt_reg(7),
      I3 => \pass_cnt[9]_i_4_n_0\,
      I4 => pass_cnt_reg(8),
      O => \p_0_in__0\(8)
    );
\pass_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => n_state(1),
      I1 => n_state(3),
      I2 => n_state(0),
      I3 => n_state(2),
      I4 => load,
      I5 => \tar_cnt[10]_i_1_n_0\,
      O => pass_cnt
    );
\pass_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000800"
    )
        port map (
      I0 => pass_cnt_reg(7),
      I1 => pass_cnt_reg(6),
      I2 => \pass_cnt[9]_i_3_n_0\,
      I3 => pass_cnt_reg(8),
      I4 => \pass_cnt[9]_i_4_n_0\,
      I5 => pass_cnt_reg(9),
      O => \p_0_in__0\(9)
    );
\pass_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pass_cnt_reg(1),
      I1 => pass_cnt_reg(0),
      I2 => pass_cnt_reg(2),
      I3 => pass_cnt_reg(3),
      I4 => pass_cnt_reg(4),
      I5 => pass_cnt_reg(5),
      O => \pass_cnt[9]_i_3_n_0\
    );
\pass_cnt[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => pass_cnt_reg(6),
      I1 => pass_cnt_reg(5),
      I2 => pass_cnt_reg(4),
      I3 => \pass_cnt[9]_i_5_n_0\,
      I4 => \pass_cnt[9]_i_6_n_0\,
      I5 => \pass_cnt[9]_i_7_n_0\,
      O => \pass_cnt[9]_i_4_n_0\
    );
\pass_cnt[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pass_cnt_reg(3),
      I1 => pass_cnt_reg(8),
      I2 => pass_cnt_reg(7),
      O => \pass_cnt[9]_i_5_n_0\
    );
\pass_cnt[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pass_cnt_reg(0),
      I1 => pass_cnt_reg(9),
      O => \pass_cnt[9]_i_6_n_0\
    );
\pass_cnt[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pass_cnt_reg(2),
      I1 => pass_cnt_reg(1),
      O => \pass_cnt[9]_i_7_n_0\
    );
\pass_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(0),
      Q => pass_cnt_reg(0),
      R => SR(0)
    );
\pass_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(1),
      Q => pass_cnt_reg(1),
      R => SR(0)
    );
\pass_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(2),
      Q => pass_cnt_reg(2),
      R => SR(0)
    );
\pass_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(3),
      Q => pass_cnt_reg(3),
      R => SR(0)
    );
\pass_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(4),
      Q => pass_cnt_reg(4),
      R => SR(0)
    );
\pass_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(5),
      Q => pass_cnt_reg(5),
      R => SR(0)
    );
\pass_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(6),
      Q => pass_cnt_reg(6),
      R => SR(0)
    );
\pass_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(7),
      Q => pass_cnt_reg(7),
      R => SR(0)
    );
\pass_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(8),
      Q => pass_cnt_reg(8),
      R => SR(0)
    );
\pass_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pass_cnt,
      D => \p_0_in__0\(9),
      Q => pass_cnt_reg(9),
      R => SR(0)
    );
\r_opcode[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0034"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      O => \^d\(0)
    );
\r_opcode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      O => \^d\(1)
    );
\r_opcode[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \^d\(2)
    );
\r_opcode[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C040440"
    )
        port map (
      I0 => state(1),
      I1 => \^p_0_in__1\,
      I2 => state(3),
      I3 => state(2),
      I4 => state(0),
      O => inst_valid_ctrl2arr
    );
\slv_reg1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      O => o_core_done
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \state[0]_i_2__0_n_0\,
      I1 => \state[0]_i_3_n_0\,
      I2 => \state[0]_i_4_n_0\,
      I3 => state(2),
      I4 => \state[0]_i_5_n_0\,
      I5 => \state_reg[3]_0\,
      O => n_state(0)
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040044"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(3),
      I3 => \state[2]_i_2__12_n_0\,
      I4 => state(1),
      I5 => \state[0]_i_6_n_0\,
      O => \state[0]_i_2__0_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A28A808080"
    )
        port map (
      I0 => \acc_sel_sft_reg[0]_i_6_n_0\,
      I1 => \state_reg[3]_0\,
      I2 => state(0),
      I3 => state(1),
      I4 => \state[2]_i_2__12_n_0\,
      I5 => \state[0]_i_7_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020200000F000"
    )
        port map (
      I0 => \state[2]_i_2__12_n_0\,
      I1 => \pass_cnt[9]_i_4_n_0\,
      I2 => \state[0]_i_8_n_0\,
      I3 => i_core_start,
      I4 => state(0),
      I5 => state(1),
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \state[0]_i_9_n_0\,
      I1 => iter_cnt_reg(0),
      I2 => iter_cnt_reg(2),
      I3 => iter_cnt_reg(1),
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => iter_cnt_reg(3),
      I1 => iter_cnt_reg(4),
      I2 => iter_cnt_reg(5),
      I3 => iter_cnt_reg(6),
      I4 => state(0),
      I5 => state(1),
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F08"
    )
        port map (
      I0 => \^d\(1),
      I1 => \state[1]_i_2_n_0\,
      I2 => \state_reg[3]_0\,
      I3 => u_wght_load_ctrl_n_39,
      I4 => \state[1]_i_3_n_0\,
      I5 => \state[1]_i_4_n_0\,
      O => n_state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => iter_cnt_reg(0),
      I1 => iter_cnt_reg(5),
      I2 => \state[1]_i_5_n_0\,
      I3 => iter_cnt_reg(3),
      I4 => iter_cnt_reg(6),
      I5 => iter_cnt_reg(4),
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010F0000"
    )
        port map (
      I0 => \state[2]_i_2__12_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000008888"
    )
        port map (
      I0 => state(0),
      I1 => \state[2]_i_2__12_n_0\,
      I2 => \state_reg[3]_0\,
      I3 => state(3),
      I4 => state(2),
      I5 => state(1),
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => iter_cnt_reg(2),
      I1 => iter_cnt_reg(1),
      O => \state[1]_i_5_n_0\
    );
\state[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ACF00000F0F0"
    )
        port map (
      I0 => \state_reg[3]_0\,
      I1 => \state[2]_i_2__12_n_0\,
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => state(0),
      O => n_state(2)
    );
\state[2]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => cnt_reg(10),
      I1 => \tar_cnt_reg_n_0_[10]\,
      I2 => cnt_reg(9),
      I3 => \tar_cnt_reg_n_0_[9]\,
      I4 => \state[2]_i_3_n_0\,
      I5 => \state[2]_i_4_n_0\,
      O => \state[2]_i_2__12_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \tar_cnt_reg_n_0_[9]\,
      I1 => cnt_reg(6),
      I2 => \tar_cnt_reg_n_0_[9]\,
      I3 => cnt_reg(7),
      I4 => cnt_reg(8),
      I5 => \tar_cnt_reg_n_0_[9]\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \state[2]_i_5_n_0\,
      I1 => cnt_reg(1),
      I2 => \tar_cnt_reg_n_0_[1]\,
      I3 => cnt_reg(0),
      I4 => \tar_cnt_reg_n_0_[10]\,
      I5 => \state[2]_i_6_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => cnt_reg(4),
      I1 => \tar_cnt_reg_n_0_[9]\,
      I2 => cnt_reg(3),
      I3 => \tar_cnt_reg_n_0_[9]\,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => cnt_reg(5),
      I1 => \tar_cnt_reg_n_0_[9]\,
      I2 => cnt_reg(2),
      I3 => \tar_cnt_reg_n_0_[9]\,
      O => \state[2]_i_6_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => \state_reg[3]_0\,
      I4 => state(2),
      I5 => state(3),
      O => n_state(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000023000300230"
    )
        port map (
      I0 => \pass_cnt[9]_i_4_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      I5 => \state[2]_i_2__12_n_0\,
      O => \state[3]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(0),
      Q => state(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(1),
      Q => state(1),
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(2),
      Q => state(2),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => n_state(3),
      Q => state(3),
      R => SR(0)
    );
\tar_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => n_state(0),
      I1 => state(0),
      I2 => n_state(1),
      I3 => state(1),
      I4 => \tar_cnt[10]_i_3_n_0\,
      O => \tar_cnt[10]_i_1_n_0\
    );
\tar_cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3414"
    )
        port map (
      I0 => n_state(1),
      I1 => n_state(3),
      I2 => n_state(2),
      I3 => n_state(0),
      O => tar_cnt(10)
    );
\tar_cnt[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => state(2),
      I1 => n_state(2),
      I2 => state(3),
      I3 => n_state(3),
      O => \tar_cnt[10]_i_3_n_0\
    );
\tar_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F32"
    )
        port map (
      I0 => n_state(0),
      I1 => n_state(1),
      I2 => n_state(3),
      I3 => n_state(2),
      O => tar_cnt(1)
    );
\tar_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3414"
    )
        port map (
      I0 => n_state(1),
      I1 => n_state(3),
      I2 => n_state(2),
      I3 => n_state(0),
      O => tar_cnt(9)
    );
\tar_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tar_cnt[10]_i_1_n_0\,
      D => tar_cnt(10),
      Q => \tar_cnt_reg_n_0_[10]\,
      R => SR(0)
    );
\tar_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tar_cnt[10]_i_1_n_0\,
      D => tar_cnt(1),
      Q => \tar_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\tar_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tar_cnt[10]_i_1_n_0\,
      D => tar_cnt(9),
      Q => \tar_cnt_reg_n_0_[9]\,
      R => SR(0)
    );
u_ifmap_load_ctrl: entity work.design_1_eyeriss_top_0_0_ifmap_load_ctrl
     port map (
      Q(3 downto 0) => state(3 downto 0),
      SR(0) => SR(0),
      \i___12_i_1_0\ => \i___12_i_1\,
      \i___12_i_1_1\ => \i___12_i_1_0\,
      \i___12_i_1_2\ => \i___12_i_1_1\,
      \i___8_i_1_0\ => \i___8_i_1\,
      \i___8_i_1_1\ => \i___8_i_1_0\,
      \i___8_i_1_2\ => \i___8_i_1_1\,
      \i___8_i_1__12_0\ => \i___8_i_1__12\,
      \i___8_i_1__12_1\ => \i___8_i_1__12_0\,
      \i___8_i_1__12_2\ => \i___8_i_1__12_1\,
      \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0) => \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0) => \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0),
      ifmap_valid_ctrl2arr => ifmap_valid_ctrl2arr,
      \ifmap_valid_xbus2PE_flatten[0]_47\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[0]_47\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[1]_1\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[2]_49\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[2]_49\(12 downto 0),
      \n_state_reg[0]_i_1_0\ => \^p_0_in__1\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \tail_reg[0]\ => \tail_reg[0]_12\,
      \tail_reg[0]_0\ => \tail_reg[0]_13\,
      \tail_reg[0]_1\ => \tail_reg[0]_14\,
      \tail_reg[0]_10\ => \tail_reg[0]_23\,
      \tail_reg[0]_11\ => \tail_reg[0]_24\,
      \tail_reg[0]_2\ => \tail_reg[0]_15\,
      \tail_reg[0]_3\ => \tail_reg[0]_16\,
      \tail_reg[0]_4\ => \tail_reg[0]_17\,
      \tail_reg[0]_5\ => \tail_reg[0]_18\,
      \tail_reg[0]_6\ => \tail_reg[0]_19\,
      \tail_reg[0]_7\ => \tail_reg[0]_20\,
      \tail_reg[0]_8\ => \tail_reg[0]_21\,
      \tail_reg[0]_9\ => \tail_reg[0]_22\
    );
u_psum_load_ctrl: entity work.design_1_eyeriss_top_0_0_psum_load_ctrl
     port map (
      \LN_psum_ready[1][0]_30\ => \LN_psum_ready[1][0]_30\,
      \LN_psum_ready[1][10]_41\ => \LN_psum_ready[1][10]_41\,
      \LN_psum_ready[1][11]_42\ => \LN_psum_ready[1][11]_42\,
      \LN_psum_ready[1][12]_43\ => \LN_psum_ready[1][12]_43\,
      \LN_psum_ready[1][1]_32\ => \LN_psum_ready[1][1]_32\,
      \LN_psum_ready[1][2]_33\ => \LN_psum_ready[1][2]_33\,
      \LN_psum_ready[1][3]_34\ => \LN_psum_ready[1][3]_34\,
      \LN_psum_ready[1][4]_35\ => \LN_psum_ready[1][4]_35\,
      \LN_psum_ready[1][5]_36\ => \LN_psum_ready[1][5]_36\,
      \LN_psum_ready[1][6]_37\ => \LN_psum_ready[1][6]_37\,
      \LN_psum_ready[1][7]_38\ => \LN_psum_ready[1][7]_38\,
      \LN_psum_ready[1][8]_39\ => \LN_psum_ready[1][8]_39\,
      \LN_psum_ready[1][9]_40\ => \LN_psum_ready[1][9]_40\,
      \LN_psum_valid[2][0]_15\ => \LN_psum_valid[2][0]_15\,
      \LN_psum_valid[2][10]_25\ => \LN_psum_valid[2][10]_25\,
      \LN_psum_valid[2][11]_26\ => \LN_psum_valid[2][11]_26\,
      \LN_psum_valid[2][12]_27\ => \LN_psum_valid[2][12]_27\,
      \LN_psum_valid[2][1]_16\ => \LN_psum_valid[2][1]_16\,
      \LN_psum_valid[2][2]_17\ => \LN_psum_valid[2][2]_17\,
      \LN_psum_valid[2][3]_18\ => \LN_psum_valid[2][3]_18\,
      \LN_psum_valid[2][4]_19\ => \LN_psum_valid[2][4]_19\,
      \LN_psum_valid[2][5]_20\ => \LN_psum_valid[2][5]_20\,
      \LN_psum_valid[2][6]_21\ => \LN_psum_valid[2][6]_21\,
      \LN_psum_valid[2][7]_22\ => \LN_psum_valid[2][7]_22\,
      \LN_psum_valid[2][8]_23\ => \LN_psum_valid[2][8]_23\,
      \LN_psum_valid[2][9]_24\ => \LN_psum_valid[2][9]_24\,
      Q(3 downto 0) => state(3 downto 0),
      SR(0) => SR(0),
      \psum_in_valid_mux_select[1][0]_51\ => \psum_in_valid_mux_select[1][0]_51\,
      \psum_in_valid_mux_select[1][10]_61\ => \psum_in_valid_mux_select[1][10]_61\,
      \psum_in_valid_mux_select[1][11]_62\ => \psum_in_valid_mux_select[1][11]_62\,
      \psum_in_valid_mux_select[1][12]_63\ => \psum_in_valid_mux_select[1][12]_63\,
      \psum_in_valid_mux_select[1][1]_52\ => \psum_in_valid_mux_select[1][1]_52\,
      \psum_in_valid_mux_select[1][2]_53\ => \psum_in_valid_mux_select[1][2]_53\,
      \psum_in_valid_mux_select[1][3]_54\ => \psum_in_valid_mux_select[1][3]_54\,
      \psum_in_valid_mux_select[1][4]_55\ => \psum_in_valid_mux_select[1][4]_55\,
      \psum_in_valid_mux_select[1][5]_56\ => \psum_in_valid_mux_select[1][5]_56\,
      \psum_in_valid_mux_select[1][6]_57\ => \psum_in_valid_mux_select[1][6]_57\,
      \psum_in_valid_mux_select[1][7]_58\ => \psum_in_valid_mux_select[1][7]_58\,
      \psum_in_valid_mux_select[1][8]_59\ => \psum_in_valid_mux_select[1][8]_59\,
      \psum_in_valid_mux_select[1][9]_60\ => \psum_in_valid_mux_select[1][9]_60\,
      \psum_in_valid_xbus2PE_flatten[2]_29\(12 downto 0) => \psum_in_valid_xbus2PE_flatten[2]_29\(12 downto 0),
      psum_in_valid_ybus2xbus_flatten(1 downto 0) => psum_in_valid_ybus2xbus_flatten(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \state_reg[0]_0\ => \^p_0_in__1\,
      \tail_reg[0]\ => \tail_reg[0]_25\,
      \tail_reg[0]_0\ => \tail_reg[0]_26\,
      \tail_reg[0]_1\ => \tail_reg[0]_27\,
      \tail_reg[0]_10\ => \tail_reg[0]_36\,
      \tail_reg[0]_11\ => \tail_reg[0]_37\,
      \tail_reg[0]_12\ => \^ctrl_psum_in_sel_lnorgin_ctrl2arr\(0),
      \tail_reg[0]_2\ => \tail_reg[0]_28\,
      \tail_reg[0]_3\ => \tail_reg[0]_29\,
      \tail_reg[0]_4\ => \tail_reg[0]_30\,
      \tail_reg[0]_5\ => \tail_reg[0]_31\,
      \tail_reg[0]_6\ => \tail_reg[0]_32\,
      \tail_reg[0]_7\ => \tail_reg[0]_33\,
      \tail_reg[0]_8\ => \tail_reg[0]_34\,
      \tail_reg[0]_9\ => \tail_reg[0]_35\
    );
u_wght_load_ctrl: entity work.design_1_eyeriss_top_0_0_wght_load_ctrl
     port map (
      \FSM_onehot_state_reg[0]_0\(1 downto 0) => cnt_reg(1 downto 0),
      \FSM_onehot_state_reg[0]_1\ => \FSM_onehot_state[0]_i_4_n_0\,
      Q(3 downto 0) => state(3 downto 0),
      SR(0) => SR(0),
      \cnt_reg[1]\ => \^p_0_in__1\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \state_reg[3]\ => u_wght_load_ctrl_n_39,
      \tail_reg[0]\ => \tail_reg[0]\,
      \tail_reg[0]_0\ => \tail_reg[0]_0\,
      \tail_reg[0]_1\ => \tail_reg[0]_1\,
      \tail_reg[0]_10\ => \tail_reg[0]_10\,
      \tail_reg[0]_11\ => \tail_reg[0]_11\,
      \tail_reg[0]_2\ => \tail_reg[0]_2\,
      \tail_reg[0]_3\ => \tail_reg[0]_3\,
      \tail_reg[0]_4\ => \tail_reg[0]_4\,
      \tail_reg[0]_5\ => \tail_reg[0]_5\,
      \tail_reg[0]_6\ => \tail_reg[0]_6\,
      \tail_reg[0]_7\ => \tail_reg[0]_7\,
      \tail_reg[0]_8\ => \tail_reg[0]_8\,
      \tail_reg[0]_9\ => \tail_reg[0]_9\,
      \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0) => \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0),
      \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0) => \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0),
      wght_ready_xbus2ybus_flatten(2 downto 0) => wght_ready_xbus2ybus_flatten(2 downto 0),
      wght_valid_ctrl2arr => wght_valid_ctrl2arr,
      \wght_valid_xbus2PE_flatten[0]_0\(12 downto 0) => \wght_valid_xbus2PE_flatten[0]_0\(12 downto 0),
      \wght_valid_xbus2PE_flatten[1]_48\(12 downto 0) => \wght_valid_xbus2PE_flatten[1]_48\(12 downto 0),
      \wght_valid_xbus2PE_flatten[2]_50\(12 downto 0) => \wght_valid_xbus2PE_flatten[2]_50\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_PE_array is
  port (
    \ifmap_ready_PE2xbus_flatten[0]_31\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_ready_PE2xbus_flatten[1]_44\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_ready_PE2xbus_flatten[2]_46\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \tail_reg[8]\ : out STD_LOGIC;
    \tail_reg[8]_0\ : out STD_LOGIC;
    \tail_reg[8]_1\ : out STD_LOGIC;
    \tail_reg[8]_2\ : out STD_LOGIC;
    \tail_reg[8]_3\ : out STD_LOGIC;
    wght_ready_xbus2ybus_flatten : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tail_reg[8]_4\ : out STD_LOGIC;
    \tail_reg[8]_5\ : out STD_LOGIC;
    \tail_reg[8]_6\ : out STD_LOGIC;
    \tail_reg[8]_7\ : out STD_LOGIC;
    \tail_reg[8]_8\ : out STD_LOGIC;
    \tail_reg[8]_9\ : out STD_LOGIC;
    \tail_reg[8]_10\ : out STD_LOGIC;
    \tail_reg[8]_11\ : out STD_LOGIC;
    \tail_reg[4]\ : out STD_LOGIC;
    \LN_psum_ready[1][0]_30\ : out STD_LOGIC;
    \tail_reg[4]_0\ : out STD_LOGIC;
    \LN_psum_ready[1][1]_32\ : out STD_LOGIC;
    \tail_reg[4]_1\ : out STD_LOGIC;
    \LN_psum_ready[1][2]_33\ : out STD_LOGIC;
    \tail_reg[4]_2\ : out STD_LOGIC;
    \LN_psum_ready[1][3]_34\ : out STD_LOGIC;
    \tail_reg[4]_3\ : out STD_LOGIC;
    \tail_reg[4]_4\ : out STD_LOGIC;
    \tail_reg[4]_5\ : out STD_LOGIC;
    \tail_reg[4]_6\ : out STD_LOGIC;
    \tail_reg[4]_7\ : out STD_LOGIC;
    \tail_reg[4]_8\ : out STD_LOGIC;
    \tail_reg[4]_9\ : out STD_LOGIC;
    \LN_psum_ready[1][4]_35\ : out STD_LOGIC;
    \tail_reg[4]_10\ : out STD_LOGIC;
    \LN_psum_ready[1][5]_36\ : out STD_LOGIC;
    \tail_reg[4]_11\ : out STD_LOGIC;
    \LN_psum_ready[1][6]_37\ : out STD_LOGIC;
    \tail_reg[4]_12\ : out STD_LOGIC;
    \LN_psum_ready[1][7]_38\ : out STD_LOGIC;
    \tail_reg[4]_13\ : out STD_LOGIC;
    \tail_reg[4]_14\ : out STD_LOGIC;
    \tail_reg[4]_15\ : out STD_LOGIC;
    \tail_reg[4]_16\ : out STD_LOGIC;
    \tail_reg[4]_17\ : out STD_LOGIC;
    \tail_reg[4]_18\ : out STD_LOGIC;
    \LN_psum_ready[1][8]_39\ : out STD_LOGIC;
    \tail_reg[4]_19\ : out STD_LOGIC;
    \LN_psum_ready[1][9]_40\ : out STD_LOGIC;
    \tail_reg[4]_20\ : out STD_LOGIC;
    \LN_psum_ready[1][10]_41\ : out STD_LOGIC;
    \tail_reg[4]_21\ : out STD_LOGIC;
    \LN_psum_ready[1][11]_42\ : out STD_LOGIC;
    \tail_reg[4]_22\ : out STD_LOGIC;
    \tail_reg[4]_23\ : out STD_LOGIC;
    \tail_reg[4]_24\ : out STD_LOGIC;
    \tail_reg[4]_25\ : out STD_LOGIC;
    \tail_reg[4]_26\ : out STD_LOGIC;
    \tail_reg[4]_27\ : out STD_LOGIC;
    \LN_psum_ready[1][12]_43\ : out STD_LOGIC;
    \LN_psum_valid[2][0]_15\ : out STD_LOGIC;
    \LN_psum_valid[2][1]_16\ : out STD_LOGIC;
    \LN_psum_valid[2][2]_17\ : out STD_LOGIC;
    \LN_psum_valid[2][3]_18\ : out STD_LOGIC;
    \LN_psum_valid[2][4]_19\ : out STD_LOGIC;
    \LN_psum_valid[2][5]_20\ : out STD_LOGIC;
    \LN_psum_valid[2][6]_21\ : out STD_LOGIC;
    \LN_psum_valid[2][7]_22\ : out STD_LOGIC;
    \LN_psum_valid[2][8]_23\ : out STD_LOGIC;
    \LN_psum_valid[2][9]_24\ : out STD_LOGIC;
    \LN_psum_valid[2][10]_25\ : out STD_LOGIC;
    \LN_psum_valid[2][11]_26\ : out STD_LOGIC;
    \LN_psum_valid[2][12]_27\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \state_reg[0]_4\ : out STD_LOGIC;
    \wght_ready_PE2xbus_flatten[2]_45\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___8_i_42\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i___8_i_33\ : out STD_LOGIC;
    \i___8_i_33_0\ : out STD_LOGIC;
    \i___8_i_33_1\ : out STD_LOGIC;
    \i___8_i_33_2\ : out STD_LOGIC;
    \i___10_i_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_37\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___10_i_33_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i___10_i_37_0\ : out STD_LOGIC;
    \i___10_i_37_1\ : out STD_LOGIC;
    \i___10_i_37_2\ : out STD_LOGIC;
    \i___10_i_37_3\ : out STD_LOGIC;
    psum_in_valid_ybus2xbus_flatten : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ifmap_valid_xbus2PE_flatten[0]_47\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wght_valid_xbus2PE_flatten[1]_48\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[1]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ifmap_valid_xbus2PE_flatten[2]_49\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ctrl_psum_in_sel_LNorGIN_ctrl2arr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__1\ : in STD_LOGIC;
    \psum_in_valid_xbus2PE_flatten[2]_29\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    psum_in_valid_ctrl2arr : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    inst_valid_ctrl2arr : in STD_LOGIC;
    \psum_in_valid_mux_select[1][0]_51\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][1]_52\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][2]_53\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][3]_54\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][4]_55\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][5]_56\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][6]_57\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][7]_58\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][8]_59\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][9]_60\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][10]_61\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][11]_62\ : in STD_LOGIC;
    \psum_in_valid_mux_select[1][12]_63\ : in STD_LOGIC;
    \wght_valid_xbus2PE_flatten[2]_50\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_PE_array : entity is "PE_array";
end design_1_eyeriss_top_0_0_PE_array;

architecture STRUCTURE of design_1_eyeriss_top_0_0_PE_array is
  signal \^ln_psum_ready[1][0]_30\ : STD_LOGIC;
  signal \^ln_psum_ready[1][10]_41\ : STD_LOGIC;
  signal \^ln_psum_ready[1][11]_42\ : STD_LOGIC;
  signal \^ln_psum_ready[1][12]_43\ : STD_LOGIC;
  signal \^ln_psum_ready[1][1]_32\ : STD_LOGIC;
  signal \^ln_psum_ready[1][2]_33\ : STD_LOGIC;
  signal \^ln_psum_ready[1][3]_34\ : STD_LOGIC;
  signal \^ln_psum_ready[1][4]_35\ : STD_LOGIC;
  signal \^ln_psum_ready[1][5]_36\ : STD_LOGIC;
  signal \^ln_psum_ready[1][6]_37\ : STD_LOGIC;
  signal \^ln_psum_ready[1][7]_38\ : STD_LOGIC;
  signal \^ln_psum_ready[1][8]_39\ : STD_LOGIC;
  signal \^ln_psum_ready[1][9]_40\ : STD_LOGIC;
  signal \PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top_n_2\ : STD_LOGIC;
  signal \PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top_n_1\ : STD_LOGIC;
  signal \PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top_n_1\ : STD_LOGIC;
  signal \PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top_n_1\ : STD_LOGIC;
  signal \PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top_n_2\ : STD_LOGIC;
  signal \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top_n_2\ : STD_LOGIC;
  signal \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top_n_3\ : STD_LOGIC;
  signal \PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top_n_1\ : STD_LOGIC;
  signal \PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top_n_4\ : STD_LOGIC;
  signal \PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top_n_1\ : STD_LOGIC;
  signal \PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top_n_3\ : STD_LOGIC;
  signal \PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top_n_2\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ifmap_ready_pe2xbus_flatten[0]_31\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^ifmap_ready_pe2xbus_flatten[2]_46\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal inst_ready_flatten : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \psum_in_valid_mux_select[0][0]_2\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][10]_12\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][11]_13\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][12]_14\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][1]_3\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][2]_4\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][3]_5\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][4]_6\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][5]_7\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][6]_8\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][7]_9\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][8]_10\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[0][9]_11\ : STD_LOGIC;
  signal \^tail_reg[4]\ : STD_LOGIC;
  signal \^tail_reg[4]_0\ : STD_LOGIC;
  signal \^tail_reg[4]_1\ : STD_LOGIC;
  signal \^tail_reg[4]_10\ : STD_LOGIC;
  signal \^tail_reg[4]_11\ : STD_LOGIC;
  signal \^tail_reg[4]_12\ : STD_LOGIC;
  signal \^tail_reg[4]_13\ : STD_LOGIC;
  signal \^tail_reg[4]_16\ : STD_LOGIC;
  signal \^tail_reg[4]_17\ : STD_LOGIC;
  signal \^tail_reg[4]_18\ : STD_LOGIC;
  signal \^tail_reg[4]_19\ : STD_LOGIC;
  signal \^tail_reg[4]_2\ : STD_LOGIC;
  signal \^tail_reg[4]_20\ : STD_LOGIC;
  signal \^tail_reg[4]_21\ : STD_LOGIC;
  signal \^tail_reg[4]_22\ : STD_LOGIC;
  signal \^tail_reg[4]_25\ : STD_LOGIC;
  signal \^tail_reg[4]_26\ : STD_LOGIC;
  signal \^tail_reg[4]_27\ : STD_LOGIC;
  signal \^tail_reg[4]_3\ : STD_LOGIC;
  signal \^tail_reg[4]_5\ : STD_LOGIC;
  signal \^tail_reg[4]_6\ : STD_LOGIC;
  signal \^tail_reg[4]_7\ : STD_LOGIC;
  signal \^tail_reg[4]_8\ : STD_LOGIC;
  signal \^tail_reg[8]\ : STD_LOGIC;
  signal \^tail_reg[8]_0\ : STD_LOGIC;
  signal \^tail_reg[8]_1\ : STD_LOGIC;
  signal \^tail_reg[8]_10\ : STD_LOGIC;
  signal \^tail_reg[8]_11\ : STD_LOGIC;
  signal \^tail_reg[8]_2\ : STD_LOGIC;
  signal \^tail_reg[8]_4\ : STD_LOGIC;
  signal \^tail_reg[8]_5\ : STD_LOGIC;
  signal \^tail_reg[8]_6\ : STD_LOGIC;
  signal \^tail_reg[8]_7\ : STD_LOGIC;
  signal \^tail_reg[8]_9\ : STD_LOGIC;
  signal \^wght_ready_pe2xbus_flatten[1]_44\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^wght_ready_pe2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  \LN_psum_ready[1][0]_30\ <= \^ln_psum_ready[1][0]_30\;
  \LN_psum_ready[1][10]_41\ <= \^ln_psum_ready[1][10]_41\;
  \LN_psum_ready[1][11]_42\ <= \^ln_psum_ready[1][11]_42\;
  \LN_psum_ready[1][12]_43\ <= \^ln_psum_ready[1][12]_43\;
  \LN_psum_ready[1][1]_32\ <= \^ln_psum_ready[1][1]_32\;
  \LN_psum_ready[1][2]_33\ <= \^ln_psum_ready[1][2]_33\;
  \LN_psum_ready[1][3]_34\ <= \^ln_psum_ready[1][3]_34\;
  \LN_psum_ready[1][4]_35\ <= \^ln_psum_ready[1][4]_35\;
  \LN_psum_ready[1][5]_36\ <= \^ln_psum_ready[1][5]_36\;
  \LN_psum_ready[1][6]_37\ <= \^ln_psum_ready[1][6]_37\;
  \LN_psum_ready[1][7]_38\ <= \^ln_psum_ready[1][7]_38\;
  \LN_psum_ready[1][8]_39\ <= \^ln_psum_ready[1][8]_39\;
  \LN_psum_ready[1][9]_40\ <= \^ln_psum_ready[1][9]_40\;
  SR(0) <= \^sr\(0);
  \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0) <= \^ifmap_ready_pe2xbus_flatten[0]_31\(12 downto 0);
  \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0) <= \^ifmap_ready_pe2xbus_flatten[2]_46\(12 downto 0);
  \tail_reg[4]\ <= \^tail_reg[4]\;
  \tail_reg[4]_0\ <= \^tail_reg[4]_0\;
  \tail_reg[4]_1\ <= \^tail_reg[4]_1\;
  \tail_reg[4]_10\ <= \^tail_reg[4]_10\;
  \tail_reg[4]_11\ <= \^tail_reg[4]_11\;
  \tail_reg[4]_12\ <= \^tail_reg[4]_12\;
  \tail_reg[4]_13\ <= \^tail_reg[4]_13\;
  \tail_reg[4]_16\ <= \^tail_reg[4]_16\;
  \tail_reg[4]_17\ <= \^tail_reg[4]_17\;
  \tail_reg[4]_18\ <= \^tail_reg[4]_18\;
  \tail_reg[4]_19\ <= \^tail_reg[4]_19\;
  \tail_reg[4]_2\ <= \^tail_reg[4]_2\;
  \tail_reg[4]_20\ <= \^tail_reg[4]_20\;
  \tail_reg[4]_21\ <= \^tail_reg[4]_21\;
  \tail_reg[4]_22\ <= \^tail_reg[4]_22\;
  \tail_reg[4]_25\ <= \^tail_reg[4]_25\;
  \tail_reg[4]_26\ <= \^tail_reg[4]_26\;
  \tail_reg[4]_27\ <= \^tail_reg[4]_27\;
  \tail_reg[4]_3\ <= \^tail_reg[4]_3\;
  \tail_reg[4]_5\ <= \^tail_reg[4]_5\;
  \tail_reg[4]_6\ <= \^tail_reg[4]_6\;
  \tail_reg[4]_7\ <= \^tail_reg[4]_7\;
  \tail_reg[4]_8\ <= \^tail_reg[4]_8\;
  \tail_reg[8]\ <= \^tail_reg[8]\;
  \tail_reg[8]_0\ <= \^tail_reg[8]_0\;
  \tail_reg[8]_1\ <= \^tail_reg[8]_1\;
  \tail_reg[8]_10\ <= \^tail_reg[8]_10\;
  \tail_reg[8]_11\ <= \^tail_reg[8]_11\;
  \tail_reg[8]_2\ <= \^tail_reg[8]_2\;
  \tail_reg[8]_4\ <= \^tail_reg[8]_4\;
  \tail_reg[8]_5\ <= \^tail_reg[8]_5\;
  \tail_reg[8]_6\ <= \^tail_reg[8]_6\;
  \tail_reg[8]_7\ <= \^tail_reg[8]_7\;
  \tail_reg[8]_9\ <= \^tail_reg[8]_9\;
  \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0) <= \^wght_ready_pe2xbus_flatten[1]_44\(12 downto 0);
  \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0) <= \^wght_ready_pe2xbus_flatten[2]_45\(12 downto 0);
\PE_gen_vertical[0].PE_gen_horizontal[0].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg[0]_i_6__0\ => \PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top_n_2\,
      \acc_sel_sft_reg[0]_i_6__0_0\ => \PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top_n_2\,
      \acc_sel_sft_reg[0]_i_9\ => \^ln_psum_ready[1][3]_34\,
      \acc_sel_sft_reg[0]_i_9_0\ => \^ln_psum_ready[1][4]_35\,
      \acc_sel_sft_reg[0]_i_9_1\ => \^ln_psum_ready[1][1]_32\,
      \acc_sel_sft_reg[0]_i_9_2\ => \^ln_psum_ready[1][2]_33\,
      \i___8_i_2\(3 downto 0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(4 downto 1),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(0),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(0),
      inst_ready_flatten(0) => inst_ready_flatten(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      psum_in_valid_ctrl2arr => psum_in_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][0]_2\ => \psum_in_valid_mux_select[0][0]_2\,
      psum_in_valid_ybus2xbus_flatten(0) => psum_in_valid_ybus2xbus_flatten(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \state_reg[0]_1\,
      \state_reg[0]_0\ => \^ln_psum_ready[1][0]_30\,
      \tail[8]_i_12__0\ => \^tail_reg[8]\,
      \tail[8]_i_12__0_0\ => \^tail_reg[8]_0\,
      \tail[8]_i_12__0_1\ => \^tail_reg[8]_1\,
      \tail[8]_i_12__0_2\ => \^tail_reg[8]_2\,
      \tail[8]_i_9__24\ => \^tail_reg[8]_4\,
      \tail[8]_i_9__24_0\ => \^tail_reg[8]_5\,
      \tail[8]_i_9__24_1\ => \^tail_reg[8]_6\,
      \tail[8]_i_9__24_2\ => \^tail_reg[8]_7\,
      \tail[8]_i_9__24_3\ => \PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top_n_1\,
      \tail_reg[8]\ => \tail_reg[8]_3\,
      wght_ready_xbus2ybus_flatten(0) => wght_ready_xbus2ybus_flatten(0),
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(0)
    );
\PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_0
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg[0]_i_9\ => \^ln_psum_ready[1][9]_40\,
      \acc_sel_sft_reg[0]_i_9_0\ => \^ln_psum_ready[1][12]_43\,
      \acc_sel_sft_reg[0]_i_9_1\ => \^ln_psum_ready[1][11]_42\,
      \i___8_i_2\(2 downto 1) => \^ifmap_ready_pe2xbus_flatten[0]_31\(12 downto 11),
      \i___8_i_2\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(9),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(10),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(10),
      inst_ready_flatten(0) => inst_ready_flatten(10),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][10]_12\ => \psum_in_valid_mux_select[0][10]_12\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\ => \PE_gen_vertical[0].PE_gen_horizontal[10].u_PE_top_n_2\,
      \state_reg[0]_1\ => \^ln_psum_ready[1][10]_41\,
      \tail_reg[8]\ => \^tail_reg[8]_10\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(10)
    );
\PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_1
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(11),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(11),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][11]_13\ => \psum_in_valid_mux_select[0][11]_13\,
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\ => \PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top_n_4\,
      \state[3]_i_3_0\ => \PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top_n_1\,
      \state[3]_i_7\(7 downto 5) => inst_ready_flatten(14 downto 12),
      \state[3]_i_7\(4 downto 3) => inst_ready_flatten(10 downto 9),
      \state[3]_i_7\(2 downto 0) => inst_ready_flatten(2 downto 0),
      \state_reg[0]\ => \PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top_n_1\,
      \state_reg[0]_0\ => \^ln_psum_ready[1][11]_42\,
      \tail_reg[8]\ => \^tail_reg[8]_9\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(11)
    );
\PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_2
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(12),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(12),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][12]_14\ => \psum_in_valid_mux_select[0][12]_14\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][12]_43\,
      \state_reg[0]_0\(0) => inst_ready_flatten(12),
      \tail[8]_i_12__0\ => \^tail_reg[8]_9\,
      \tail[8]_i_12__0_0\ => \^tail_reg[8]_10\,
      \tail[8]_i_12__0_1\ => \^tail_reg[8]_11\,
      \tail_reg[8]\ => \PE_gen_vertical[0].PE_gen_horizontal[12].u_PE_top_n_1\,
      \tail_reg[8]_0\ => \tail_reg[8]_8\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(12)
    );
\PE_gen_vertical[0].PE_gen_horizontal[1].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_3
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(1),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(1),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][1]_3\ => \psum_in_valid_mux_select[0][1]_3\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][1]_32\,
      \state_reg[0]_0\(0) => inst_ready_flatten(1),
      \tail_reg[8]\ => \^tail_reg[8]_2\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(1)
    );
\PE_gen_vertical[0].PE_gen_horizontal[2].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_4
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(2),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(2),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][2]_4\ => \psum_in_valid_mux_select[0][2]_4\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][2]_33\,
      \state_reg[0]_0\(0) => inst_ready_flatten(2),
      \tail_reg[8]\ => \^tail_reg[8]_1\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(2)
    );
\PE_gen_vertical[0].PE_gen_horizontal[3].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_5
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(3),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(3),
      inst_ready_flatten(0) => inst_ready_flatten(3),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][3]_5\ => \psum_in_valid_mux_select[0][3]_5\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][3]_34\,
      \tail_reg[8]\ => \^tail_reg[8]_0\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(3)
    );
\PE_gen_vertical[0].PE_gen_horizontal[4].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_6
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(4),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(4),
      inst_ready_flatten(0) => inst_ready_flatten(4),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][4]_6\ => \psum_in_valid_mux_select[0][4]_6\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][4]_35\,
      \tail_reg[8]\ => \^tail_reg[8]\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(4)
    );
\PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_7
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(5),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(5),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][5]_7\ => \psum_in_valid_mux_select[0][5]_7\,
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_7\(4 downto 2) => inst_ready_flatten(8 downto 6),
      \state[3]_i_7\(1 downto 0) => inst_ready_flatten(4 downto 3),
      \state_reg[0]\ => \PE_gen_vertical[0].PE_gen_horizontal[5].u_PE_top_n_1\,
      \state_reg[0]_0\ => \^ln_psum_ready[1][5]_36\,
      \tail_reg[8]\ => \^tail_reg[8]_7\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(5)
    );
\PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_8
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg[0]_i_9\ => \^ln_psum_ready[1][5]_36\,
      \acc_sel_sft_reg[0]_i_9_0\ => \^ln_psum_ready[1][8]_39\,
      \acc_sel_sft_reg[0]_i_9_1\ => \^ln_psum_ready[1][7]_38\,
      \i___8_i_2\(2 downto 1) => \^ifmap_ready_pe2xbus_flatten[0]_31\(8 downto 7),
      \i___8_i_2\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(5),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(6),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(6),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][6]_8\ => \psum_in_valid_mux_select[0][6]_8\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \state_reg[0]_0\,
      \state_reg[0]_0\ => \PE_gen_vertical[0].PE_gen_horizontal[6].u_PE_top_n_2\,
      \state_reg[0]_1\ => \^ln_psum_ready[1][6]_37\,
      \state_reg[0]_2\(0) => inst_ready_flatten(6),
      \tail_reg[8]\ => \^tail_reg[8]_6\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(6)
    );
\PE_gen_vertical[0].PE_gen_horizontal[7].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_9
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(7),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(7),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][7]_9\ => \psum_in_valid_mux_select[0][7]_9\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][7]_38\,
      \state_reg[0]_0\(0) => inst_ready_flatten(7),
      \tail_reg[8]\ => \^tail_reg[8]_5\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(7)
    );
\PE_gen_vertical[0].PE_gen_horizontal[8].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_10
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(8),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(8),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][8]_10\ => \psum_in_valid_mux_select[0][8]_10\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][8]_39\,
      \state_reg[0]_0\(0) => inst_ready_flatten(8),
      \tail_reg[8]\ => \^tail_reg[8]_4\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(8)
    );
\PE_gen_vertical[0].PE_gen_horizontal[9].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_11
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(0) => \^ifmap_ready_pe2xbus_flatten[0]_31\(9),
      \ifmap_valid_xbus2PE_flatten[0]_47\(0) => \ifmap_valid_xbus2PE_flatten[0]_47\(9),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][9]_11\ => \psum_in_valid_mux_select[0][9]_11\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \^ln_psum_ready[1][9]_40\,
      \state_reg[0]_0\(0) => inst_ready_flatten(9),
      \tail_reg[8]\ => \^tail_reg[8]_11\,
      \wght_valid_xbus2PE_flatten[0]_0\(0) => \wght_valid_xbus2PE_flatten[0]_0\(9)
    );
\PE_gen_vertical[1].PE_gen_horizontal[0].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_12
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___10_i_4__11\ => \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top_n_2\,
      \i___10_i_4__11_0\(7 downto 0) => \^wght_ready_pe2xbus_flatten[1]_44\(8 downto 1),
      \i___12_i_2\ => \^tail_reg[4]_5\,
      \i___12_i_2_0\ => \^tail_reg[4]_6\,
      \i___12_i_2_1\ => \^tail_reg[4]_7\,
      \i___12_i_2_2\ => \^tail_reg[4]_8\,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][0]_2\ => \psum_in_valid_mux_select[0][0]_2\,
      \psum_in_valid_mux_select[1][0]_51\ => \psum_in_valid_mux_select[1][0]_51\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(13),
      \tail_reg[0]\ => \^ln_psum_ready[1][0]_30\,
      \tail_reg[4]\ => \tail_reg[4]_4\,
      \tail_reg[4]_0\ => \tail_reg[4]_9\,
      \tail_reg[4]_1\ => \^tail_reg[4]\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(0),
      wght_ready_xbus2ybus_flatten(0) => wght_ready_xbus2ybus_flatten(1),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(0)
    );
\PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_13
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___10_i_10\(2 downto 1) => \^wght_ready_pe2xbus_flatten[1]_44\(12 downto 11),
      \i___10_i_10\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(9),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(10),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][10]_12\ => \psum_in_valid_mux_select[0][10]_12\,
      \psum_in_valid_mux_select[1][10]_61\ => \psum_in_valid_mux_select[1][10]_61\,
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\(4 downto 2) => inst_ready_flatten(26 downto 24),
      \state[3]_i_3\(1 downto 0) => inst_ready_flatten(22 downto 21),
      \state_reg[0]\ => \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top_n_3\,
      \state_reg[3]\ => \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top_n_2\,
      \tail_reg[0]\ => \^ln_psum_ready[1][10]_41\,
      \tail_reg[4]\ => \^tail_reg[4]_20\,
      \tail_reg[4]_0\ => \^tail_reg[4]_26\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(10),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(10)
    );
\PE_gen_vertical[1].PE_gen_horizontal[11].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_14
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(11),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][11]_13\ => \psum_in_valid_mux_select[0][11]_13\,
      \psum_in_valid_mux_select[1][11]_62\ => \psum_in_valid_mux_select[1][11]_62\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(24),
      \tail_reg[0]\ => \^ln_psum_ready[1][11]_42\,
      \tail_reg[4]\ => \^tail_reg[4]_21\,
      \tail_reg[4]_0\ => \^tail_reg[4]_25\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(11),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(11)
    );
\PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_15
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg[0]_i_8__12\ => \^tail_reg[4]_21\,
      \acc_sel_sft_reg[0]_i_8__12_0\ => \^tail_reg[4]_20\,
      \acc_sel_sft_reg[0]_i_8__12_1\ => \^tail_reg[4]_19\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___12_i_2\ => \^tail_reg[4]_25\,
      \i___12_i_2_0\ => \^tail_reg[4]_26\,
      \i___12_i_2_1\ => \^tail_reg[4]_27\,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(12),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][12]_14\ => \psum_in_valid_mux_select[0][12]_14\,
      \psum_in_valid_mux_select[1][12]_63\ => \psum_in_valid_mux_select[1][12]_63\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(25),
      \tail_reg[0]\ => \^ln_psum_ready[1][12]_43\,
      \tail_reg[4]\ => \PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top_n_1\,
      \tail_reg[4]_0\ => \^tail_reg[4]_22\,
      \tail_reg[4]_1\ => \tail_reg[4]_23\,
      \tail_reg[4]_2\ => \tail_reg[4]_24\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(12),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(12)
    );
\PE_gen_vertical[1].PE_gen_horizontal[1].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_16
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(1),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][1]_3\ => \psum_in_valid_mux_select[0][1]_3\,
      \psum_in_valid_mux_select[1][1]_52\ => \psum_in_valid_mux_select[1][1]_52\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(14),
      \tail_reg[0]\ => \^ln_psum_ready[1][1]_32\,
      \tail_reg[4]\ => \^tail_reg[4]_0\,
      \tail_reg[4]_0\ => \^tail_reg[4]_8\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(1),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(1)
    );
\PE_gen_vertical[1].PE_gen_horizontal[2].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_17
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(2),
      inst_ready_flatten(0) => inst_ready_flatten(15),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][2]_4\ => \psum_in_valid_mux_select[0][2]_4\,
      \psum_in_valid_mux_select[1][2]_53\ => \psum_in_valid_mux_select[1][2]_53\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^ln_psum_ready[1][2]_33\,
      \tail_reg[4]\ => \^tail_reg[4]_1\,
      \tail_reg[4]_0\ => \^tail_reg[4]_7\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(2),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(2)
    );
\PE_gen_vertical[1].PE_gen_horizontal[3].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_18
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(3),
      inst_ready_flatten(0) => inst_ready_flatten(16),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][3]_5\ => \psum_in_valid_mux_select[0][3]_5\,
      \psum_in_valid_mux_select[1][3]_54\ => \psum_in_valid_mux_select[1][3]_54\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^ln_psum_ready[1][3]_34\,
      \tail_reg[4]\ => \^tail_reg[4]_2\,
      \tail_reg[4]_0\ => \^tail_reg[4]_6\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(3),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(3)
    );
\PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_19
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg[0]_i_3__24\ => \PE_gen_vertical[1].PE_gen_horizontal[12].u_PE_top_n_1\,
      \acc_sel_sft_reg[0]_i_3__24_0\ => \PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top_n_1\,
      \acc_sel_sft_reg[0]_i_8__12\ => \^tail_reg[4]_2\,
      \acc_sel_sft_reg[0]_i_8__12_0\ => \^tail_reg[4]_1\,
      \acc_sel_sft_reg[0]_i_8__12_1\ => \^tail_reg[4]_0\,
      \acc_sel_sft_reg[0]_i_8__12_2\ => \^tail_reg[4]\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(4),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      psum_in_valid_ctrl2arr => psum_in_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][4]_6\ => \psum_in_valid_mux_select[0][4]_6\,
      \psum_in_valid_mux_select[1][4]_55\ => \psum_in_valid_mux_select[1][4]_55\,
      psum_in_valid_ybus2xbus_flatten(0) => psum_in_valid_ybus2xbus_flatten(1),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_7\(4 downto 2) => inst_ready_flatten(20 downto 18),
      \state[3]_i_7\(1 downto 0) => inst_ready_flatten(16 downto 15),
      \state_reg[0]\ => \PE_gen_vertical[1].PE_gen_horizontal[4].u_PE_top_n_4\,
      \tail_reg[0]\ => \^ln_psum_ready[1][4]_35\,
      \tail_reg[4]\ => \^tail_reg[4]_3\,
      \tail_reg[4]_0\ => \^tail_reg[4]_5\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(4),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(4)
    );
\PE_gen_vertical[1].PE_gen_horizontal[5].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_20
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(5),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][5]_7\ => \psum_in_valid_mux_select[0][5]_7\,
      \psum_in_valid_mux_select[1][5]_56\ => \psum_in_valid_mux_select[1][5]_56\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(18),
      \tail_reg[0]\ => \^ln_psum_ready[1][5]_36\,
      \tail_reg[4]\ => \^tail_reg[4]_10\,
      \tail_reg[4]_0\ => \^tail_reg[4]_18\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(5),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(5)
    );
\PE_gen_vertical[1].PE_gen_horizontal[6].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_21
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(6),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][6]_8\ => \psum_in_valid_mux_select[0][6]_8\,
      \psum_in_valid_mux_select[1][6]_57\ => \psum_in_valid_mux_select[1][6]_57\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(19),
      \tail_reg[0]\ => \^ln_psum_ready[1][6]_37\,
      \tail_reg[4]\ => \^tail_reg[4]_11\,
      \tail_reg[4]_0\ => \^tail_reg[4]_17\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(6),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(6)
    );
\PE_gen_vertical[1].PE_gen_horizontal[7].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_22
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(7),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][7]_9\ => \psum_in_valid_mux_select[0][7]_9\,
      \psum_in_valid_mux_select[1][7]_58\ => \psum_in_valid_mux_select[1][7]_58\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(20),
      \tail_reg[0]\ => \^ln_psum_ready[1][7]_38\,
      \tail_reg[4]\ => \^tail_reg[4]_12\,
      \tail_reg[4]_0\ => \^tail_reg[4]_16\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(7),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(7)
    );
\PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_23
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      \acc_sel_sft_reg[0]_i_8__12\ => \^tail_reg[4]_12\,
      \acc_sel_sft_reg[0]_i_8__12_0\ => \^tail_reg[4]_11\,
      \acc_sel_sft_reg[0]_i_8__12_1\ => \^tail_reg[4]_10\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___12_i_2\ => \^tail_reg[4]_16\,
      \i___12_i_2_0\ => \^tail_reg[4]_17\,
      \i___12_i_2_1\ => \^tail_reg[4]_18\,
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(8),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][8]_10\ => \psum_in_valid_mux_select[0][8]_10\,
      \psum_in_valid_mux_select[1][8]_59\ => \psum_in_valid_mux_select[1][8]_59\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(21),
      \tail_reg[0]\ => \^ln_psum_ready[1][8]_39\,
      \tail_reg[4]\ => \PE_gen_vertical[1].PE_gen_horizontal[8].u_PE_top_n_1\,
      \tail_reg[4]_0\ => \^tail_reg[4]_13\,
      \tail_reg[4]_1\ => \tail_reg[4]_14\,
      \tail_reg[4]_2\ => \tail_reg[4]_15\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(8),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(8)
    );
\PE_gen_vertical[1].PE_gen_horizontal[9].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_24
     port map (
      D(2 downto 0) => D(2 downto 0),
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(0) => \ifmap_valid_xbus2PE_flatten[1]_1\(9),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_mux_select[0][9]_11\ => \psum_in_valid_mux_select[0][9]_11\,
      \psum_in_valid_mux_select[1][9]_60\ => \psum_in_valid_mux_select[1][9]_60\,
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(22),
      \tail_reg[0]\ => \^ln_psum_ready[1][9]_40\,
      \tail_reg[4]\ => \^tail_reg[4]_19\,
      \tail_reg[4]_0\ => \^tail_reg[4]_27\,
      \wght_ready_PE2xbus_flatten[1]_44\(0) => \^wght_ready_pe2xbus_flatten[1]_44\(9),
      \wght_valid_xbus2PE_flatten[1]_48\(0) => \wght_valid_xbus2PE_flatten[1]_48\(9)
    );
\PE_gen_vertical[2].PE_gen_horizontal[0].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_25
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][0]_15\ => \LN_psum_valid[2][0]_15\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___8_i_2__0\(3 downto 0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(4 downto 1),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(0),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \state_reg[0]_4\,
      \state_reg[0]_0\(0) => inst_ready_flatten(26),
      \tail[8]_i_7__24\ => \PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top_n_3\,
      \tail_reg[0]\ => \^tail_reg[4]\,
      \tail_reg[8]\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(0),
      \wght_ready_PE2xbus_flatten[2]_45\(7 downto 0) => \^wght_ready_pe2xbus_flatten[2]_45\(8 downto 1),
      wght_ready_xbus2ybus_flatten(0) => wght_ready_xbus2ybus_flatten(2),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(0)
    );
\PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_26
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][10]_25\ => \LN_psum_valid[2][10]_25\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___8_i_2__0\(2 downto 1) => \^ifmap_ready_pe2xbus_flatten[2]_46\(12 downto 11),
      \i___8_i_2__0\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(9),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(10),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(10),
      inst_ready_flatten(0) => inst_ready_flatten(36),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(10),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \state_reg[0]_2\,
      \tail[8]_i_10__24\(2 downto 1) => \^wght_ready_pe2xbus_flatten[2]_45\(12 downto 11),
      \tail[8]_i_10__24\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(9),
      \tail_reg[0]\ => \^tail_reg[4]_20\,
      \tail_reg[8]\ => \PE_gen_vertical[2].PE_gen_horizontal[10].u_PE_top_n_3\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(10),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(10)
    );
\PE_gen_vertical[2].PE_gen_horizontal[11].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_27
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][11]_26\ => \LN_psum_valid[2][11]_26\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(11),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(11),
      inst_ready_flatten(0) => inst_ready_flatten(37),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(11),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^tail_reg[4]_21\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(11),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(11)
    );
\PE_gen_vertical[2].PE_gen_horizontal[12].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_28
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][12]_27\ => \LN_psum_valid[2][12]_27\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(12),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(12),
      inst_ready_flatten(0) => inst_ready_flatten(38),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(12),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \tail_reg[0]\ => \^tail_reg[4]_22\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(12),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(12)
    );
\PE_gen_vertical[2].PE_gen_horizontal[1].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_29
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][1]_16\ => \LN_psum_valid[2][1]_16\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(1),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(1),
      inst_ready_flatten(0) => inst_ready_flatten(27),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(1),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^tail_reg[4]_0\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(1),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(1)
    );
\PE_gen_vertical[2].PE_gen_horizontal[2].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_30
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][2]_17\ => \LN_psum_valid[2][2]_17\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(2),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(2),
      inst_ready_flatten(0) => inst_ready_flatten(28),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(2),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^tail_reg[4]_1\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(2),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(2)
    );
\PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_31
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][3]_18\ => \LN_psum_valid[2][3]_18\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(3),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(3),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(3),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\(4 downto 2) => inst_ready_flatten(32 downto 30),
      \state[3]_i_3\(1 downto 0) => inst_ready_flatten(28 downto 27),
      \state_reg[0]\ => \PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top_n_2\,
      \tail_reg[0]\ => \^tail_reg[4]_2\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(3),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(3)
    );
\PE_gen_vertical[2].PE_gen_horizontal[4].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_32
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][4]_19\ => \LN_psum_valid[2][4]_19\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(4),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(4),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(4),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(30),
      \tail_reg[0]\ => \^tail_reg[4]_3\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(4),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(4)
    );
\PE_gen_vertical[2].PE_gen_horizontal[5].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_33
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][5]_20\ => \LN_psum_valid[2][5]_20\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(5),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(5),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(5),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\(0) => inst_ready_flatten(31),
      \tail_reg[0]\ => \^tail_reg[4]_10\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(5),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(5)
    );
\PE_gen_vertical[2].PE_gen_horizontal[6].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_34
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][6]_21\ => \LN_psum_valid[2][6]_21\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___8_i_2__0\(2 downto 1) => \^ifmap_ready_pe2xbus_flatten[2]_46\(8 downto 7),
      \i___8_i_2__0\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(5),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(6),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(6),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(6),
      s00_axi_aclk => s00_axi_aclk,
      \state_reg[0]\ => \state_reg[0]_3\,
      \state_reg[0]_0\(0) => inst_ready_flatten(32),
      \tail_reg[0]\ => \^tail_reg[4]_11\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(6),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(6)
    );
\PE_gen_vertical[2].PE_gen_horizontal[7].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_35
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][7]_22\ => \LN_psum_valid[2][7]_22\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___10_i_33\(1 downto 0) => \i___10_i_33\(1 downto 0),
      \i___10_i_33_0\(1 downto 0) => \i___10_i_33_0\(1 downto 0),
      \i___10_i_37\(11 downto 0) => \i___10_i_37\(11 downto 0),
      \i___10_i_37_0\ => \i___10_i_37_0\,
      \i___10_i_37_1\ => \i___10_i_37_1\,
      \i___10_i_37_2\ => \i___10_i_37_2\,
      \i___10_i_37_3\ => \i___10_i_37_3\,
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(7),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(7),
      inst_ready_flatten(0) => inst_ready_flatten(33),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(7),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^tail_reg[4]_12\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(7),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(7)
    );
\PE_gen_vertical[2].PE_gen_horizontal[8].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_36
     port map (
      D(2 downto 0) => D(2 downto 0),
      \LN_psum_valid[2][8]_23\ => \LN_psum_valid[2][8]_23\,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(8),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(8),
      inst_ready_flatten(0) => inst_ready_flatten(34),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(8),
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]\ => \^tail_reg[4]_13\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(8),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(8)
    );
\PE_gen_vertical[2].PE_gen_horizontal[9].u_PE_top\: entity work.design_1_eyeriss_top_0_0_PE_top_37
     port map (
      D(2 downto 0) => D(2 downto 0),
      DI(0) => DI(0),
      \LN_psum_valid[2][9]_24\ => \LN_psum_valid[2][9]_24\,
      S(1 downto 0) => S(1 downto 0),
      SR(0) => \^sr\(0),
      \cnt_reg[1]\ => \cnt_reg[1]\,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(0),
      \i___8_i_33\ => \i___8_i_33\,
      \i___8_i_33_0\ => \i___8_i_33_0\,
      \i___8_i_33_1\ => \i___8_i_33_1\,
      \i___8_i_33_2\ => \i___8_i_33_2\,
      \i___8_i_42\(11 downto 0) => \i___8_i_42\(11 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(0) => \^ifmap_ready_pe2xbus_flatten[2]_46\(9),
      \ifmap_valid_xbus2PE_flatten[2]_49\(0) => \ifmap_valid_xbus2PE_flatten[2]_49\(9),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \p_0_in__1\ => \p_0_in__1\,
      \psum_in_valid_xbus2PE_flatten[2]_29\(0) => \psum_in_valid_xbus2PE_flatten[2]_29\(9),
      s00_axi_aclk => s00_axi_aclk,
      \state[3]_i_3\(4 downto 2) => inst_ready_flatten(38 downto 36),
      \state[3]_i_3\(1 downto 0) => inst_ready_flatten(34 downto 33),
      \state_reg[3]\ => \PE_gen_vertical[2].PE_gen_horizontal[3].u_PE_top_n_2\,
      \state_reg[3]_0\ => \PE_gen_vertical[1].PE_gen_horizontal[10].u_PE_top_n_3\,
      \state_reg[3]_1\ => \PE_gen_vertical[0].PE_gen_horizontal[11].u_PE_top_n_1\,
      \tail_reg[0]\ => \^tail_reg[4]_19\,
      \wght_ready_PE2xbus_flatten[2]_45\(0) => \^wght_ready_pe2xbus_flatten[2]_45\(9),
      \wght_valid_xbus2PE_flatten[2]_50\(0) => \wght_valid_xbus2PE_flatten[2]_50\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_eyeriss_wrapper is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_core_done : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    i_core_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_eyeriss_wrapper : entity is "eyeriss_wrapper";
end design_1_eyeriss_top_0_0_eyeriss_wrapper;

architecture STRUCTURE of design_1_eyeriss_top_0_0_eyeriss_wrapper is
  signal \LN_psum_ready[1][0]_30\ : STD_LOGIC;
  signal \LN_psum_ready[1][10]_41\ : STD_LOGIC;
  signal \LN_psum_ready[1][11]_42\ : STD_LOGIC;
  signal \LN_psum_ready[1][12]_43\ : STD_LOGIC;
  signal \LN_psum_ready[1][1]_32\ : STD_LOGIC;
  signal \LN_psum_ready[1][2]_33\ : STD_LOGIC;
  signal \LN_psum_ready[1][3]_34\ : STD_LOGIC;
  signal \LN_psum_ready[1][4]_35\ : STD_LOGIC;
  signal \LN_psum_ready[1][5]_36\ : STD_LOGIC;
  signal \LN_psum_ready[1][6]_37\ : STD_LOGIC;
  signal \LN_psum_ready[1][7]_38\ : STD_LOGIC;
  signal \LN_psum_ready[1][8]_39\ : STD_LOGIC;
  signal \LN_psum_ready[1][9]_40\ : STD_LOGIC;
  signal \LN_psum_valid[2][0]_15\ : STD_LOGIC;
  signal \LN_psum_valid[2][10]_25\ : STD_LOGIC;
  signal \LN_psum_valid[2][11]_26\ : STD_LOGIC;
  signal \LN_psum_valid[2][12]_27\ : STD_LOGIC;
  signal \LN_psum_valid[2][1]_16\ : STD_LOGIC;
  signal \LN_psum_valid[2][2]_17\ : STD_LOGIC;
  signal \LN_psum_valid[2][3]_18\ : STD_LOGIC;
  signal \LN_psum_valid[2][4]_19\ : STD_LOGIC;
  signal \LN_psum_valid[2][5]_20\ : STD_LOGIC;
  signal \LN_psum_valid[2][6]_21\ : STD_LOGIC;
  signal \LN_psum_valid[2][7]_22\ : STD_LOGIC;
  signal \LN_psum_valid[2][8]_23\ : STD_LOGIC;
  signal \LN_psum_valid[2][9]_24\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ctrl_psum_in_sel_LNorGIN_ctrl2arr : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \ifmap_ready_PE2xbus_flatten[0]_31\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ifmap_ready_PE2xbus_flatten[2]_46\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ifmap_valid_xbus2PE_flatten[0]_47\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ifmap_valid_xbus2PE_flatten[1]_1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ifmap_valid_xbus2PE_flatten[2]_49\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal inst_data_ctrl2arr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_valid_ctrl2arr : STD_LOGIC;
  signal o_ifmap_packet4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal o_wght_packet4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC;
  signal psum_in_valid_ctrl2arr : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][0]_51\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][10]_61\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][11]_62\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][12]_63\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][1]_52\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][2]_53\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][3]_54\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][4]_55\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][5]_56\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][6]_57\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][7]_58\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][8]_59\ : STD_LOGIC;
  signal \psum_in_valid_mux_select[1][9]_60\ : STD_LOGIC;
  signal \psum_in_valid_xbus2PE_flatten[2]_29\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal psum_in_valid_ybus2xbus_flatten : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal u_PE_array_n_110 : STD_LOGIC;
  signal u_PE_array_n_112 : STD_LOGIC;
  signal u_PE_array_n_113 : STD_LOGIC;
  signal u_PE_array_n_114 : STD_LOGIC;
  signal u_PE_array_n_115 : STD_LOGIC;
  signal u_PE_array_n_116 : STD_LOGIC;
  signal u_PE_array_n_117 : STD_LOGIC;
  signal u_PE_array_n_131 : STD_LOGIC;
  signal u_PE_array_n_132 : STD_LOGIC;
  signal u_PE_array_n_145 : STD_LOGIC;
  signal u_PE_array_n_146 : STD_LOGIC;
  signal u_PE_array_n_147 : STD_LOGIC;
  signal u_PE_array_n_148 : STD_LOGIC;
  signal u_PE_array_n_149 : STD_LOGIC;
  signal u_PE_array_n_150 : STD_LOGIC;
  signal u_PE_array_n_151 : STD_LOGIC;
  signal u_PE_array_n_164 : STD_LOGIC;
  signal u_PE_array_n_165 : STD_LOGIC;
  signal u_PE_array_n_166 : STD_LOGIC;
  signal u_PE_array_n_167 : STD_LOGIC;
  signal u_PE_array_n_168 : STD_LOGIC;
  signal u_PE_array_n_169 : STD_LOGIC;
  signal u_PE_array_n_39 : STD_LOGIC;
  signal u_PE_array_n_40 : STD_LOGIC;
  signal u_PE_array_n_41 : STD_LOGIC;
  signal u_PE_array_n_42 : STD_LOGIC;
  signal u_PE_array_n_43 : STD_LOGIC;
  signal u_PE_array_n_47 : STD_LOGIC;
  signal u_PE_array_n_48 : STD_LOGIC;
  signal u_PE_array_n_49 : STD_LOGIC;
  signal u_PE_array_n_50 : STD_LOGIC;
  signal u_PE_array_n_51 : STD_LOGIC;
  signal u_PE_array_n_52 : STD_LOGIC;
  signal u_PE_array_n_53 : STD_LOGIC;
  signal u_PE_array_n_54 : STD_LOGIC;
  signal u_PE_array_n_55 : STD_LOGIC;
  signal u_PE_array_n_57 : STD_LOGIC;
  signal u_PE_array_n_59 : STD_LOGIC;
  signal u_PE_array_n_61 : STD_LOGIC;
  signal u_PE_array_n_63 : STD_LOGIC;
  signal u_PE_array_n_64 : STD_LOGIC;
  signal u_PE_array_n_65 : STD_LOGIC;
  signal u_PE_array_n_66 : STD_LOGIC;
  signal u_PE_array_n_67 : STD_LOGIC;
  signal u_PE_array_n_68 : STD_LOGIC;
  signal u_PE_array_n_69 : STD_LOGIC;
  signal u_PE_array_n_71 : STD_LOGIC;
  signal u_PE_array_n_73 : STD_LOGIC;
  signal u_PE_array_n_75 : STD_LOGIC;
  signal u_PE_array_n_77 : STD_LOGIC;
  signal u_PE_array_n_78 : STD_LOGIC;
  signal u_PE_array_n_79 : STD_LOGIC;
  signal u_PE_array_n_80 : STD_LOGIC;
  signal u_PE_array_n_81 : STD_LOGIC;
  signal u_PE_array_n_82 : STD_LOGIC;
  signal u_PE_array_n_84 : STD_LOGIC;
  signal u_PE_array_n_86 : STD_LOGIC;
  signal u_PE_array_n_88 : STD_LOGIC;
  signal u_PE_array_n_90 : STD_LOGIC;
  signal u_PE_array_n_91 : STD_LOGIC;
  signal u_PE_array_n_92 : STD_LOGIC;
  signal u_PE_array_n_93 : STD_LOGIC;
  signal u_PE_array_n_94 : STD_LOGIC;
  signal u_PE_array_n_95 : STD_LOGIC;
  signal \wght_ready_PE2xbus_flatten[1]_44\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wght_ready_PE2xbus_flatten[2]_45\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wght_ready_xbus2ybus_flatten : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wght_valid_xbus2PE_flatten[0]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wght_valid_xbus2PE_flatten[1]_48\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wght_valid_xbus2PE_flatten[2]_50\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  SR(0) <= \^sr\(0);
top_ctrl_inst: entity work.design_1_eyeriss_top_0_0_TOP_ctrl
     port map (
      D(2 downto 0) => inst_data_ctrl2arr(2 downto 0),
      DI(0) => u_PE_array_n_145,
      \LN_psum_ready[1][0]_30\ => \LN_psum_ready[1][0]_30\,
      \LN_psum_ready[1][10]_41\ => \LN_psum_ready[1][10]_41\,
      \LN_psum_ready[1][11]_42\ => \LN_psum_ready[1][11]_42\,
      \LN_psum_ready[1][12]_43\ => \LN_psum_ready[1][12]_43\,
      \LN_psum_ready[1][1]_32\ => \LN_psum_ready[1][1]_32\,
      \LN_psum_ready[1][2]_33\ => \LN_psum_ready[1][2]_33\,
      \LN_psum_ready[1][3]_34\ => \LN_psum_ready[1][3]_34\,
      \LN_psum_ready[1][4]_35\ => \LN_psum_ready[1][4]_35\,
      \LN_psum_ready[1][5]_36\ => \LN_psum_ready[1][5]_36\,
      \LN_psum_ready[1][6]_37\ => \LN_psum_ready[1][6]_37\,
      \LN_psum_ready[1][7]_38\ => \LN_psum_ready[1][7]_38\,
      \LN_psum_ready[1][8]_39\ => \LN_psum_ready[1][8]_39\,
      \LN_psum_ready[1][9]_40\ => \LN_psum_ready[1][9]_40\,
      \LN_psum_valid[2][0]_15\ => \LN_psum_valid[2][0]_15\,
      \LN_psum_valid[2][10]_25\ => \LN_psum_valid[2][10]_25\,
      \LN_psum_valid[2][11]_26\ => \LN_psum_valid[2][11]_26\,
      \LN_psum_valid[2][12]_27\ => \LN_psum_valid[2][12]_27\,
      \LN_psum_valid[2][1]_16\ => \LN_psum_valid[2][1]_16\,
      \LN_psum_valid[2][2]_17\ => \LN_psum_valid[2][2]_17\,
      \LN_psum_valid[2][3]_18\ => \LN_psum_valid[2][3]_18\,
      \LN_psum_valid[2][4]_19\ => \LN_psum_valid[2][4]_19\,
      \LN_psum_valid[2][5]_20\ => \LN_psum_valid[2][5]_20\,
      \LN_psum_valid[2][6]_21\ => \LN_psum_valid[2][6]_21\,
      \LN_psum_valid[2][7]_22\ => \LN_psum_valid[2][7]_22\,
      \LN_psum_valid[2][8]_23\ => \LN_psum_valid[2][8]_23\,
      \LN_psum_valid[2][9]_24\ => \LN_psum_valid[2][9]_24\,
      S(1) => u_PE_array_n_131,
      S(0) => u_PE_array_n_132,
      SR(0) => \^sr\(0),
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(26),
      \i___10_i_14_0\ => u_PE_array_n_169,
      \i___10_i_14_1\ => u_PE_array_n_166,
      \i___10_i_14_2\ => u_PE_array_n_168,
      \i___10_i_14_3\ => u_PE_array_n_167,
      \i___10_i_9_0\(1) => u_PE_array_n_164,
      \i___10_i_9_0\(0) => u_PE_array_n_165,
      \i___10_i_9_1\(1) => u_PE_array_n_150,
      \i___10_i_9_1\(0) => u_PE_array_n_151,
      \i___12_i_1\ => u_PE_array_n_64,
      \i___12_i_1_0\ => u_PE_array_n_91,
      \i___12_i_1_1\ => u_PE_array_n_78,
      \i___8_i_1\ => u_PE_array_n_114,
      \i___8_i_14_0\ => u_PE_array_n_149,
      \i___8_i_14_1\ => u_PE_array_n_146,
      \i___8_i_14_2\ => u_PE_array_n_148,
      \i___8_i_14_3\ => u_PE_array_n_147,
      \i___8_i_1_0\ => u_PE_array_n_112,
      \i___8_i_1_1\ => u_PE_array_n_113,
      \i___8_i_1__12\ => u_PE_array_n_117,
      \i___8_i_1__12_0\ => u_PE_array_n_115,
      \i___8_i_1__12_1\ => u_PE_array_n_116,
      i_core_start => i_core_start,
      \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0) => \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0) => \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[0]_47\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[0]_47\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[1]_1\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[2]_49\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[2]_49\(12 downto 0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      o_core_done => o_core_done,
      o_ifmap_packet4(11 downto 0) => o_ifmap_packet4(11 downto 0),
      o_wght_packet4(11 downto 0) => o_wght_packet4(11 downto 0),
      \p_0_in__1\ => \p_0_in__1\,
      psum_in_valid_ctrl2arr => psum_in_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][0]_51\ => \psum_in_valid_mux_select[1][0]_51\,
      \psum_in_valid_mux_select[1][10]_61\ => \psum_in_valid_mux_select[1][10]_61\,
      \psum_in_valid_mux_select[1][11]_62\ => \psum_in_valid_mux_select[1][11]_62\,
      \psum_in_valid_mux_select[1][12]_63\ => \psum_in_valid_mux_select[1][12]_63\,
      \psum_in_valid_mux_select[1][1]_52\ => \psum_in_valid_mux_select[1][1]_52\,
      \psum_in_valid_mux_select[1][2]_53\ => \psum_in_valid_mux_select[1][2]_53\,
      \psum_in_valid_mux_select[1][3]_54\ => \psum_in_valid_mux_select[1][3]_54\,
      \psum_in_valid_mux_select[1][4]_55\ => \psum_in_valid_mux_select[1][4]_55\,
      \psum_in_valid_mux_select[1][5]_56\ => \psum_in_valid_mux_select[1][5]_56\,
      \psum_in_valid_mux_select[1][6]_57\ => \psum_in_valid_mux_select[1][6]_57\,
      \psum_in_valid_mux_select[1][7]_58\ => \psum_in_valid_mux_select[1][7]_58\,
      \psum_in_valid_mux_select[1][8]_59\ => \psum_in_valid_mux_select[1][8]_59\,
      \psum_in_valid_mux_select[1][9]_60\ => \psum_in_valid_mux_select[1][9]_60\,
      \psum_in_valid_xbus2PE_flatten[2]_29\(12 downto 0) => \psum_in_valid_xbus2PE_flatten[2]_29\(12 downto 0),
      psum_in_valid_ybus2xbus_flatten(1 downto 0) => psum_in_valid_ybus2xbus_flatten(2 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \state_reg[3]_0\ => u_PE_array_n_110,
      \tail_reg[0]\ => u_PE_array_n_43,
      \tail_reg[0]_0\ => u_PE_array_n_42,
      \tail_reg[0]_1\ => u_PE_array_n_41,
      \tail_reg[0]_10\ => u_PE_array_n_52,
      \tail_reg[0]_11\ => u_PE_array_n_51,
      \tail_reg[0]_12\ => u_PE_array_n_69,
      \tail_reg[0]_13\ => u_PE_array_n_68,
      \tail_reg[0]_14\ => u_PE_array_n_67,
      \tail_reg[0]_15\ => u_PE_array_n_66,
      \tail_reg[0]_16\ => u_PE_array_n_65,
      \tail_reg[0]_17\ => u_PE_array_n_82,
      \tail_reg[0]_18\ => u_PE_array_n_81,
      \tail_reg[0]_19\ => u_PE_array_n_80,
      \tail_reg[0]_2\ => u_PE_array_n_40,
      \tail_reg[0]_20\ => u_PE_array_n_79,
      \tail_reg[0]_21\ => u_PE_array_n_95,
      \tail_reg[0]_22\ => u_PE_array_n_94,
      \tail_reg[0]_23\ => u_PE_array_n_93,
      \tail_reg[0]_24\ => u_PE_array_n_92,
      \tail_reg[0]_25\ => u_PE_array_n_55,
      \tail_reg[0]_26\ => u_PE_array_n_57,
      \tail_reg[0]_27\ => u_PE_array_n_59,
      \tail_reg[0]_28\ => u_PE_array_n_61,
      \tail_reg[0]_29\ => u_PE_array_n_63,
      \tail_reg[0]_3\ => u_PE_array_n_39,
      \tail_reg[0]_30\ => u_PE_array_n_71,
      \tail_reg[0]_31\ => u_PE_array_n_73,
      \tail_reg[0]_32\ => u_PE_array_n_75,
      \tail_reg[0]_33\ => u_PE_array_n_77,
      \tail_reg[0]_34\ => u_PE_array_n_84,
      \tail_reg[0]_35\ => u_PE_array_n_86,
      \tail_reg[0]_36\ => u_PE_array_n_88,
      \tail_reg[0]_37\ => u_PE_array_n_90,
      \tail_reg[0]_4\ => u_PE_array_n_50,
      \tail_reg[0]_5\ => u_PE_array_n_49,
      \tail_reg[0]_6\ => u_PE_array_n_48,
      \tail_reg[0]_7\ => u_PE_array_n_47,
      \tail_reg[0]_8\ => u_PE_array_n_54,
      \tail_reg[0]_9\ => u_PE_array_n_53,
      \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0) => \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0),
      \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0) => \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0),
      wght_ready_xbus2ybus_flatten(2 downto 0) => wght_ready_xbus2ybus_flatten(2 downto 0),
      \wght_valid_xbus2PE_flatten[0]_0\(12 downto 0) => \wght_valid_xbus2PE_flatten[0]_0\(12 downto 0),
      \wght_valid_xbus2PE_flatten[1]_48\(12 downto 0) => \wght_valid_xbus2PE_flatten[1]_48\(12 downto 0),
      \wght_valid_xbus2PE_flatten[2]_50\(12 downto 0) => \wght_valid_xbus2PE_flatten[2]_50\(12 downto 0)
    );
u_PE_array: entity work.design_1_eyeriss_top_0_0_PE_array
     port map (
      D(2 downto 0) => inst_data_ctrl2arr(2 downto 0),
      DI(0) => u_PE_array_n_145,
      \LN_psum_ready[1][0]_30\ => \LN_psum_ready[1][0]_30\,
      \LN_psum_ready[1][10]_41\ => \LN_psum_ready[1][10]_41\,
      \LN_psum_ready[1][11]_42\ => \LN_psum_ready[1][11]_42\,
      \LN_psum_ready[1][12]_43\ => \LN_psum_ready[1][12]_43\,
      \LN_psum_ready[1][1]_32\ => \LN_psum_ready[1][1]_32\,
      \LN_psum_ready[1][2]_33\ => \LN_psum_ready[1][2]_33\,
      \LN_psum_ready[1][3]_34\ => \LN_psum_ready[1][3]_34\,
      \LN_psum_ready[1][4]_35\ => \LN_psum_ready[1][4]_35\,
      \LN_psum_ready[1][5]_36\ => \LN_psum_ready[1][5]_36\,
      \LN_psum_ready[1][6]_37\ => \LN_psum_ready[1][6]_37\,
      \LN_psum_ready[1][7]_38\ => \LN_psum_ready[1][7]_38\,
      \LN_psum_ready[1][8]_39\ => \LN_psum_ready[1][8]_39\,
      \LN_psum_ready[1][9]_40\ => \LN_psum_ready[1][9]_40\,
      \LN_psum_valid[2][0]_15\ => \LN_psum_valid[2][0]_15\,
      \LN_psum_valid[2][10]_25\ => \LN_psum_valid[2][10]_25\,
      \LN_psum_valid[2][11]_26\ => \LN_psum_valid[2][11]_26\,
      \LN_psum_valid[2][12]_27\ => \LN_psum_valid[2][12]_27\,
      \LN_psum_valid[2][1]_16\ => \LN_psum_valid[2][1]_16\,
      \LN_psum_valid[2][2]_17\ => \LN_psum_valid[2][2]_17\,
      \LN_psum_valid[2][3]_18\ => \LN_psum_valid[2][3]_18\,
      \LN_psum_valid[2][4]_19\ => \LN_psum_valid[2][4]_19\,
      \LN_psum_valid[2][5]_20\ => \LN_psum_valid[2][5]_20\,
      \LN_psum_valid[2][6]_21\ => \LN_psum_valid[2][6]_21\,
      \LN_psum_valid[2][7]_22\ => \LN_psum_valid[2][7]_22\,
      \LN_psum_valid[2][8]_23\ => \LN_psum_valid[2][8]_23\,
      \LN_psum_valid[2][9]_24\ => \LN_psum_valid[2][9]_24\,
      S(1) => u_PE_array_n_131,
      S(0) => u_PE_array_n_132,
      SR(0) => \^sr\(0),
      \cnt_reg[1]\ => u_PE_array_n_110,
      ctrl_psum_in_sel_LNorGIN_ctrl2arr(0) => ctrl_psum_in_sel_LNorGIN_ctrl2arr(26),
      \i___10_i_33\(1) => u_PE_array_n_150,
      \i___10_i_33\(0) => u_PE_array_n_151,
      \i___10_i_33_0\(1) => u_PE_array_n_164,
      \i___10_i_33_0\(0) => u_PE_array_n_165,
      \i___10_i_37\(11 downto 0) => o_wght_packet4(11 downto 0),
      \i___10_i_37_0\ => u_PE_array_n_166,
      \i___10_i_37_1\ => u_PE_array_n_167,
      \i___10_i_37_2\ => u_PE_array_n_168,
      \i___10_i_37_3\ => u_PE_array_n_169,
      \i___8_i_33\ => u_PE_array_n_146,
      \i___8_i_33_0\ => u_PE_array_n_147,
      \i___8_i_33_1\ => u_PE_array_n_148,
      \i___8_i_33_2\ => u_PE_array_n_149,
      \i___8_i_42\(11 downto 0) => o_ifmap_packet4(11 downto 0),
      \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0) => \ifmap_ready_PE2xbus_flatten[0]_31\(12 downto 0),
      \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0) => \ifmap_ready_PE2xbus_flatten[2]_46\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[0]_47\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[0]_47\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[1]_1\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[1]_1\(12 downto 0),
      \ifmap_valid_xbus2PE_flatten[2]_49\(12 downto 0) => \ifmap_valid_xbus2PE_flatten[2]_49\(12 downto 0),
      inst_valid_ctrl2arr => inst_valid_ctrl2arr,
      \p_0_in__1\ => \p_0_in__1\,
      psum_in_valid_ctrl2arr => psum_in_valid_ctrl2arr,
      \psum_in_valid_mux_select[1][0]_51\ => \psum_in_valid_mux_select[1][0]_51\,
      \psum_in_valid_mux_select[1][10]_61\ => \psum_in_valid_mux_select[1][10]_61\,
      \psum_in_valid_mux_select[1][11]_62\ => \psum_in_valid_mux_select[1][11]_62\,
      \psum_in_valid_mux_select[1][12]_63\ => \psum_in_valid_mux_select[1][12]_63\,
      \psum_in_valid_mux_select[1][1]_52\ => \psum_in_valid_mux_select[1][1]_52\,
      \psum_in_valid_mux_select[1][2]_53\ => \psum_in_valid_mux_select[1][2]_53\,
      \psum_in_valid_mux_select[1][3]_54\ => \psum_in_valid_mux_select[1][3]_54\,
      \psum_in_valid_mux_select[1][4]_55\ => \psum_in_valid_mux_select[1][4]_55\,
      \psum_in_valid_mux_select[1][5]_56\ => \psum_in_valid_mux_select[1][5]_56\,
      \psum_in_valid_mux_select[1][6]_57\ => \psum_in_valid_mux_select[1][6]_57\,
      \psum_in_valid_mux_select[1][7]_58\ => \psum_in_valid_mux_select[1][7]_58\,
      \psum_in_valid_mux_select[1][8]_59\ => \psum_in_valid_mux_select[1][8]_59\,
      \psum_in_valid_mux_select[1][9]_60\ => \psum_in_valid_mux_select[1][9]_60\,
      \psum_in_valid_xbus2PE_flatten[2]_29\(12 downto 0) => \psum_in_valid_xbus2PE_flatten[2]_29\(12 downto 0),
      psum_in_valid_ybus2xbus_flatten(1 downto 0) => psum_in_valid_ybus2xbus_flatten(2 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \state_reg[0]\ => u_PE_array_n_112,
      \state_reg[0]_0\ => u_PE_array_n_113,
      \state_reg[0]_1\ => u_PE_array_n_114,
      \state_reg[0]_2\ => u_PE_array_n_115,
      \state_reg[0]_3\ => u_PE_array_n_116,
      \state_reg[0]_4\ => u_PE_array_n_117,
      \tail_reg[4]\ => u_PE_array_n_55,
      \tail_reg[4]_0\ => u_PE_array_n_57,
      \tail_reg[4]_1\ => u_PE_array_n_59,
      \tail_reg[4]_10\ => u_PE_array_n_71,
      \tail_reg[4]_11\ => u_PE_array_n_73,
      \tail_reg[4]_12\ => u_PE_array_n_75,
      \tail_reg[4]_13\ => u_PE_array_n_77,
      \tail_reg[4]_14\ => u_PE_array_n_78,
      \tail_reg[4]_15\ => u_PE_array_n_79,
      \tail_reg[4]_16\ => u_PE_array_n_80,
      \tail_reg[4]_17\ => u_PE_array_n_81,
      \tail_reg[4]_18\ => u_PE_array_n_82,
      \tail_reg[4]_19\ => u_PE_array_n_84,
      \tail_reg[4]_2\ => u_PE_array_n_61,
      \tail_reg[4]_20\ => u_PE_array_n_86,
      \tail_reg[4]_21\ => u_PE_array_n_88,
      \tail_reg[4]_22\ => u_PE_array_n_90,
      \tail_reg[4]_23\ => u_PE_array_n_91,
      \tail_reg[4]_24\ => u_PE_array_n_92,
      \tail_reg[4]_25\ => u_PE_array_n_93,
      \tail_reg[4]_26\ => u_PE_array_n_94,
      \tail_reg[4]_27\ => u_PE_array_n_95,
      \tail_reg[4]_3\ => u_PE_array_n_63,
      \tail_reg[4]_4\ => u_PE_array_n_64,
      \tail_reg[4]_5\ => u_PE_array_n_65,
      \tail_reg[4]_6\ => u_PE_array_n_66,
      \tail_reg[4]_7\ => u_PE_array_n_67,
      \tail_reg[4]_8\ => u_PE_array_n_68,
      \tail_reg[4]_9\ => u_PE_array_n_69,
      \tail_reg[8]\ => u_PE_array_n_39,
      \tail_reg[8]_0\ => u_PE_array_n_40,
      \tail_reg[8]_1\ => u_PE_array_n_41,
      \tail_reg[8]_10\ => u_PE_array_n_53,
      \tail_reg[8]_11\ => u_PE_array_n_54,
      \tail_reg[8]_2\ => u_PE_array_n_42,
      \tail_reg[8]_3\ => u_PE_array_n_43,
      \tail_reg[8]_4\ => u_PE_array_n_47,
      \tail_reg[8]_5\ => u_PE_array_n_48,
      \tail_reg[8]_6\ => u_PE_array_n_49,
      \tail_reg[8]_7\ => u_PE_array_n_50,
      \tail_reg[8]_8\ => u_PE_array_n_51,
      \tail_reg[8]_9\ => u_PE_array_n_52,
      \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0) => \wght_ready_PE2xbus_flatten[1]_44\(12 downto 0),
      \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0) => \wght_ready_PE2xbus_flatten[2]_45\(12 downto 0),
      wght_ready_xbus2ybus_flatten(2 downto 0) => wght_ready_xbus2ybus_flatten(2 downto 0),
      \wght_valid_xbus2PE_flatten[0]_0\(12 downto 0) => \wght_valid_xbus2PE_flatten[0]_0\(12 downto 0),
      \wght_valid_xbus2PE_flatten[1]_48\(12 downto 0) => \wght_valid_xbus2PE_flatten[1]_48\(12 downto 0),
      \wght_valid_xbus2PE_flatten[2]_50\(12 downto 0) => \wght_valid_xbus2PE_flatten[2]_50\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0_eyeriss_top is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_eyeriss_top_0_0_eyeriss_top : entity is "eyeriss_top";
end design_1_eyeriss_top_0_0_eyeriss_top;

architecture STRUCTURE of design_1_eyeriss_top_0_0_eyeriss_top is
  signal core_done : STD_LOGIC;
  signal core_start : STD_LOGIC;
  signal u_eyeriss_wrapper_n_0 : STD_LOGIC;
begin
u_axi_lite_slave: entity work.design_1_eyeriss_top_0_0_axi_lite_slave
     port map (
      SR(0) => u_eyeriss_wrapper_n_0,
      i_core_start => core_start,
      o_core_done => core_done,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
u_eyeriss_wrapper: entity work.design_1_eyeriss_top_0_0_eyeriss_wrapper
     port map (
      SR(0) => u_eyeriss_wrapper_n_0,
      i_core_start => core_start,
      o_core_done => core_done,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_eyeriss_top_0_0 is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_eyeriss_top_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_eyeriss_top_0_0 : entity is "design_1_eyeriss_top_0_0,eyeriss_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_eyeriss_top_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_eyeriss_top_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_eyeriss_top_0_0 : entity is "eyeriss_top,Vivado 2023.1";
end design_1_eyeriss_top_0_0;

architecture STRUCTURE of design_1_eyeriss_top_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_eyeriss_top_0_0_eyeriss_top
     port map (
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
