Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 14 01:31:21 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.669        0.000                      0                   99        0.178        0.000                      0                   99        3.750        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.669        0.000                      0                   99        0.178        0.000                      0                   99        3.750        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.294ns (31.814%)  route 2.773ns (68.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.633     9.367    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y131         FDRE                                         r  lcu_ins/rstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    15.001    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  lcu_ins/rstate_reg[0]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.036    lcu_ins/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.294ns (31.814%)  route 2.773ns (68.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.633     9.367    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y131         FDRE                                         r  lcu_ins/rstate_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    15.001    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  lcu_ins/rstate_reg[7]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.036    lcu_ins/rstate_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.294ns (31.789%)  route 2.777ns (68.211%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.637     9.370    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
                         clock pessimism              0.299    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.059    lcu_ins/rstate_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.294ns (31.789%)  route 2.777ns (68.211%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.637     9.370    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[2]/C
                         clock pessimism              0.299    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.059    lcu_ins/rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.294ns (31.789%)  route 2.777ns (68.211%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.637     9.370    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578    15.000    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[3]/C
                         clock pessimism              0.299    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.059    lcu_ins/rstate_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.294ns (32.947%)  route 2.634ns (67.053%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.494     9.227    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[4]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.038    lcu_ins/rstate_reg[4]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.294ns (32.947%)  route 2.634ns (67.053%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.494     9.227    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[5]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.038    lcu_ins/rstate_reg[5]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/rstate_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.294ns (32.947%)  route 2.634ns (67.053%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.697     5.299    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  lcu_ins/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  lcu_ins/rstate_reg[1]/Q
                         net (fo=5, routed)           0.829     6.585    lcu_ins/Q[1]
    SLICE_X3Y131         LUT4 (Prop_lut4_I0_O)        0.152     6.737 f  lcu_ins/emp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.845     7.581    lcu_ins/emp_OBUF_inst_i_2_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.355     7.936 f  lcu_ins/emp_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.466     8.402    lcu_ins/emp_OBUF
    SLICE_X2Y133         LUT5 (Prop_lut5_I0_O)        0.331     8.733 r  lcu_ins/rstate[7]_i_1/O
                         net (fo=8, routed)           0.494     9.227    lcu_ins/rstate[7]_i_1_n_0
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[6]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y132         FDRE (Setup_fdre_C_CE)      -0.205    15.038    lcu_ins/rstate_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 sdu_ins/mask_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdu_ins/an_sel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.202ns (32.721%)  route 2.471ns (67.279%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.696     5.298    sdu_ins/clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  sdu_ins/mask_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  sdu_ins/mask_reg_reg[2]/Q
                         net (fo=11, routed)          1.181     6.899    sdu_ins/mask_reg_reg[2]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.327     7.226 r  sdu_ins/an_sel_reg[2]_i_4/O
                         net (fo=1, routed)           0.644     7.870    sdu_ins/an_sel_reg[2]_i_4_n_0
    SLICE_X4Y132         LUT4 (Prop_lut4_I0_O)        0.332     8.202 r  sdu_ins/an_sel_reg[2]_i_3/O
                         net (fo=3, routed)           0.646     8.848    sdu_ins/an_sel_reg[2]_i_3_n_0
    SLICE_X4Y132         LUT6 (Prop_lut6_I4_O)        0.124     8.972 r  sdu_ins/an_sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.972    sdu_ins/an_sel_reg[1]_i_1_n_0
    SLICE_X4Y132         FDRE                                         r  sdu_ins/an_sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    15.001    sdu_ins/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  sdu_ins/an_sel_reg_reg[1]/C
                         clock pessimism              0.276    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y132         FDRE (Setup_fdre_C_D)        0.031    15.273    sdu_ins/an_sel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 lcu_ins/rstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcu_ins/head_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.054ns (29.473%)  route 2.522ns (70.527%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.700     5.302    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  lcu_ins/rstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  lcu_ins/rstate_reg[5]/Q
                         net (fo=7, routed)           0.896     6.655    lcu_ins/valid[5]
    SLICE_X2Y132         LUT4 (Prop_lut4_I2_O)        0.146     6.801 f  lcu_ins/head[2]_i_3/O
                         net (fo=1, routed)           0.814     7.614    lcu_ins/head[2]_i_3_n_0
    SLICE_X2Y133         LUT5 (Prop_lut5_I4_O)        0.328     7.942 r  lcu_ins/head[2]_i_2/O
                         net (fo=2, routed)           0.812     8.754    lcu_ins/head[2]_i_2_n_0
    SLICE_X1Y132         LUT4 (Prop_lut4_I1_O)        0.124     8.878 r  lcu_ins/head[1]_i_1/O
                         net (fo=1, routed)           0.000     8.878    lcu_ins/head[1]_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  lcu_ins/head_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.581    15.003    lcu_ins/clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  lcu_ins/head_reg[1]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.029    15.272    lcu_ins/head_reg[1]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  6.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sdu_ins/mask_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdu_ins/mask_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.508    sdu_ins/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  sdu_ins/mask_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  sdu_ins/mask_reg_reg[0]/Q
                         net (fo=11, routed)          0.109     1.758    sdu_ins/mask_reg_reg[0]
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.048     1.806 r  sdu_ins/mask_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    sdu_ins/p_0_in[2]
    SLICE_X5Y130         FDRE                                         r  sdu_ins/mask_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     2.023    sdu_ins/clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  sdu_ins/mask_reg_reg[2]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.107     1.628    sdu_ins/mask_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sdu_ins/mask_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdu_ins/mask_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.508    sdu_ins/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  sdu_ins/mask_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  sdu_ins/mask_reg_reg[0]/Q
                         net (fo=11, routed)          0.110     1.759    sdu_ins/mask_reg_reg[0]
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.049     1.808 r  sdu_ins/mask_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    sdu_ins/p_0_in[3]
    SLICE_X5Y130         FDRE                                         r  sdu_ins/mask_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     2.023    sdu_ins/clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  sdu_ins/mask_reg_reg[3]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.104     1.625    sdu_ins/mask_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMC/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMD32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMC_D1/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMS32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMS32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMD/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcu_ins/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ins/regfile_reg_r2_0_7_0_3/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.741%)  route 0.367ns (72.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.512    lcu_ins/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  lcu_ins/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  lcu_ins/tail_reg[1]/Q
                         net (fo=26, routed)          0.367     2.021    reg_ins/regfile_reg_r2_0_7_0_3/ADDRD1
    SLICE_X2Y131         RAMS32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     2.027    reg_ins/regfile_reg_r2_0_7_0_3/WCLK
    SLICE_X2Y131         RAMS32                                       r  reg_ins/regfile_reg_r2_0_7_0_3/RAMD_D1/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.833    reg_ins/regfile_reg_r2_0_7_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y132    lcu_ins/deq_r1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y132    lcu_ins/deq_r2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y132    lcu_ins/enq_r1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y132    lcu_ins/enq_r2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y133    lcu_ins/head_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y132    lcu_ins/head_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y132    lcu_ins/head_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y131    lcu_ins/rstate_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y130    lcu_ins/rstate_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    reg_ins/regfile_reg_r1_0_7_0_3/RAMC/CLK



