// Seed: 918449876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  assign module_1.id_16 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_6 = 1'b0;
endmodule
module module_1 #(
    parameter id_20 = 32'd28,
    parameter id_5  = 32'd57,
    parameter id_8  = 32'd4
) (
    input tri id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply1 _id_5,
    output tri id_6,
    input wire id_7,
    input wire _id_8,
    input supply0 id_9,
    output logic id_10,
    input uwire id_11
);
  assign id_1 = 1;
  wire [~  id_5 : id_8] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire [1 'b0 : 1] id_14;
  generate
    genvar id_15;
  endgenerate
  for (id_16 = id_11; id_16; id_16 = -1) begin : LABEL_0
    for (id_17 = id_16; (id_7); id_10 = -1) begin : LABEL_1
      wire id_18;
    end
  end
  logic [-1 : -1  ||  -1] id_19;
  ;
  wire _id_20;
  ;
  id_21 :
  assert property (@(posedge 1 !== id_9) 1'b0)
  else $signed(99);
  ;
  always @(posedge id_13 or id_16) id_19[(id_20)] = -1 - id_11;
  wire id_22;
endmodule
