v1
GXB_MERGING,PLL Output Counter,132334,Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER,Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,14849,Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0,Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0,
