<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetRegisterClass Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1TargetRegisterClass-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterClass Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterClass:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterClass__coll__graph.png" border="0" usemap="#llvm_1_1TargetRegisterClass_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a54bad443892b02e3fc9ebd886e4e0110"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</td></tr>
<tr class="separator:a54bad443892b02e3fc9ebd886e4e0110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4e9a74fe208e78ff5260dded00a286"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#abc4e9a74fe208e78ff5260dded00a286">const_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</td></tr>
<tr class="separator:abc4e9a74fe208e78ff5260dded00a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ffdaac072d45ad155d59dab129d2311"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> = <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *</td></tr>
<tr class="separator:a0ffdaac072d45ad155d59dab129d2311"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a32a8b65536822d50171455a6baa81da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a32a8b65536822d50171455a6baa81da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class ID number.  <a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">More...</a><br /></td></tr>
<tr class="separator:a32a8b65536822d50171455a6baa81da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39f39f7451b8556a479efc27ad2a149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae39f39f7451b8556a479efc27ad2a149"><td class="mdescLeft">&#160;</td><td class="mdescRight">begin/end - Return all of the registers in this class.  <a href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">More...</a><br /></td></tr>
<tr class="separator:ae39f39f7451b8556a479efc27ad2a149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881bc79908403b2d42dc1c4377e5cbb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a881bc79908403b2d42dc1c4377e5cbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140a96e49ab5e53e99c3233291d98eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a140a96e49ab5e53e99c3233291d98eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers in this class.  <a href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">More...</a><br /></td></tr>
<tr class="separator:a140a96e49ab5e53e99c3233291d98eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cac137734c6a529d531d011a32e9f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;::<a class="el" href="classllvm_1_1TargetRegisterClass.html#abc4e9a74fe208e78ff5260dded00a286">const_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">getRegisters</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af1cac137734c6a529d531d011a32e9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cd0fd35859157ba99c4206679d3824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad4cd0fd35859157ba99c4206679d3824">getRegister</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad4cd0fd35859157ba99c4206679d3824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the specified register in the class.  <a href="classllvm_1_1TargetRegisterClass.html#ad4cd0fd35859157ba99c4206679d3824">More...</a><br /></td></tr>
<tr class="separator:ad4cd0fd35859157ba99c4206679d3824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b6974966381f08079722f2258a0039"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">contains</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a60b6974966381f08079722f2258a0039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is included in this register class.  <a href="classllvm_1_1TargetRegisterClass.html#a60b6974966381f08079722f2258a0039">More...</a><br /></td></tr>
<tr class="separator:a60b6974966381f08079722f2258a0039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0ccc3903ae5fedb32c51eb99d479ca"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#aca0ccc3903ae5fedb32c51eb99d479ca">contains</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Reg1, <a class="el" href="classllvm_1_1Register.html">Register</a> Reg2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0ccc3903ae5fedb32c51eb99d479ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if both registers are in this class.  <a href="classllvm_1_1TargetRegisterClass.html#aca0ccc3903ae5fedb32c51eb99d479ca">More...</a><br /></td></tr>
<tr class="separator:aca0ccc3903ae5fedb32c51eb99d479ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81039a93caf12aa52e19c054223cd13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">getCopyCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad81039a93caf12aa52e19c054223cd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cost of copying a value between two registers in this class.  <a href="classllvm_1_1TargetRegisterClass.html#ad81039a93caf12aa52e19c054223cd13">More...</a><br /></td></tr>
<tr class="separator:ad81039a93caf12aa52e19c054223cd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b1cbd38847abc3e56eca6df316d5a1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a68b1cbd38847abc3e56eca6df316d5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this register class may be used to create virtual registers.  <a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">More...</a><br /></td></tr>
<tr class="separator:a68b1cbd38847abc3e56eca6df316d5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5870d927668bd2f44e70afa77ffdd4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9a5870d927668bd2f44e70afa77ffdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <a href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">More...</a><br /></td></tr>
<tr class="separator:a9a5870d927668bd2f44e70afa77ffdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea8ce186fc4a70ad542e74d015d84ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ea8ce186fc4a70ad542e74d015d84ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RC is a sub-class of or equal to this class.  <a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">More...</a><br /></td></tr>
<tr class="separator:a8ea8ce186fc4a70ad542e74d015d84ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75138bd1bc4e6051fde2290ee928d12"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ac75138bd1bc4e6051fde2290ee928d12">hasSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac75138bd1bc4e6051fde2290ee928d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <a href="classllvm_1_1TargetRegisterClass.html#ac75138bd1bc4e6051fde2290ee928d12">More...</a><br /></td></tr>
<tr class="separator:ac75138bd1bc4e6051fde2290ee928d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee1c3236731101b249f6eeffd8cd7ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abee1c3236731101b249f6eeffd8cd7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RC is a super-class of or equal to this class.  <a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">More...</a><br /></td></tr>
<tr class="separator:abee1c3236731101b249f6eeffd8cd7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4043aedf891c4b3fa09fa5b5ef29c0fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4043aedf891c4b3fa09fa5b5ef29c0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit vector of subclasses, including this one.  <a href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">More...</a><br /></td></tr>
<tr class="separator:a4043aedf891c4b3fa09fa5b5ef29c0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1636120950e092664b4a9b020e91584"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#aa1636120950e092664b4a9b020e91584">getSuperRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa1636120950e092664b4a9b020e91584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0-terminated list of sub-register indices that project some super-register class into this register class.  <a href="classllvm_1_1TargetRegisterClass.html#aa1636120950e092664b4a9b020e91584">More...</a><br /></td></tr>
<tr class="separator:aa1636120950e092664b4a9b020e91584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeafc6368d78fec23ce328e7ecad4316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">getSuperClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abeafc6368d78fec23ce328e7ecad4316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a NULL-terminated list of super-classes.  <a href="classllvm_1_1TargetRegisterClass.html#abeafc6368d78fec23ce328e7ecad4316">More...</a><br /></td></tr>
<tr class="separator:abeafc6368d78fec23ce328e7ecad4316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace997e272fac89816c54b98c69b118ee"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ace997e272fac89816c54b98c69b118ee">isASubClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ace997e272fac89816c54b98c69b118ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <a href="classllvm_1_1TargetRegisterClass.html#ace997e272fac89816c54b98c69b118ee">More...</a><br /></td></tr>
<tr class="separator:ace997e272fac89816c54b98c69b118ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb88445e6e87a1ea5f88bed35d1073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">getRawAllocationOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa7fb88445e6e87a1ea5f88bed35d1073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the preferred order for allocating registers from this register class in MF.  <a href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">More...</a><br /></td></tr>
<tr class="separator:aa7fb88445e6e87a1ea5f88bed35d1073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">getLaneMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the combination of all lane masks of register in this class.  <a href="classllvm_1_1TargetRegisterClass.html#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">More...</a><br /></td></tr>
<tr class="separator:ac4b4e4e2660b0fcd4f92c1d35c29d1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ab67affb87d0ac718bdda5ebe40a7327d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a></td></tr>
<tr class="separator:ab67affb87d0ac718bdda5ebe40a7327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73df27bcdf64385e1752f65741552fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a></td></tr>
<tr class="separator:af73df27bcdf64385e1752f65741552fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d7f9c9e61be17dae283679fa67121a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a></td></tr>
<tr class="separator:ab5d7f9c9e61be17dae283679fa67121a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0363c6cc08fe464f66f9e53239bb35e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a></td></tr>
<tr class="separator:a0363c6cc08fe464f66f9e53239bb35e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33e9f6afa3710617ba9cc7396209f4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">AllocationPriority</a></td></tr>
<tr class="memdesc:ad33e9f6afa3710617ba9cc7396209f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Classes with a higher priority value are assigned first by register allocators using a greedy heuristic.  <a href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">More...</a><br /></td></tr>
<tr class="separator:ad33e9f6afa3710617ba9cc7396209f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d429efd1c7b47b6045ae08a72acfe4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a9d429efd1c7b47b6045ae08a72acfe4c">GlobalPriority</a></td></tr>
<tr class="separator:a9d429efd1c7b47b6045ae08a72acfe4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc1ce48e42ab86c1419314bef07f00b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a></td></tr>
<tr class="memdesc:a1cc1ce48e42ab86c1419314bef07f00b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable target specific flags.  <a href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">More...</a><br /></td></tr>
<tr class="separator:a1cc1ce48e42ab86c1419314bef07f00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f091eb46b984dbf525c6ac041f6af95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a></td></tr>
<tr class="memdesc:a5f091eb46b984dbf525c6ac041f6af95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the class supports two (or more) disjunct subregister indices.  <a href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">More...</a><br /></td></tr>
<tr class="separator:a5f091eb46b984dbf525c6ac041f6af95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf30ddf5feeccddcf0e890fc9022ec4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#abf30ddf5feeccddcf0e890fc9022ec4d">CoveredBySubRegs</a></td></tr>
<tr class="memdesc:abf30ddf5feeccddcf0e890fc9022ec4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether a combination of subregisters can cover every register in the class.  <a href="classllvm_1_1TargetRegisterClass.html#abf30ddf5feeccddcf0e890fc9022ec4d">More...</a><br /></td></tr>
<tr class="separator:abf30ddf5feeccddcf0e890fc9022ec4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d6a2e711761c45ec00b4768e2d575e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a></td></tr>
<tr class="separator:a67d6a2e711761c45ec00b4768e2d575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bb09e28b808781d55d70d004502d23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a00bb09e28b808781d55d70d004502d23">OrderFunc</a> )(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="separator:a00bb09e28b808781d55d70d004502d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">45</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="abc4e9a74fe208e78ff5260dded00a286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4e9a74fe208e78ff5260dded00a286">&#9670;&nbsp;</a></span>const_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetRegisterClass.html#abc4e9a74fe208e78ff5260dded00a286">llvm::TargetRegisterClass::const_iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00048">48</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a54bad443892b02e3fc9ebd886e4e0110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bad443892b02e3fc9ebd886e4e0110">&#9670;&nbsp;</a></span>iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">llvm::TargetRegisterClass::iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00047">47</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a0ffdaac072d45ad155d59dab129d2311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ffdaac072d45ad155d59dab129d2311">&#9670;&nbsp;</a></span>sc_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">llvm::TargetRegisterClass::sc_iterator</a> =  <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00049">49</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ae39f39f7451b8556a479efc27ad2a149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39f39f7451b8556a479efc27ad2a149">&#9670;&nbsp;</a></span>begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> llvm::TargetRegisterClass::begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>begin/end - Return all of the registers in this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00078">78</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00052">llvm::MCRegisterClass::begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01995">allocateSGPR32InputImpl()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00202">getRawAllocationOrder()</a>, and <a class="el" href="InlineAsmLowering_8cpp_source.html#l00080">getRegistersForValue()</a>.</p>

</div>
</div>
<a id="a60b6974966381f08079722f2258a0039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b6974966381f08079722f2258a0039">&#9670;&nbsp;</a></span>contains() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register is included in this register class. </p>
<p>This does not include virtual registers. </p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: Historically this function has returned false when given vregs but it should probably only receive physical registers</p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">96</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00068">llvm::MCRegisterClass::contains()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00057">addHints()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">canFoldCopy()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02321">llvm::PPCInstrInfo::ClobbersPredicate()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00790">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02063">estimateRSStackSizeLimit()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00076">llvm::M68kRegisterInfo::getMatchingMegaReg()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00085">llvm::M68kRegisterInfo::getMaximalPhysRegClass()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00561">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00970">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57739">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01571">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00755">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="MCInstPrinter_8cpp_source.html#l00063">matchAliasCondition()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00534">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00379">llvm::SystemZRegisterInfo::shouldCoalesce()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01175">UpdateOperandRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="aca0ccc3903ae5fedb32c51eb99d479ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0ccc3903ae5fedb32c51eb99d479ca">&#9670;&nbsp;</a></span>contains() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if both registers are in this class. </p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: Historically this function has returned false when given a vregs but it should probably only receive physical registers</p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00105">105</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00120">llvm::Register::asMCReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00068">llvm::MCRegisterClass::contains()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

</div>
</div>
<a id="a881bc79908403b2d42dc1c4377e5cbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881bc79908403b2d42dc1c4377e5cbb6">&#9670;&nbsp;</a></span>end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> llvm::TargetRegisterClass::end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00079">79</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00053">llvm::MCRegisterClass::end()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="InlineAsmLowering_8cpp_source.html#l00080">getRegistersForValue()</a>.</p>

</div>
</div>
<a id="ad81039a93caf12aa52e19c054223cd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81039a93caf12aa52e19c054223cd13">&#9670;&nbsp;</a></span>getCopyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::TargetRegisterClass::getCopyCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the cost of copying a value between two registers in this class. </p>
<p>A negative number means the register class is very expensive to copy e.g. status flag register classes. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00116">116</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00091">llvm::MCRegisterClass::getCopyCost()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l13188">llvm::SITargetLowering::checkForPhysRegDependency()</a>.</p>

</div>
</div>
<a id="a32a8b65536822d50171455a6baa81da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a8b65536822d50171455a6baa81da7">&#9670;&nbsp;</a></span>getID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterClass::getID </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class ID number. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">74</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00048">llvm::MCRegisterClass::getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00976">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02848">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00130">llvm::HexagonEvaluator::composeWithSubRegIndex()</a>, <a class="el" href="RegisterBank_8cpp_source.html#l00061">llvm::RegisterBank::covers()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02075">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00067">llvm::HexagonRegisterInfo::getCallerSavedRegs()</a>, <a class="el" href="WebAssemblyUtilities_8cpp_source.html#l00183">llvm::WebAssembly::getCopyOpcodeForRegClass()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00421">llvm::HexagonRegisterInfo::getHexagonSubRegIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00256">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00970">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SPIRVRegisterBankInfo_8cpp_source.html#l00028">llvm::SPIRVRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00177">llvm::ARMRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00079">llvm::MipsRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00032">llvm::PPCRegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00237">llvm::AArch64RegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00760">llvm::TargetRegisterInfo::getRegClassInfo()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00067">llvm::MipsRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00634">llvm::PPCRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00258">llvm::X86RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00913">llvm::AArch64RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00299">llvm::ARMBaseRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02948">llvm::SIRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">hasSubClassEq()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00106">INITIALIZE_PASS()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00272">isTileDef()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00426">isTileRegDef()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00675">llvm::X86RegisterInfo::isTileRegisterClass()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00049">llvm::SPIRVInstrInfo::isTypeDeclInstr()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00607">IsWritingToVCCR()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00773">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00318">llvm::ResourcePriorityQueue::rawRegPressureDelta()</a>, <a class="el" href="WebAssemblyTypeUtilities_8cpp_source.html#l00172">llvm::WebAssembly::regClassToValType()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00459">llvm::ResourcePriorityQueue::scheduledNode()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00353">llvm::HexagonRegisterInfo::shouldCoalesce()</a>, and <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00969">llvm::AArch64RegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a id="ac4b4e4e2660b0fcd4f92c1d35c29d1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">&#9670;&nbsp;</a></span>getLaneMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterClass::getLaneMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the combination of all lane masks of register in this class. </p>
<p>The lane masks of the registers are the combination of all lane masks of their subregisters. Returns 1 if there are no subregisters. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00209">209</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">LaneMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00497">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>.</p>

</div>
</div>
<a id="a140a96e49ab5e53e99c3233291d98eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140a96e49ab5e53e99c3233291d98eb4">&#9670;&nbsp;</a></span>getNumRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::TargetRegisterClass::getNumRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of registers in this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00082">82</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00057">llvm::MCRegisterClass::getNumRegs()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00204">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00068">constrainRegClass()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00085">llvm::M68kRegisterInfo::getMaximalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00202">getRawAllocationOrder()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00106">llvm::M68kRegisterInfo::getRegisterOrder()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, and <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00379">llvm::SystemZRegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a id="aa7fb88445e6e87a1ea5f88bed35d1073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fb88445e6e87a1ea5f88bed35d1073">&#9670;&nbsp;</a></span>getRawAllocationOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt; llvm::TargetRegisterClass::getRawAllocationOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the preferred order for allocating registers from this register class in MF. </p>
<p>The raw order comes directly from the .td file and may include reserved registers that are not allocatable. <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> allocators should also make sure to allocate callee-saved registers only after all the volatiles are used. The <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> class provides filtered allocation orders with callee-saved registers moved to the end.</p>
<p>The <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> argument can be used to tune the allocatable registers based on the characteristics of the function, subtarget, or other criteria.</p>
<p>By default, this method returns all registers in the class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00202">202</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00078">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00082">getNumRegs()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00071">OrderFunc</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00248">getAllocatableSetForRC()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00592">llvm::RegScavenger::scavengeRegisterBackwards()</a>.</p>

</div>
</div>
<a id="ad4cd0fd35859157ba99c4206679d3824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cd0fd35859157ba99c4206679d3824">&#9670;&nbsp;</a></span>getRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::TargetRegisterClass::getRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the specified register in the class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00090">90</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00061">llvm::MCRegisterClass::getRegister()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00106">llvm::M68kRegisterInfo::getRegisterOrder()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02522">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a id="af1cac137734c6a529d531d011a32e9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cac137734c6a529d531d011a32e9f6">&#9670;&nbsp;</a></span>getRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt;::<a class="el" href="classllvm_1_1TargetRegisterClass.html#abc4e9a74fe208e78ff5260dded00a286">const_iterator</a>&gt; llvm::TargetRegisterClass::getRegisters </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00085">85</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00052">llvm::MCRegisterClass::begin()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00053">llvm::MCRegisterClass::end()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00414">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>.</p>

</div>
</div>
<a id="a4043aedf891c4b3fa09fa5b5ef29c0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4043aedf891c4b3fa09fa5b5ef29c0fd">&#9670;&nbsp;</a></span>getSubClassMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* llvm::TargetRegisterClass::getSubClassMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a bit vector of subclasses, including this one. </p>
<p>The vector is indexed by class IDs.</p>
<p>To use it, consider the returned array as a chunk of memory that contains an array of bits of size NumRegClasses. Each 32-bit chunk contains a bitset of the ID of the subclasses in big-endian style. I.e., the representation of the memory from left to right at the bit level looks like: [31 30 ... 1 0] [ 63 62 ... 33 32] ... [ XXX NumRegClasses NumRegClasses - 1 ... ] Where the number represents the class ID and XXX bits that should be ignored.</p>
<p>See the implementation of hasSubClassEq for an example of how it can be used. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00161">161</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">SubClassMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00195">llvm::TargetRegisterInfo::getAllocatableClass()</a>.</p>

</div>
</div>
<a id="abeafc6368d78fec23ce328e7ecad4316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeafc6368d78fec23ce328e7ecad4316">&#9670;&nbsp;</a></span>getSuperClasses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> llvm::TargetRegisterClass::getSuperClasses </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a NULL-terminated list of super-classes. </p>
<p>The classes are ordered by ID which is also a topological ordering from large to small classes. The list does NOT include the current class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00179">179</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00070">SuperClasses</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00421">llvm::HexagonRegisterInfo::getHexagonSubRegIndex()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00110">llvm::X86RegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00679">llvm::PPCRegisterInfo::getLargestLegalSuperClass()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00256">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>.</p>

</div>
</div>
<a id="aa1636120950e092664b4a9b020e91584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1636120950e092664b4a9b020e91584">&#9670;&nbsp;</a></span>getSuperRegIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a>* llvm::TargetRegisterClass::getSuperRegIndices </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a 0-terminated list of sub-register indices that project some super-register class into this register class. </p>
<p>The list has an entry for each Idx such that:</p>
<p>There exists SuperRC where: For all Reg in SuperRC: this-&gt;contains(Reg:Idx) </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00172">172</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">SuperRegIndices</a>.</p>

</div>
</div>
<a id="a9a5870d927668bd2f44e70afa77ffdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5870d927668bd2f44e70afa77ffdd4">&#9670;&nbsp;</a></span>hasSubClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSubClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">124</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">hasSubClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00085">llvm::M68kRegisterInfo::getMaximalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">llvm::TargetRegisterInfo::getMinimalPhysRegClassLLT()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">hasSuperClass()</a>.</p>

</div>
</div>
<a id="a8ea8ce186fc4a70ad542e74d015d84ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea8ce186fc4a70ad542e74d015d84ed">&#9670;&nbsp;</a></span>hasSubClassEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSubClassEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RC is a sub-class of or equal to this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">129</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">SubClassMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">canFoldCopy()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02816">llvm::SIRegisterInfo::getCompatibleSubRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">hasSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">hasSuperClassEq()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07887">llvm::SIInstrInfo::isBufferSMRD()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01175">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a id="ac75138bd1bc4e6051fde2290ee928d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75138bd1bc4e6051fde2290ee928d12">&#9670;&nbsp;</a></span>hasSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">136</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00124">hasSubClass()</a>.</p>

</div>
</div>
<a id="abee1c3236731101b249f6eeffd8cd7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee1c3236731101b249f6eeffd8cd7ba">&#9670;&nbsp;</a></span>hasSuperClassEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::hasSuperClassEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if RC is a super-class of or equal to this class. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">141</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">hasSubClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08312">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00168">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57717">isFRClass()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57707">isGRClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03128">llvm::SIRegisterInfo::isProperlyAlignedRC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l57728">isVKClass()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00107">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01068">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00379">llvm::SystemZRegisterInfo::shouldCoalesce()</a>, and <a class="el" href="X86RegisterInfo_8cpp_source.html#l00217">llvm::X86RegisterInfo::shouldRewriteCopySrc()</a>.</p>

</div>
</div>
<a id="a68b1cbd38847abc3e56eca6df316d5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b1cbd38847abc3e56eca6df316d5a1">&#9670;&nbsp;</a></span>isAllocatable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::isAllocatable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this register class may be used to create virtual registers. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">120</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00095">llvm::MCRegisterClass::isAllocatable()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00195">llvm::TargetRegisterInfo::getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00248">getAllocatableSetForRC()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00057">llvm::MachineRegisterInfo::setRegClass()</a>.</p>

</div>
</div>
<a id="ace997e272fac89816c54b98c69b118ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace997e272fac89816c54b98c69b118ee">&#9670;&nbsp;</a></span>isASubClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::TargetRegisterClass::isASubClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00185">185</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00070">SuperClasses</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad33e9f6afa3710617ba9cc7396209f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33e9f6afa3710617ba9cc7396209f4b">&#9670;&nbsp;</a></span>AllocationPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t llvm::TargetRegisterClass::AllocationPriority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Classes with a higher priority value are assigned first by register allocators using a greedy heuristic. </p>
<p>The value is in the range [0,31]. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00058">58</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="abf30ddf5feeccddcf0e890fc9022ec4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf30ddf5feeccddcf0e890fc9022ec4d">&#9670;&nbsp;</a></span>CoveredBySubRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> bool llvm::TargetRegisterClass::CoveredBySubRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether a combination of subregisters can cover every register in the class. </p>
<p>See also the CoveredBySubRegs description in Target.td. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00069">69</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>.</p>

</div>
</div>
<a id="a9d429efd1c7b47b6045ae08a72acfe4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d429efd1c7b47b6045ae08a72acfe4c">&#9670;&nbsp;</a></span>GlobalPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> bool llvm::TargetRegisterClass::GlobalPriority</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00061">61</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5f091eb46b984dbf525c6ac041f6af95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f091eb46b984dbf525c6ac041f6af95">&#9670;&nbsp;</a></span>HasDisjunctSubRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> bool llvm::TargetRegisterClass::HasDisjunctSubRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether the class supports two (or more) disjunct subregister indices. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">66</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00226">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a0363c6cc08fe464f66f9e53239bb35e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0363c6cc08fe464f66f9e53239bb35e3">&#9670;&nbsp;</a></span>LaneMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> llvm::TargetRegisterClass::LaneMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">55</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00209">getLaneMask()</a>, <a class="el" href="RDFCopy_8cpp_source.html#l00101">llvm::rdf::CopyPropagation::run()</a>, and <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>.</p>

</div>
</div>
<a id="ab67affb87d0ac718bdda5ebe40a7327d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab67affb87d0ac718bdda5ebe40a7327d">&#9670;&nbsp;</a></span>MC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>* llvm::TargetRegisterClass::MC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">52</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00078">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00079">end()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00116">getCopyCost()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">getID()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00082">getNumRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00090">getRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00085">getRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02884">llvm::SIRegisterInfo::getRegSplitParts()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">isAllocatable()</a>.</p>

</div>
</div>
<a id="a00bb09e28b808781d55d70d004502d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bb09e28b808781d55d70d004502d23">&#9670;&nbsp;</a></span>OrderFunc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt;(* llvm::TargetRegisterClass::OrderFunc) (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00071">71</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00202">getRawAllocationOrder()</a>.</p>

</div>
</div>
<a id="af73df27bcdf64385e1752f65741552fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73df27bcdf64385e1752f65741552fd">&#9670;&nbsp;</a></span>SubClassMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* llvm::TargetRegisterClass::SubClassMask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">53</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00161">getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00129">hasSubClassEq()</a>.</p>

</div>
</div>
<a id="a67d6a2e711761c45ec00b4768e2d575e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d6a2e711761c45ec00b4768e2d575e">&#9670;&nbsp;</a></span>SuperClasses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0ffdaac072d45ad155d59dab129d2311">sc_iterator</a> llvm::TargetRegisterClass::SuperClasses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00070">70</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00179">getSuperClasses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00185">isASubClass()</a>.</p>

</div>
</div>
<a id="ab5d7f9c9e61be17dae283679fa67121a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d7f9c9e61be17dae283679fa67121a">&#9670;&nbsp;</a></span>SuperRegIndices</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint16__t.html">uint16_t</a>* llvm::TargetRegisterClass::SuperRegIndices</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">54</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00172">getSuperRegIndices()</a>.</p>

</div>
</div>
<a id="a1cc1ce48e42ab86c1419314bef07f00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc1ce48e42ab86c1419314bef07f00b">&#9670;&nbsp;</a></span>TSFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t llvm::TargetRegisterClass::TSFlags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable target specific flags. </p>

<p class="definition">Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">64</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00223">llvm::SIRegisterInfo::hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00228">llvm::SIRegisterInfo::hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00218">llvm::SIRegisterInfo::hasVGPRs()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:52:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
