entity aula1 is
  port (A,B,C : in bit; 
         x,y  : OUT bit);
end aula1;


Architecture CKT of aula1 is

Signal m,n : bit;
begin 
  
  m <= A and B;   
  
  n <= B or C;
  
  x <= m xor n;
  
  y  <= n; 
  
  
  
end CKT;