#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr  9 17:52:44 2024
# Process ID: 20128
# Current directory: C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.runs/LED_PR_Led_SAXI_01_0_0_synth_1
# Command line: vivado.exe -log LED_PR_Led_SAXI_01_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_PR_Led_SAXI_01_0_0.tcl
# Log file: C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.runs/LED_PR_Led_SAXI_01_0_0_synth_1/LED_PR_Led_SAXI_01_0_0.vds
# Journal file: C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.runs/LED_PR_Led_SAXI_01_0_0_synth_1\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
source LED_PR_Led_SAXI_01_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 442.109 ; gain = 162.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VProject/Attempt_2_09-04-2024/ip_repo/Led_SAXI_01_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: LED_PR_Led_SAXI_01_0_0
Command: synth_design -top LED_PR_Led_SAXI_01_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.438 ; gain = 411.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_PR_Led_SAXI_01_0_0' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ip/LED_PR_Led_SAXI_01_0_0/synth/LED_PR_Led_SAXI_01_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Led_SAXI_01_v1_0' declared at 'c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0.vhd:5' bound to instance 'U0' of component 'Led_SAXI_01_v1_0' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ip/LED_PR_Led_SAXI_01_0_0/synth/LED_PR_Led_SAXI_01_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Led_SAXI_01_v1_0' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Led_SAXI_01_v1_0_S_AXI' declared at 'c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:5' bound to instance 'Led_SAXI_01_v1_0_S_AXI_inst' of component 'Led_SAXI_01_v1_0_S_AXI' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Led_SAXI_01_v1_0_S_AXI' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:364]
WARNING: [Synth 8-614] signal 'SecondCounter' is read in the process but is not in the sensitivity list [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:396]
WARNING: [Synth 8-614] signal 'SecClk' is read in the process but is not in the sensitivity list [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:396]
INFO: [Synth 8-3491] module 'Led_Button' declared at 'c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_Button.vhd:34' bound to instance 'led_0' of component 'Led_Button' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:408]
INFO: [Synth 8-638] synthesizing module 'Led_Button' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_Button.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Led_Button' (0#1) [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_Button.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Led_SAXI_01_v1_0_S_AXI' (0#1) [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Led_SAXI_01_v1_0' (0#1) [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'LED_PR_Led_SAXI_01_0_0' (0#1) [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ip/LED_PR_Led_SAXI_01_0_0/synth/LED_PR_Led_SAXI_01_0_0.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:228]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Led_SAXI_01_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Led_SAXI_01_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Led_SAXI_01_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Led_SAXI_01_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Led_SAXI_01_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Led_SAXI_01_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.414 ; gain = 507.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.414 ; gain = 507.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.414 ; gain = 507.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1381.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1491.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1491.879 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'SecClk_reg' [c:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.gen/sources_1/bd/LED_PR/ipshared/cd7f/hdl/Led_SAXI_01_v1_0_S_AXI.vhd:402]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module LED_PR_Led_SAXI_01_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module LED_PR_Led_SAXI_01_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module LED_PR_Led_SAXI_01_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module LED_PR_Led_SAXI_01_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module LED_PR_Led_SAXI_01_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module LED_PR_Led_SAXI_01_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     4|
|3     |LUT2   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |    19|
|6     |LUT5   |    28|
|7     |LUT6   |    20|
|8     |FDRE   |   165|
|9     |FDSE   |     3|
|10    |LD     |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.879 ; gain = 507.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.879 ; gain = 617.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1491.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1491.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: 6dbd4c3
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1491.879 ; gain = 1014.707
INFO: [Common 17-1381] The checkpoint 'C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.runs/LED_PR_Led_SAXI_01_0_0_synth_1/LED_PR_Led_SAXI_01_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP LED_PR_Led_SAXI_01_0_0, cache-ID = 5d96fa4507216951
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/VProject/Attempt_2_09-04-2024/SAXI_MB_PR_01/SAXI_MB_PR_01.runs/LED_PR_Led_SAXI_01_0_0_synth_1/LED_PR_Led_SAXI_01_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_PR_Led_SAXI_01_0_0_utilization_synth.rpt -pb LED_PR_Led_SAXI_01_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 17:53:36 2024...
