<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="fcc_combined" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="x" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="x" hw_bitwidth="16" hw_size_or_depth="1000">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="dx" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="dx" hw_bitwidth="16" hw_size_or_depth="1000">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="2" access_type="rw" src_name="wt" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="3" access_type="rw" src_name="dwt" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="4" access_type="rw" src_name="b" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="5" access_type="rw" src_name="db" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="6" access_type="rw" src_name="y" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="y" hw_bitwidth="16" hw_size_or_depth="1000">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="dy" src_type="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1000">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="dy" hw_bitwidth="16" hw_size_or_depth="1000">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="xdim" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="ydim" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="fwprop" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CRTL_BUS" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
