Analysis & Synthesis report for Lab1Demo
Sun Dec 14 13:03:29 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Dec 14 13:03:29 2025           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; Lab1Demo                                    ;
; Top-level Entity Name       ; main                                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |main|CLK_31P5:inst7 ; CLK_31P5.v      ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 14 13:03:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 14 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/game_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv
    Info (12023): Found entity 1: smiley_move File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/smiley_move.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf
    Info (12023): Found entity 1: Smiley_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv
    Info (12023): Found entity 1: square_Hart_object File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/square_Hart_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv
    Info (12023): Found entity 1: HartsMatrixBitMap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/HartsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf
    Info (12023): Found entity 1: HART_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf
    Info (12023): Found entity 1: TOP_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv
    Info (12023): Found entity 1: random File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/KEYBOARDX/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file kbdintf.qxp
    Info (12023): Found entity 1: KBDINTF File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/KBDINTF.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/mili_sec_counter.sv
    Info (12023): Found entity 1: Mili_sec_counter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/Mili_sec_counter.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/melody_player_1.sv
    Info (12023): Found entity 1: melody_player_1 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/melody_player_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/jukebox1.sv
    Info (12023): Found entity 1: JukeBox1 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/JukeBox1.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/SinTable.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv
    Info (12023): Found entity 1: i2c File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv
    Info (12023): Found entity 1: DualSerial2parallel File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv
    Info (12023): Found entity 1: CLOCK_500 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5.v
    Info (12023): Found entity 1: CLK_31P5 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v
    Info (12023): Found entity 1: CLK_31P5_0002 File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/myconstant.sv
    Info (12023): Found entity 1: MyConstant File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/MyConstant.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/old_objects_mux.sv
    Info (12023): Found entity 1: old_objects_mux File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/old_objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd_old.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD_old
Info (12021): Found 1 design units, including 1 entities, in source file gamecontrol/stagecontroller.sv
    Info (12023): Found entity 1: StageController File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/GameControl/StageController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stages/mainmenu.sv
    Info (12023): Found entity 1: MainMenu File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/MainMenu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stages/levelcontroller.sv
    Info (12023): Found entity 1: LevelController File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Stages/LevelController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gameloop/main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitmaps/mainmenubitmap.sv
    Info (12023): Found entity 1: MainMenuBitmap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/MainMenuBitmap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitmaps/gameloopbitmap.sv
    Info (12023): Found entity 1: GameLoopBitmap File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Bitmaps/GameLoopBitmap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics/displaymux.sv
    Info (12023): Found entity 1: DisplayMux File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Graphics/DisplayMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics/backgroundmux.sv
    Info (12023): Found entity 1: BackgroundMux File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Graphics/BackgroundMux.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for "CLOCK_500_ena" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 61
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for "CLOCK_SDAT_ena" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 63
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst8"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 62
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1) File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/RTL/VGA/VGA_Controller.sv Line: 74
Info (12128): Elaborating entity "CLK_31P5" for hierarchy "CLK_31P5:inst7"
Info (12128): Elaborating entity "CLK_31P5_0002" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (12133): Instantiated megafunction "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/CLK_31P5/CLK_31P5_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "31.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DisplayMux" for hierarchy "DisplayMux:inst12"
Error (10232): Verilog HDL error at DisplayMux.sv(22): index 2 cannot fall outside the declared range [1:0] for vector "inputDRs" File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Graphics/DisplayMux.sv Line: 22
Warning (10240): Verilog HDL Always Construct warning at DisplayMux.sv(18): inferring latch(es) for variable "smallestzIndex", which holds its previous value in one or more paths through the always construct File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Graphics/DisplayMux.sv Line: 18
Error (10166): SystemVerilog RTL Coding error at DisplayMux.sv(18): always_comb construct does not infer purely combinational logic. File: C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/Graphics/DisplayMux.sv Line: 18
Error (12152): Can't elaborate user hierarchy "DisplayMux:inst12"
Info (144001): Generated suppressed messages file C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/output_files/Lab1Demo.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings
    Error: Peak virtual memory: 4802 megabytes
    Error: Processing ended: Sun Dec 14 13:03:29 2025
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Omer/Documents/GitHub/ECELab1-GoldMiner/GoldMiner_Local/output_files/Lab1Demo.map.smsg.


