$date
	Sat Oct 22 21:48:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#223972
b1110 !
1"
#223974
b1110 &
b1110 %
1$
#223975
0"
#223978
b111 &
b111 %
#223982
b10110 &
b10110 %
#223986
b1011 &
b1011 %
#223990
b100010 &
b100010 %
#223994
b10001 &
b10001 %
#223998
b110100 &
b110100 %
#224002
b11010 &
b11010 %
#224006
b1101 &
b1101 %
#224010
b101000 &
b101000 %
#224014
b10100 &
b10100 %
#224018
b1010 &
b1010 %
#224022
b101 &
b101 %
#224026
b10000 &
b10000 %
#224030
b1000 &
b1000 %
#224034
b100 &
b100 %
#224038
b10 &
b10 %
#224042
b1 &
b1 %
1#
#224046
b0 &
0#
b0 %
0$
#1220651
b1010 !
1"
#1220654
b1010 &
b1010 %
1$
#1220655
0"
#1220658
b101 &
b101 %
#1220662
b10000 &
b10000 %
#1220666
b1000 &
b1000 %
#1220670
b100 &
b100 %
#1220674
b10 &
b10 %
#1220678
b1 &
1#
b1 %
#1220682
b0 &
b0 %
0#
0$
#2171771
b1101 !
1"
#2171774
b1101 &
b1101 %
1$
#2171775
0"
#2171778
b101000 &
b101000 %
#2171782
b10100 &
b10100 %
#2171786
b1010 &
b1010 %
#2171790
b101 &
b101 %
#2171794
b10000 &
b10000 %
#2171798
b1000 &
b1000 %
#2171802
b100 &
b100 %
#2171806
b10 &
b10 %
#2171810
b1 &
b1 %
1#
#2171814
b0 &
0#
b0 %
0$
#4500012
