<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ELR_hyp</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ELR_hyp, Exception Link Register (Hyp mode)</h1><p>The ELR_hyp characteristics are:</p><h2>Purpose</h2><p>When taking an exception to Hyp mode, holds the address to return to.</p><h2>Configuration</h2><p>AArch32 System register ELR_hyp bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-elr_el2.html">ELR_EL2[31:0]
            </a>.
          </p><p><ins>This</ins><del>On</del> <ins>register</ins><del>a</del> <ins>is</ins><del>reset</del> <ins>present</ins><del>into</del> <ins>only
    when</ins><del>an</del> <ins>AArch32</ins><del>Exception</del> <ins>is</ins><del>level</del> <ins>supported</ins><del>that</del> <ins>at</ins><del>is</del> <ins>any</ins><del>using</del> <ins>Exception</ins><del>AArch32</del> <ins>level.
      
    Otherwise, direct accesses to </ins>ELR_hyp <ins>are</ins><del>is</del> <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2><p>ELR_hyp is a 32-bit register.</p><h2>Field descriptions</h2><p>The ELR_hyp bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Returnaddress_31">Return address</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Returnaddress_31">
                Bits [31:0]
              </h4><p>Return address.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ELR_hyp</h2><p><ins>ELR_hyp is accessible only at Hyp mode and Monitor mode.</ins></p><p><del>ELR_hyp is accessible only at Hyp mode and Monitor mode. For more details, see </del><span class="xref"><del>MRS (banked register)</del></span><del> and </del><span class="xref"><del>MSR (banked register)</del></span><del> in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.</del></p><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS{&lt;c>}{&lt;q>} &lt;Rd>, ELR_hyp</h4><table class="access_instructions"><tr><th>R</th><th>M</th><th>M1</th></tr><tr><td>0b0</td><td>0b1</td><td>0b1110</td></tr></table><h4 class="assembler">MSR{&lt;c>}{&lt;q>} ELR_hyp, &lt;Rn></h4><table class="access_instructions"><tr><th>R</th><th>M</th><th>M1</th></tr><tr><td>0b0</td><td>0b1</td><td>0b1110</td></tr></table></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>