Warning (10268): Verilog HDL information at top.v(69): always construct contains both blocking and non-blocking assignments File: /home/gabriel/Documentos/ConsoleFPGA/ConsoleFGA/Modulos/top.v Line: 69
