OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/routing/17-fill.def
[INFO ODB-0128] Design: shiftregister
[INFO ODB-0130]     Created 72 pins.
[INFO ODB-0131]     Created 1146 components and 5409 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4380 connections.
[INFO ODB-0133]     Created 406 nets and 1029 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/tmp/routing/17-fill.def
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   shiftregister
Die area:                 ( 0 0 ) ( 98745 109465 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     1146
Number of terminals:      72
Number of snets:          2
Number of nets:           406

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 40.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14541.
[INFO DRT-0033] mcon shape region query size = 12640.
[INFO DRT-0033] met1 shape region query size = 3495.
[INFO DRT-0033] via shape region query size = 410.
[INFO DRT-0033] met2 shape region query size = 198.
[INFO DRT-0033] via2 shape region query size = 328.
[INFO DRT-0033] met3 shape region query size = 200.
[INFO DRT-0033] via3 shape region query size = 328.
[INFO DRT-0033] met4 shape region query size = 105.
[INFO DRT-0033] via4 shape region query size = 13.
[INFO DRT-0033] met5 shape region query size = 23.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 57 pins.
[INFO DRT-0081]   Complete 34 unique inst patterns.
[INFO DRT-0084]   Complete 371 groups.
#scanned instances     = 1146
#unique  instances     = 40
#stdCellGenAp          = 524
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 347
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1029
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 107.86 (MB), peak = 107.86 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     2385

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 877.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 734.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 400.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 37.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1277 vertical wires in 1 frboxes and 771 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 149 vertical wires in 1 frboxes and 218 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.63 (MB), peak = 113.63 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.63 (MB), peak = 113.63 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 139.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 142.34 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:01, memory = 156.00 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:02, memory = 156.00 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:02, memory = 156.00 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:04, memory = 164.25 (MB).
[INFO DRT-0199]   Number of violations = 146.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9930 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4476 um.
Total wire length on LAYER met2 = 5073 um.
Total wire length on LAYER met3 = 380 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2132.
Up-via summary (total 2132):.

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1096
           met2      38
           met3       0
           met4       0
-----------------------
                   2132


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 146 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 146 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 146 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 146 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 138 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 138 violations.
    elapsed time = 00:00:01, memory = 474.66 (MB).
    Completing 70% with 130 violations.
    elapsed time = 00:00:01, memory = 474.66 (MB).
    Completing 80% with 130 violations.
    elapsed time = 00:00:01, memory = 474.66 (MB).
    Completing 90% with 117 violations.
    elapsed time = 00:00:03, memory = 474.66 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:03, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9834 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4452 um.
Total wire length on LAYER met2 = 5001 um.
Total wire length on LAYER met3 = 380 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2129.
Up-via summary (total 2129):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1089
           met2      43
           met3       0
           met4       0
-----------------------
                   2129


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 474.66 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9800 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4460 um.
Total wire length on LAYER met2 = 4971 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2102.
Up-via summary (total 2102):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1067
           met2      38
           met3       0
           met4       0
-----------------------
                   2102


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 474.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 474.66 (MB), peak = 474.66 (MB)
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0198] Complete detail routing.
Total wire length = 9796 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4457 um.
Total wire length on LAYER met2 = 4970 um.
Total wire length on LAYER met3 = 368 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):.

-----------------------
 FR_MASTERSLICE       0
            li1     997
           met1    1069
           met2      38
           met3       0
           met4       0
-----------------------
                   2104


[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 474.66 (MB), peak = 474.66 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/ma2022/shiftregister/runs/RUN_2022.10.07_16.07.28/results/routing/shiftregister.def
