(pcb C:\Users\alver\Desktop\TFM\PCB\PCB_Alimentacion_v2\PCB_Alimentacion.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.5)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  162842 -101550  115158 -101550  115158 -70097.5  162842 -70097.5
            162842 -101550)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Converter_DCDC:Converter_DCDC_TRACO_TSR-1_THT"
      (place U1 118967.500000 -97382.500000 front 0.000000 (PN "TSR_1-2490"))
    )
    (component "K7805-3AR3:CONV_K7805-3AR3"
      (place PS1 132400.000000 -83975.000000 front 0.000000 (PN "K7805-3AR3"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J2 128000.000000 -74800.000000 front 90.000000 (PN Conn_01x04))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J1 118625.000000 -74900.000000 front 90.000000 (PN Conn_01x02))
    )
    (component EEUFC1H150:CAPPRD200W50D500H1100
      (place C4 144587.500000 -74850.000000 front 0.000000 (PN EEUFC1H150))
      (place C3 146937.500000 -95400.000000 front 0.000000 (PN EEUFC1H150))
      (place C2 139600.000000 -95400.000000 front 0.000000 (PN EEUFC1H150))
      (place C1 132037.500000 -95150.000000 front 0.000000 (PN EEUFC1H150))
    )
  )
  (library
    (image "Converter_DCDC:Converter_DCDC_TRACO_TSR-1_THT"
      (outline (path signal 120  -3750 0  -3750 -2450))
      (outline (path signal 120  -3420 5730  8520 5730))
      (outline (path signal 120  8520 5730  8520 -2120))
      (outline (path signal 120  -3750 -2450  -1420 -2450))
      (outline (path signal 120  -3420 -2120  -3420 5730))
      (outline (path signal 120  8520 -2120  -3420 -2120))
      (outline (path signal 50  8650 -2250  -3550 -2250))
      (outline (path signal 50  8650 5850  8650 -2250))
      (outline (path signal 50  -3550 -2250  -3550 5850))
      (outline (path signal 50  -3550 5850  8650 5850))
      (outline (path signal 100  -3300 -1000  -2300 -2000))
      (outline (path signal 100  -2300 -2000  8400 -2000))
      (outline (path signal 100  -3300 5600  8400 5600))
      (outline (path signal 100  8400 -2000  8400 5600))
      (outline (path signal 100  -3300 -1000  -3300 5600))
      (pin Rect[A]Pad_1500x2500_um 1 0 0)
      (pin Oval[A]Pad_1500x2500_um 2 2540 0)
      (pin Oval[A]Pad_1500x2500_um 3 5080 0)
    )
    (image "K7805-3AR3:CONV_K7805-3AR3"
      (outline (path signal 127  -16075 4525  -16075 -4525))
      (outline (path signal 127  -16075 -4525  16075 -4525))
      (outline (path signal 127  16075 -4525  16075 4525))
      (outline (path signal 127  -16075 4525  16075 4525))
      (outline (path signal 127  -16075 4525  16075 4525))
      (outline (path signal 127  16075 4525  16075 -4525))
      (outline (path signal 127  16075 -4525  -16075 -4525))
      (outline (path signal 127  -16075 -4525  -16075 4525))
      (outline (path signal 50  -16325 4775  16325 4775))
      (outline (path signal 50  16325 4775  16325 -4775))
      (outline (path signal 50  16325 -4775  -16325 -4775))
      (outline (path signal 50  -16325 -4775  -16325 4775))
      (outline (path signal 200  -16900 2545  -16915.9 2490.94  -16958.5 2454.04  -17014.2 2446.02
            -17065.5 2469.43  -17095.9 2516.83  -17095.9 2573.17  -17065.5 2620.57
            -17014.2 2643.98  -16958.5 2635.96  -16915.9 2599.06  -16900 2545))
      (outline (path signal 200  -16900 2545  -16915.9 2490.94  -16958.5 2454.04  -17014.2 2446.02
            -17065.5 2469.43  -17095.9 2516.83  -17095.9 2573.17  -17065.5 2620.57
            -17014.2 2643.98  -16958.5 2635.96  -16915.9 2599.06  -16900 2545))
      (pin Rect[A]Pad_1800x1800_um 1 -13970 2545)
      (pin Round[A]Pad_1800_um 2 -11430 2545)
      (pin Round[A]Pad_1800_um 3 -8890 2545)
      (pin Round[A]Pad_1800_um 4 -6350 2545)
      (pin Round[A]Pad_1800_um 5 -3810 2545)
      (pin Round[A]Pad_1800_um 6 -1270 2545)
      (pin Round[A]Pad_1800_um 7 1270 2545)
      (pin Round[A]Pad_1800_um 8 3810 2545)
      (pin Round[A]Pad_1800_um 9 6350 2545)
      (pin Round[A]Pad_1800_um 10 8890 2545)
      (pin Round[A]Pad_1800_um 11 11430 2545)
      (pin Round[A]Pad_1800_um 12 13970 2545)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -1270 635  -635 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image EEUFC1H150:CAPPRD200W50D500H1100
      (outline (path signal 127  2500 0  2481.05 -307.221  2424.49 -609.784  2331.18 -903.104
            2202.53 -1182.73  2040.49 -1444.43  1847.52 -1684.24  1626.55 -1898.51
            1380.91 -2084.01  1114.35 -2237.91  830.887 -2357.89  534.833 -2442.12
            230.671 -2489.34  -76.988 -2498.81  -383.479 -2470.41  -684.157 -2404.56
            -974.465 -2302.26  -1250 -2165.06  -1506.59 -1995.04  -1740.34 -1794.78
            -1947.7 -1567.31  -2125.54 -1316.08  -2271.16 -1044.9  -2382.36 -757.882
            -2457.43 -459.374  -2495.26 -153.902  -2495.26 153.902  -2457.43 459.374
            -2382.36 757.882  -2271.16 1044.9  -2125.54 1316.08  -1947.7 1567.31
            -1740.34 1794.78  -1506.59 1995.04  -1250 2165.06  -974.465 2302.26
            -684.157 2404.56  -383.479 2470.41  -76.988 2498.81  230.671 2489.34
            534.833 2442.12  830.887 2357.89  1114.35 2237.91  1380.91 2084.01
            1626.55 1898.51  1847.52 1684.24  2040.49 1444.43  2202.53 1182.73
            2331.18 903.104  2424.49 609.784  2481.05 307.221  2500 0))
      (outline (path signal 127  2500 0  2481.05 -307.221  2424.49 -609.784  2331.18 -903.104
            2202.53 -1182.73  2040.49 -1444.43  1847.52 -1684.24  1626.55 -1898.51
            1380.91 -2084.01  1114.35 -2237.91  830.887 -2357.89  534.833 -2442.12
            230.671 -2489.34  -76.988 -2498.81  -383.479 -2470.41  -684.157 -2404.56
            -974.465 -2302.26  -1250 -2165.06  -1506.59 -1995.04  -1740.34 -1794.78
            -1947.7 -1567.31  -2125.54 -1316.08  -2271.16 -1044.9  -2382.36 -757.882
            -2457.43 -459.374  -2495.26 -153.902  -2495.26 153.902  -2457.43 459.374
            -2382.36 757.882  -2271.16 1044.9  -2125.54 1316.08  -1947.7 1567.31
            -1740.34 1794.78  -1506.59 1995.04  -1250 2165.06  -974.465 2302.26
            -684.157 2404.56  -383.479 2470.41  -76.988 2498.81  230.671 2489.34
            534.833 2442.12  830.887 2357.89  1114.35 2237.91  1380.91 2084.01
            1626.55 1898.51  1847.52 1684.24  2040.49 1444.43  2202.53 1182.73
            2331.18 903.104  2424.49 609.784  2481.05 307.221  2500 0))
      (outline (path signal 50  2750 0  2730.7 -325.251  2673.06 -645.937  2577.9 -957.554
            2446.56 -1255.73  2280.87 -1536.28  2083.16 -1795.26  1856.2 -2029.04
            1603.19 -2234.34  1327.68 -2408.27  1033.53 -2548.4  724.865 -2652.75
            406.028 -2719.86  81.492 -2748.79  -244.189 -2739.14  -566.441 -2691.03
            -880.742 -2605.15  -1182.68 -2482.69  -1468.01 -2325.39  -1732.74 -2135.44
            -1973.14 -1915.52  -2185.85 -1668.7  -2367.87 -1398.46  -2516.65 -1108.59
            -2630.1 -803.156  -2706.63 -486.448  -2745.17 -162.912  -2745.17 162.912
            -2706.63 486.448  -2630.1 803.156  -2516.65 1108.59  -2367.87 1398.46
            -2185.85 1668.7  -1973.14 1915.52  -1732.74 2135.44  -1468.01 2325.39
            -1182.68 2482.69  -880.742 2605.15  -566.441 2691.03  -244.189 2739.14
            81.492 2748.79  406.028 2719.86  724.865 2652.75  1033.53 2548.4
            1327.68 2408.27  1603.19 2234.34  1856.2 2029.04  2083.16 1795.26
            2280.87 1536.28  2446.56 1255.73  2577.9 957.554  2673.06 645.937
            2730.7 325.251  2750 0))
      (outline (path signal 200  -3150 0  -3165.88 -54.064  -3208.46 -90.963  -3264.23 -98.982
            -3315.49 -75.575  -3345.95 -28.173  -3345.95 28.173  -3315.49 75.575
            -3264.23 98.982  -3208.46 90.963  -3165.88 54.064  -3150 0))
      (outline (path signal 200  -3150 0  -3165.88 -54.064  -3208.46 -90.963  -3264.23 -98.982
            -3315.49 -75.575  -3345.95 -28.173  -3345.95 28.173  -3315.49 75.575
            -3264.23 98.982  -3208.46 90.963  -3165.88 54.064  -3150 0))
      (pin Rect[A]Pad_1100x1100_um P -1000 0)
      (pin Round[A]Pad_1100_um N 1000 0)
    )
    (padstack Round[A]Pad_1100_um
      (shape (circle F.Cu 1100))
      (shape (circle B.Cu 1100))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1500x2500_um
      (shape (path F.Cu 1500  0 -500  0 500))
      (shape (path B.Cu 1500  0 -500  0 500))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1100x1100_um
      (shape (rect F.Cu -550 -550 550 550))
      (shape (rect B.Cu -550 -550 550 550))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x2500_um
      (shape (rect F.Cu -750 -1250 750 1250))
      (shape (rect B.Cu -750 -1250 750 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net PWR
      (pins U1-1 PS1-2 PS1-3 PS1-4 J1-1 C2-P C1-P)
    )
    (net GND
      (pins U1-2 PS1-5 PS1-6 PS1-7 PS1-8 J2-2 J2-4 J1-2 C4-N C3-N C2-N C1-N)
    )
    (net PWR_Arduino
      (pins U1-3 J2-1 C3-P)
    )
    (net PWR_Raspberry
      (pins PS1-9 PS1-10 J2-3 C4-P)
    )
    (net "unconnected-(PS1-Pad1)"
      (pins PS1-1)
    )
    (net "unconnected-(PS1-Pad11)"
      (pins PS1-11)
    )
    (net "unconnected-(PS1-Pad12)"
      (pins PS1-12)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
