  Setting attribute of root '/': 'stdout_log' = ./n16_5_log.txt
  Setting attribute of root '/': 'fail_on_error_mesg' = true
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
  Setting attribute of root '/': 'tns_opto' = true

Threads Configured:3

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/home/vlsiuser14/Desktop/Low_power_Approximate_Recursive_Multipliers/Genus_Simulation/lib/45nm//fast_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
  Setting attribute of root '/': 'library' = fast_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'hdl_parameter_naming_style' = _%s%d
  Setting attribute of root '/': 'drc_first' = true
            Reading Verilog file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'n16_5' from file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'n8_5' from file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'n1_4x4' from file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'exact_4x4' from file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'HA' from file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FA' from file '././RTL/Zacharelos__Main_paper/16x16/n16_5.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'n16_5'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: n16_5, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: n16_5, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'auto_partition' = true
  Setting attribute of root '/': 'dp_analytical_opt' = extreme
  Setting attribute of root '/': 'apply_booth_encoding' = auto_togglerate
Beginning report datapath command
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'syn_generic_effort' = high
      Running additional step before syn_gen...

##Generic Timing Info for library domain: _default_ typical gate delay: 31.7 ps std_slew: 5.4 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: n16_5, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'n16_5' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: n16_5, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: n16_5, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.062s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.004s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: n16_5, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'n16_5':
          live_trim(8) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'n16_5'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing csa_tree...
      Timing add_signed_carry...
      Timing csa_tree_22...
      Timing add_unsigned_carry...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c6' to a form more suitable for further optimization.
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_6_0_c0 in n8_5_252: area: 491151200 ,dp = 3 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_6_0_c1 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1344919552
 is current best
CDN_DP_region_6_0_c2 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1339021312
 is current best
CDN_DP_region_6_0_c3 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1338046464
 is current best
CDN_DP_region_6_0_c4 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1343297536
 is current best
CDN_DP_region_6_0_c5 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1335760896
 is current best
CDN_DP_region_6_0_c6 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1334507520
 is current best
CDN_DP_region_6_0_c7 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_6_0_c7 in n8_5_252: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 313517200.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        491151200          313517200          313517200          313517200          313517200          313517200          313517200          313517200  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              491151200 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              923577800 (+88.04)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             2917544900 (+215.90)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2426393700 (+394.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2222192250 ( -8.42)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              313517200 (-31.50)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 (+95.84)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              313517200 (-48.94)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_6_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c6' to a form more suitable for further optimization.
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in n8_5_253: area: 491151200 ,dp = 3 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_7_0_c1 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1335769088
 is current best
CDN_DP_region_7_0_c2 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1346099200
 is current best
CDN_DP_region_7_0_c3 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1333917696
 is current best
CDN_DP_region_7_0_c4 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1338439680
 is current best
CDN_DP_region_7_0_c5 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1339840512
 is current best
CDN_DP_region_7_0_c6 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1340266496
 is current best
CDN_DP_region_7_0_c7 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_7_0_c7 in n8_5_253: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 313517200.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        491151200          313517200          313517200          313517200          313517200          313517200          313517200          313517200  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              491151200 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              923577800 (+88.04)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             2917544900 (+215.90)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2426393700 (+394.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2222192250 ( -8.42)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              313517200 (-31.50)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 (+95.84)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              313517200 (-48.94)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_7_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_8_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c6' to a form more suitable for further optimization.
CDN_DP_region_8_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_8_0_c0 in n8_5_254: area: 491151200 ,dp = 3 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_8_0_c1 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1392629760
 is current best
CDN_DP_region_8_0_c2 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1392605184
 is current best
CDN_DP_region_8_0_c3 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1336973312
 is current best
CDN_DP_region_8_0_c4 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1338284032
 is current best
CDN_DP_region_8_0_c5 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1341954048
 is current best
CDN_DP_region_8_0_c6 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1337522176
 is current best
CDN_DP_region_8_0_c7 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_8_0_c7 in n8_5_254: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 313517200.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_8_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        491151200          313517200          313517200          313517200          313517200          313517200          313517200          313517200  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_8_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              491151200 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              923577800 (+88.04)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END             2917544900 (+215.90)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2426393700 (+394.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2222192250 ( -8.42)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              313517200 (-31.50)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 (+95.84)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              313517200 (-48.94)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_8_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_8_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing csa_tree_507...
      Timing add_signed_carry_512...
      Timing csa_tree_524...
      Timing add_unsigned_carry_529...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c2' to a form more suitable for further optimization.
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in n16_5: area: 1134452500 ,dp = 3 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_3_0_c1 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c2 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c3 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c4 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c5 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c6 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c7 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_3_0_c7 in n16_5: area: 740271050 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 740271050.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1134452500          740271050          740271050          740271050          740271050          740271050          740271050          740271050  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1134452500 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START             2276912900 (+100.71)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END             7132369600 (+213.25)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5997917100 (+428.71)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             5456049200 ( -9.03)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             5456049200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5456049200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5456049200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 (-79.95)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1093953300 (-79.95)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1093953300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              740271050 (-32.33)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              740271050 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              740271050 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1386573850 (+87.31)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1386573850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1386573850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START             1386573850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1386573850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              740271050 (-46.61)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              740271050 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_5_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
CDN_DP_region_5_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_5_0_c0 in n8_5: area: 491151200 ,dp = 3 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_5_0_c1 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1316059136
 is current best
CDN_DP_region_5_0_c2 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1325873152
 is current best
CDN_DP_region_5_0_c3 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1321072640
 is current best
CDN_DP_region_5_0_c4 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1325717504
 is current best
CDN_DP_region_5_0_c5 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1326798848
 is current best
CDN_DP_region_5_0_c6 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 1341585408
 is current best
CDN_DP_region_5_0_c7 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_5_0_c7 in n8_5: area: 313517200 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 313517200.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_5_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        491151200          313517200          313517200          313517200          313517200          313517200          313517200          313517200  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_5_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              491151200 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              923577800 (+88.04)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END             2917544900 (+215.90)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2426393700 (+394.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2222192250 ( -8.42)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2222192250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 (-79.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              457659400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              313517200 (-31.50)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 (+95.84)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              613979550 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              313517200 (-48.94)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              313517200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_5_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_5_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'n16_5'.
      Removing temporary intermediate hierarchies under n16_5
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: n16_5, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: n16_5, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: n16_5, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.031s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                                                    Message Text                                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CWD-19    |Info    |  130 |An implementation was inferred.                                                                                                                                                      |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                                                                           |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                      |
| DPOPT-3   |Info    |    5 |Implementing datapath configurations.                                                                                                                                                |
| DPOPT-4   |Info    |    5 |Done implementing datapath configurations.                                                                                                                                           |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                        |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                                                                  |
| ELAB-2    |Info    |    5 |Elaborating Subdesign.                                                                                                                                                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                                                                             |
| LBR-9     |Warning |    2 |Library cell has no output pins defined.                                                                                                                                             |
|           |        |      |Add the missing output pin(s)                                                                                                                                                        |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no  |
|           |        |      | output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will  |
|           |        |      | not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message   |
|           |        |      | LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                              |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                  |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                    |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.          |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                             |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                      |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                           |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                              |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                             |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                                                                                 |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)      |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                       |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                           |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                         |
| RTLOPT-40 |Info    |   30 |Transformed datapath macro.                                                                                                                                                          |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                                                                        |
| TUI-32    |Warning |    1 |This attribute will be obsolete in a next major release.                                                                                                                             |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'n16_5'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
        Rebuilding component 'csa_tree_ADD_TC_OP_5_group_21' based on context...
        Rebuilding component 'csa_tree_ADD_TC_OP_5_group_523' based on context...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) n16_5...
          Done structuring (delay-based) n16_5
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) logic partition in exact_4x4...
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in exact_4x4
        Mapping logic partition in exact_4x4...
          Structuring (delay-based) logic partition in exact_4x4_437...
            Starting partial collapsing  mux_ctl_0x_476
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in exact_4x4_437
        Mapping logic partition in exact_4x4_437...
          Structuring (delay-based) logic partition in exact_4x4_436...
            Starting partial collapsing  mux_ctl_0x_477
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in exact_4x4_436
        Mapping logic partition in exact_4x4_436...
          Structuring (delay-based) logic partition in exact_4x4_445...
            Starting partial collapsing  mux_ctl_0x_468
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in exact_4x4_445
        Mapping logic partition in exact_4x4_445...
          Structuring (delay-based) FA_341...
            Starting partial collapsing (xors only) FA_341
            Finished partial collapsing.
            Starting partial collapsing  FA_341
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_341
        Mapping component FA_341...
          Structuring (delay-based) HA_428...
            Starting partial collapsing (xors only) HA_428
            Finished partial collapsing.
            Starting partial collapsing  HA_428
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_428
        Mapping component HA_428...
          Structuring (delay-based) HA_392...
            Starting partial collapsing (xors only) HA_392
            Finished partial collapsing.
            Starting partial collapsing  HA_392
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_392
        Mapping component HA_392...
          Structuring (delay-based) HA_416...
            Starting partial collapsing (xors only) HA_416
            Finished partial collapsing.
            Starting partial collapsing  HA_416
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_416
        Mapping component HA_416...
          Structuring (delay-based) HA...
            Starting partial collapsing (xors only) HA
            Finished partial collapsing.
            Starting partial collapsing  HA
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA
        Mapping component HA...
          Structuring (delay-based) FA_348...
            Starting partial collapsing (xors only) FA_348
            Finished partial collapsing.
            Starting partial collapsing  FA_348
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_348
        Mapping component FA_348...
          Structuring (delay-based) FA_301...
            Starting partial collapsing (xors only) FA_301
            Finished partial collapsing.
            Starting partial collapsing  FA_301
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_301
        Mapping component FA_301...
          Structuring (delay-based) FA_349...
            Starting partial collapsing (xors only) FA_349
            Finished partial collapsing.
            Starting partial collapsing  FA_349
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_349
        Mapping component FA_349...
          Structuring (delay-based) HA_396...
            Starting partial collapsing (xors only) HA_396
            Finished partial collapsing.
            Starting partial collapsing  HA_396
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_396
        Mapping component HA_396...
          Structuring (delay-based) FA_372...
            Starting partial collapsing (xors only) FA_372
            Finished partial collapsing.
            Starting partial collapsing  FA_372
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_372
        Mapping component FA_372...
          Structuring (delay-based) FA_308...
            Starting partial collapsing (xors only) FA_308
            Finished partial collapsing.
            Starting partial collapsing  FA_308
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_308
        Mapping component FA_308...
          Structuring (delay-based) FA_309...
            Starting partial collapsing (xors only) FA_309
            Finished partial collapsing.
            Starting partial collapsing  FA_309
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_309
        Mapping component FA_309...
          Structuring (delay-based) HA_420...
            Starting partial collapsing (xors only) HA_420
            Finished partial collapsing.
            Starting partial collapsing  HA_420
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_420
        Mapping component HA_420...
          Structuring (delay-based) FA_373...
            Starting partial collapsing (xors only) FA_373
            Finished partial collapsing.
            Starting partial collapsing  FA_373
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_373
        Mapping component FA_373...
          Structuring (delay-based) FA...
            Starting partial collapsing (xors only) FA
            Finished partial collapsing.
            Starting partial collapsing  FA
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA
        Mapping component FA...
          Structuring (delay-based) HA_400...
            Starting partial collapsing (xors only) HA_400
            Finished partial collapsing.
            Starting partial collapsing  HA_400
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_400
        Mapping component HA_400...
          Structuring (delay-based) FA_356...
            Starting partial collapsing (xors only) FA_356
            Finished partial collapsing.
            Starting partial collapsing  FA_356
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_356
        Mapping component FA_356...
          Structuring (delay-based) FA_316...
            Starting partial collapsing (xors only) FA_316
            Finished partial collapsing.
            Starting partial collapsing  FA_316
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_316
        Mapping component FA_316...
          Structuring (delay-based) FA_317...
            Starting partial collapsing (xors only) FA_317
            Finished partial collapsing.
            Starting partial collapsing  FA_317
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_317
        Mapping component FA_317...
          Structuring (delay-based) FA_357...
            Starting partial collapsing (xors only) FA_357
            Finished partial collapsing.
            Starting partial collapsing  FA_357
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_357
        Mapping component FA_357...
          Structuring (delay-based) HA_404...
            Starting partial collapsing (xors only) HA_404
            Finished partial collapsing.
            Starting partial collapsing  HA_404
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_404
        Mapping component HA_404...
          Structuring (delay-based) FA_324...
            Starting partial collapsing (xors only) FA_324
            Finished partial collapsing.
            Starting partial collapsing  FA_324
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_324
        Mapping component FA_324...
          Structuring (delay-based) FA_325...
            Starting partial collapsing (xors only) FA_325
            Finished partial collapsing.
            Starting partial collapsing  FA_325
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_325
        Mapping component FA_325...
          Structuring (delay-based) HA_424...
            Starting partial collapsing (xors only) HA_424
            Finished partial collapsing.
            Starting partial collapsing  HA_424
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_424
        Mapping component HA_424...
          Structuring (delay-based) HA_432...
            Starting partial collapsing (xors only) HA_432
            Finished partial collapsing.
            Starting partial collapsing  HA_432
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_432
        Mapping component HA_432...
          Structuring (delay-based) HA_408...
            Starting partial collapsing (xors only) HA_408
            Finished partial collapsing.
            Starting partial collapsing  HA_408
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_408
        Mapping component HA_408...
          Structuring (delay-based) FA_364...
            Starting partial collapsing (xors only) FA_364
            Finished partial collapsing.
            Starting partial collapsing  FA_364
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_364
        Mapping component FA_364...
          Structuring (delay-based) FA_332...
            Starting partial collapsing (xors only) FA_332
            Finished partial collapsing.
            Starting partial collapsing  FA_332
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_332
        Mapping component FA_332...
          Structuring (delay-based) FA_333...
            Starting partial collapsing (xors only) FA_333
            Finished partial collapsing.
            Starting partial collapsing  FA_333
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_333
        Mapping component FA_333...
          Structuring (delay-based) FA_365...
            Starting partial collapsing (xors only) FA_365
            Finished partial collapsing.
            Starting partial collapsing  FA_365
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_365
        Mapping component FA_365...
          Structuring (delay-based) FA_300...
            Starting partial collapsing (xors only) FA_300
            Finished partial collapsing.
            Starting partial collapsing  FA_300
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_300
        Mapping component FA_300...
          Structuring (delay-based) FA_380...
            Starting partial collapsing (xors only) FA_380
            Finished partial collapsing.
            Starting partial collapsing  FA_380
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_380
        Mapping component FA_380...
          Structuring (delay-based) HA_412...
            Starting partial collapsing (xors only) HA_412
            Finished partial collapsing.
            Starting partial collapsing  HA_412
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_412
        Mapping component HA_412...
          Structuring (delay-based) FA_340...
            Starting partial collapsing (xors only) FA_340
            Finished partial collapsing.
            Starting partial collapsing  FA_340
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_340
        Mapping component FA_340...
          Structuring (delay-based) FA_381...
            Starting partial collapsing (xors only) FA_381
            Finished partial collapsing.
            Starting partial collapsing  FA_381
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_381
        Mapping component FA_381...
          Structuring (delay-based) FA_388...
            Starting partial collapsing (xors only) FA_388
            Finished partial collapsing.
            Starting partial collapsing  FA_388
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_388
        Mapping component FA_388...
          Structuring (delay-based) HA_415...
            Starting partial collapsing (xors only) HA_415
            Finished partial collapsing.
            Starting partial collapsing  HA_415
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_415
        Mapping component HA_415...
          Structuring (delay-based) FA_371...
            Starting partial collapsing (xors only) FA_371
            Finished partial collapsing.
            Starting partial collapsing  FA_371
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_371
        Mapping component FA_371...
          Structuring (delay-based) FA_346...
            Starting partial collapsing (xors only) FA_346
            Finished partial collapsing.
            Starting partial collapsing  FA_346
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_346
        Mapping component FA_346...
          Structuring (delay-based) FA_347...
            Starting partial collapsing (xors only) FA_347
            Finished partial collapsing.
            Starting partial collapsing  FA_347
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_347
        Mapping component FA_347...
          Structuring (delay-based) HA_403...
            Starting partial collapsing (xors only) HA_403
            Finished partial collapsing.
            Starting partial collapsing  HA_403
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_403
        Mapping component HA_403...
          Structuring (delay-based) HA_395...
            Starting partial collapsing (xors only) HA_395
            Finished partial collapsing.
            Starting partial collapsing  HA_395
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_395
        Mapping component HA_395...
          Structuring (delay-based) HA_419...
            Starting partial collapsing (xors only) HA_419
            Finished partial collapsing.
            Starting partial collapsing  HA_419
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_419
        Mapping component HA_419...
          Structuring (delay-based) FA_354...
            Starting partial collapsing (xors only) FA_354
            Finished partial collapsing.
            Starting partial collapsing  FA_354
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_354
        Mapping component FA_354...
          Structuring (delay-based) HA_399...
            Starting partial collapsing (xors only) HA_399
            Finished partial collapsing.
            Starting partial collapsing  HA_399
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_399
        Mapping component HA_399...
          Structuring (delay-based) FA_314...
            Starting partial collapsing (xors only) FA_314
            Finished partial collapsing.
            Starting partial collapsing  FA_314
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_314
        Mapping component FA_314...
          Structuring (delay-based) FA_355...
            Starting partial collapsing (xors only) FA_355
            Finished partial collapsing.
            Starting partial collapsing  FA_355
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_355
        Mapping component FA_355...
          Structuring (delay-based) FA_315...
            Starting partial collapsing (xors only) FA_315
            Finished partial collapsing.
            Starting partial collapsing  FA_315
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_315
        Mapping component FA_315...
          Structuring (delay-based) HA_431...
            Starting partial collapsing (xors only) HA_431
            Finished partial collapsing.
            Starting partial collapsing  HA_431
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_431
        Mapping component HA_431...
          Structuring (delay-based) FA_386...
            Starting partial collapsing (xors only) FA_386
            Finished partial collapsing.
            Starting partial collapsing  FA_386
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_386
        Mapping component FA_386...
          Structuring (delay-based) HA_423...
            Starting partial collapsing (xors only) HA_423
            Finished partial collapsing.
            Starting partial collapsing  HA_423
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_423
        Mapping component HA_423...
          Structuring (delay-based) FA_322...
            Starting partial collapsing (xors only) FA_322
            Finished partial collapsing.
            Starting partial collapsing  FA_322
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_322
        Mapping component FA_322...
          Structuring (delay-based) FA_370...
            Starting partial collapsing (xors only) FA_370
            Finished partial collapsing.
            Starting partial collapsing  FA_370
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_370
        Mapping component FA_370...
          Structuring (delay-based) FA_306...
            Starting partial collapsing (xors only) FA_306
            Finished partial collapsing.
            Starting partial collapsing  FA_306
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_306
        Mapping component FA_306...
          Structuring (delay-based) FA_323...
            Starting partial collapsing (xors only) FA_323
            Finished partial collapsing.
            Starting partial collapsing  FA_323
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_323
        Mapping component FA_323...
          Structuring (delay-based) FA_378...
            Starting partial collapsing (xors only) FA_378
            Finished partial collapsing.
            Starting partial collapsing  FA_378
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_378
        Mapping component FA_378...
          Structuring (delay-based) FA_307...
            Starting partial collapsing (xors only) FA_307
            Finished partial collapsing.
            Starting partial collapsing  FA_307
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_307
        Mapping component FA_307...
          Structuring (delay-based) FA_362...
            Starting partial collapsing (xors only) FA_362
            Finished partial collapsing.
            Starting partial collapsing  FA_362
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_362
        Mapping component FA_362...
          Structuring (delay-based) FA_363...
            Starting partial collapsing (xors only) FA_363
            Finished partial collapsing.
            Starting partial collapsing  FA_363
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_363
        Mapping component FA_363...
          Structuring (delay-based) FA_379...
            Starting partial collapsing (xors only) FA_379
            Finished partial collapsing.
            Starting partial collapsing  FA_379
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_379
        Mapping component FA_379...
          Structuring (delay-based) FA_299...
            Starting partial collapsing (xors only) FA_299
            Finished partial collapsing.
            Starting partial collapsing  FA_299
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_299
        Mapping component FA_299...
          Structuring (delay-based) FA_298...
            Starting partial collapsing (xors only) FA_298
            Finished partial collapsing.
            Starting partial collapsing  FA_298
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_298
        Mapping component FA_298...
          Structuring (delay-based) HA_435...
            Starting partial collapsing (xors only) HA_435
            Finished partial collapsing.
            Starting partial collapsing  HA_435
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_435
        Mapping component HA_435...
          Structuring (delay-based) HA_411...
            Starting partial collapsing (xors only) HA_411
            Finished partial collapsing.
            Starting partial collapsing  HA_411
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_411
        Mapping component HA_411...
          Structuring (delay-based) HA_391...
            Starting partial collapsing (xors only) HA_391
            Finished partial collapsing.
            Starting partial collapsing  HA_391
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_391
        Mapping component HA_391...
          Structuring (delay-based) FA_338...
            Starting partial collapsing (xors only) FA_338
            Finished partial collapsing.
            Starting partial collapsing  FA_338
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_338
        Mapping component FA_338...
          Structuring (delay-based) FA_339...
            Starting partial collapsing (xors only) FA_339
            Finished partial collapsing.
            Starting partial collapsing  FA_339
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_339
        Mapping component FA_339...
          Structuring (delay-based) FA_331...
            Starting partial collapsing (xors only) FA_331
            Finished partial collapsing.
            Starting partial collapsing  FA_331
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_331
        Mapping component FA_331...
          Structuring (delay-based) FA_330...
            Starting partial collapsing (xors only) FA_330
            Finished partial collapsing.
            Starting partial collapsing  FA_330
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_330
        Mapping component FA_330...
          Structuring (delay-based) HA_427...
            Starting partial collapsing (xors only) HA_427
            Finished partial collapsing.
            Starting partial collapsing  HA_427
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_427
        Mapping component HA_427...
          Structuring (delay-based) FA_387...
            Starting partial collapsing (xors only) FA_387
            Finished partial collapsing.
            Starting partial collapsing  FA_387
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_387
        Mapping component FA_387...
          Structuring (delay-based) HA_407...
            Starting partial collapsing (xors only) HA_407
            Finished partial collapsing.
            Starting partial collapsing  HA_407
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_407
        Mapping component HA_407...
          Structuring (delay-based) HA_389...
            Starting partial collapsing (xors only) HA_389
            Finished partial collapsing.
            Starting partial collapsing  HA_389
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_389
        Mapping component HA_389...
          Structuring (delay-based) HA_397...
            Starting partial collapsing (xors only) HA_397
            Finished partial collapsing.
            Starting partial collapsing  HA_397
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_397
        Mapping component HA_397...
          Structuring (delay-based) HA_401...
            Starting partial collapsing (xors only) HA_401
            Finished partial collapsing.
            Starting partial collapsing  HA_401
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_401
        Mapping component HA_401...
          Structuring (delay-based) HA_405...
            Starting partial collapsing (xors only) HA_405
            Finished partial collapsing.
            Starting partial collapsing  HA_405
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_405
        Mapping component HA_405...
          Structuring (delay-based) HA_390...
            Starting partial collapsing (xors only) HA_390
            Finished partial collapsing.
            Starting partial collapsing  HA_390
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_390
        Mapping component HA_390...
          Structuring (delay-based) HA_394...
            Starting partial collapsing (xors only) HA_394
            Finished partial collapsing.
            Starting partial collapsing  HA_394
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_394
        Mapping component HA_394...
          Structuring (delay-based) HA_406...
            Starting partial collapsing (xors only) HA_406
            Finished partial collapsing.
            Starting partial collapsing  HA_406
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) HA_406
        Mapping component HA_406...
          Structuring (delay-based) FA_369...
            Starting partial collapsing (xors only) FA_369
            Finished partial collapsing.
            Starting partial collapsing  FA_369
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_369
        Mapping component FA_369...
          Structuring (delay-based) FA_344...
            Starting partial collapsing (xors only) FA_344
            Finished partial collapsing.
            Starting partial collapsing  FA_344
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_344
        Mapping component FA_344...
          Structuring (delay-based) FA_377...
            Starting partial collapsing (xors only) FA_377
            Finished partial collapsing.
            Starting partial collapsing  FA_377
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_377
        Mapping component FA_377...
          Structuring (delay-based) FA_352...
            Starting partial collapsing (xors only) FA_352
            Finished partial collapsing.
            Starting partial collapsing  FA_352
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_352
        Mapping component FA_352...
          Structuring (delay-based) FA_321...
            Starting partial collapsing (xors only) FA_321
            Finished partial collapsing.
            Starting partial collapsing  FA_321
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_321
        Mapping component FA_321...
          Structuring (delay-based) FA_320...
            Starting partial collapsing (xors only) FA_320
            Finished partial collapsing.
            Starting partial collapsing  FA_320
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_320
        Mapping component FA_320...
          Structuring (delay-based) FA_368...
            Starting partial collapsing (xors only) FA_368
            Finished partial collapsing.
            Starting partial collapsing  FA_368
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_368
        Mapping component FA_368...
          Structuring (delay-based) FA_385...
            Starting partial collapsing (xors only) FA_385
            Finished partial collapsing.
            Starting partial collapsing  FA_385
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_385
        Mapping component FA_385...
          Structuring (delay-based) FA_345...
            Starting partial collapsing (xors only) FA_345
            Finished partial collapsing.
            Starting partial collapsing  FA_345
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_345
        Mapping component FA_345...
          Structuring (delay-based) FA_304...
            Starting partial collapsing (xors only) FA_304
            Finished partial collapsing.
            Starting partial collapsing  FA_304
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_304
        Mapping component FA_304...
          Structuring (delay-based) FA_353...
            Starting partial collapsing (xors only) FA_353
            Finished partial collapsing.
            Starting partial collapsing  FA_353
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_353
        Mapping component FA_353...
          Structuring (delay-based) FA_312...
            Starting partial collapsing (xors only) FA_312
            Finished partial collapsing.
            Starting partial collapsing  FA_312
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_312
        Mapping component FA_312...
          Structuring (delay-based) FA_336...
            Starting partial collapsing (xors only) FA_336
            Finished partial collapsing.
            Starting partial collapsing  FA_336
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_336
        Mapping component FA_336...
          Structuring (delay-based) FA_376...
            Starting partial collapsing (xors only) FA_376
            Finished partial collapsing.
            Starting partial collapsing  FA_376
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_376
        Mapping component FA_376...
          Structuring (delay-based) FA_361...
            Starting partial collapsing (xors only) FA_361
            Finished partial collapsing.
            Starting partial collapsing  FA_361
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_361
        Mapping component FA_361...
          Structuring (delay-based) FA_305...
            Starting partial collapsing (xors only) FA_305
            Finished partial collapsing.
            Starting partial collapsing  FA_305
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_305
        Mapping component FA_305...
          Structuring (delay-based) FA_337...
            Starting partial collapsing (xors only) FA_337
            Finished partial collapsing.
            Starting partial collapsing  FA_337
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_337
        Mapping component FA_337...
          Structuring (delay-based) FA_384...
            Starting partial collapsing (xors only) FA_384
            Finished partial collapsing.
            Starting partial collapsing  FA_384
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_384
        Mapping component FA_384...
          Structuring (delay-based) FA_328...
            Starting partial collapsing (xors only) FA_328
            Finished partial collapsing.
            Starting partial collapsing  FA_328
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_328
        Mapping component FA_328...
          Structuring (delay-based) FA_360...
            Starting partial collapsing (xors only) FA_360
            Finished partial collapsing.
            Starting partial collapsing  FA_360
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_360
        Mapping component FA_360...
          Structuring (delay-based) FA_329...
            Starting partial collapsing (xors only) FA_329
            Finished partial collapsing.
            Starting partial collapsing  FA_329
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_329
        Mapping component FA_329...
          Structuring (delay-based) FA_313...
            Starting partial collapsing (xors only) FA_313
            Finished partial collapsing.
            Starting partial collapsing  FA_313
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_313
        Mapping component FA_313...
          Structuring (delay-based) FA_297...
            Starting partial collapsing (xors only) FA_297
            Finished partial collapsing.
            Starting partial collapsing  FA_297
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_297
        Mapping component FA_297...
          Structuring (delay-based) FA_296...
            Starting partial collapsing (xors only) FA_296
            Finished partial collapsing.
            Starting partial collapsing  FA_296
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_296
        Mapping component FA_296...
          Structuring (delay-based) FA_335...
            Starting partial collapsing (xors only) FA_335
            Finished partial collapsing.
            Starting partial collapsing  FA_335
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_335
        Mapping component FA_335...
          Structuring (delay-based) FA_327...
            Starting partial collapsing (xors only) FA_327
            Finished partial collapsing.
            Starting partial collapsing  FA_327
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_327
        Mapping component FA_327...
          Structuring (delay-based) FA_319...
            Starting partial collapsing (xors only) FA_319
            Finished partial collapsing.
            Starting partial collapsing  FA_319
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_319
        Mapping component FA_319...
          Structuring (delay-based) FA_359...
            Starting partial collapsing (xors only) FA_359
            Finished partial collapsing.
            Starting partial collapsing  FA_359
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_359
        Mapping component FA_359...
          Structuring (delay-based) FA_311...
            Starting partial collapsing (xors only) FA_311
            Finished partial collapsing.
            Starting partial collapsing  FA_311
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_311
        Mapping component FA_311...
          Structuring (delay-based) FA_351...
            Starting partial collapsing (xors only) FA_351
            Finished partial collapsing.
            Starting partial collapsing  FA_351
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_351
        Mapping component FA_351...
          Structuring (delay-based) FA_343...
            Starting partial collapsing (xors only) FA_343
            Finished partial collapsing.
            Starting partial collapsing  FA_343
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_343
        Mapping component FA_343...
          Structuring (delay-based) FA_303...
            Starting partial collapsing (xors only) FA_303
            Finished partial collapsing.
            Starting partial collapsing  FA_303
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_303
        Mapping component FA_303...
          Structuring (delay-based) FA_383...
            Starting partial collapsing (xors only) FA_383
            Finished partial collapsing.
            Starting partial collapsing  FA_383
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_383
        Mapping component FA_383...
          Structuring (delay-based) FA_367...
            Starting partial collapsing (xors only) FA_367
            Finished partial collapsing.
            Starting partial collapsing  FA_367
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_367
        Mapping component FA_367...
          Structuring (delay-based) FA_295...
            Starting partial collapsing (xors only) FA_295
            Finished partial collapsing.
            Starting partial collapsing  FA_295
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_295
        Mapping component FA_295...
          Structuring (delay-based) FA_375...
            Starting partial collapsing (xors only) FA_375
            Finished partial collapsing.
            Starting partial collapsing  FA_375
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_375
        Mapping component FA_375...
          Structuring (delay-based) FA_294...
            Starting partial collapsing (xors only) FA_294
            Finished partial collapsing.
            Starting partial collapsing  FA_294
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_294
        Mapping component FA_294...
          Structuring (delay-based) FA_302...
            Starting partial collapsing (xors only) FA_302
            Finished partial collapsing.
            Starting partial collapsing  FA_302
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_302
        Mapping component FA_302...
          Structuring (delay-based) FA_318...
            Starting partial collapsing (xors only) FA_318
            Finished partial collapsing.
            Starting partial collapsing  FA_318
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_318
        Mapping component FA_318...
          Structuring (delay-based) FA_326...
            Starting partial collapsing (xors only) FA_326
            Finished partial collapsing.
            Starting partial collapsing  FA_326
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) FA_326
        Mapping component FA_326...
          Structuring (delay-based) n1_4x4...
            Starting partial collapsing (xors only) n1_4x4
            Finished partial collapsing.
            Starting partial collapsing  n1_4x4
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) n1_4x4
        Mapping component n1_4x4...
          Structuring (delay-based) n1_4x4_449...
            Starting partial collapsing (xors only) n1_4x4_449
            Finished partial collapsing.
            Starting partial collapsing  n1_4x4_449
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) n1_4x4_449
        Mapping component n1_4x4_449...
          Structuring (delay-based) n1_4x4_447...
            Starting partial collapsing (xors only) n1_4x4_447
            Finished partial collapsing.
            Starting partial collapsing  n1_4x4_447
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) n1_4x4_447
        Mapping component n1_4x4_447...
        Rebalancing component 'csa_tree_ADD_TC_OP_5_groupi'...
        Rebalancing component 'csa_tree_ADD_TC_OP_5_groupi'...
        Rebalancing component 'csa_tree_ADD_TC_OP_5_groupi'...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21...
            Starting partial collapsing (xors only) csa_tree_ADD_TC_OP_5_group_21
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_ADD_TC_OP_5_group_21
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21
        Mapping component csa_tree_ADD_TC_OP_5_group_21...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_1...
            Starting partial collapsing (xors only) csa_tree_ADD_TC_OP_5_group_21_1
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_ADD_TC_OP_5_group_21_1
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_1
        Mapping component csa_tree_ADD_TC_OP_5_group_21_1...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_2...
            Starting partial collapsing (xors only) csa_tree_ADD_TC_OP_5_group_21_2
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_ADD_TC_OP_5_group_21_2
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_2
        Mapping component csa_tree_ADD_TC_OP_5_group_21_2...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
        Rebalancing component 'csa_tree_ADD_TC_OP_5_groupi'...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_523...
            Starting partial collapsing (xors only) csa_tree_ADD_TC_OP_5_group_523
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_ADD_TC_OP_5_group_523
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_523
        Mapping component csa_tree_ADD_TC_OP_5_group_523...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                         Message Text                           |
-------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |    8 |The database contains a field that the reader does not support. |
-------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 11, CPU_Time 11.430162
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) | 100.0(100.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) | 100.0(100.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      3863      9341       327
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1924      5373       612
##>G:Misc                              11
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       11
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'n16_5' to generic gates.
        Applying wireload models.
        Computing net loads.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design /designs/n16_5 should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
        Computing net loads.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : n16_5
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./reports/n16_5/45nm/generic/syn_generic_power.txt
Beginning report datapath command
  Setting attribute of root '/': 'syn_map_effort' = high
##Generic Timing Info for library domain: _default_ typical gate delay: 31.7 ps std_slew: 5.4 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'n16_5' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) | 100.1( 91.7) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  8.3) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  92.1( 91.7) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  8.3) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   8.1(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'n16_5'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) n16_5...
          Done structuring (delay-based) n16_5
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) logic partition in exact_4x4_437...
          Done structuring (delay-based) logic partition in exact_4x4_437
        Mapping logic partition in exact_4x4_437...
          Structuring (delay-based) logic partition in exact_4x4_438...
          Done structuring (delay-based) logic partition in exact_4x4_438
        Mapping logic partition in exact_4x4_438...
          Structuring (delay-based) logic partition in exact_4x4_443...
          Done structuring (delay-based) logic partition in exact_4x4_443
        Mapping logic partition in exact_4x4_443...
          Structuring (delay-based) logic partition in exact_4x4_439...
          Done structuring (delay-based) logic partition in exact_4x4_439
        Mapping logic partition in exact_4x4_439...
          Structuring (delay-based) logic partition in exact_4x4_444...
          Done structuring (delay-based) logic partition in exact_4x4_444
        Mapping logic partition in exact_4x4_444...
          Structuring (delay-based) logic partition in exact_4x4_446...
          Done structuring (delay-based) logic partition in exact_4x4_446
        Mapping logic partition in exact_4x4_446...
          Structuring (delay-based) logic partition in exact_4x4_440...
          Done structuring (delay-based) logic partition in exact_4x4_440
        Mapping logic partition in exact_4x4_440...
          Structuring (delay-based) logic partition in exact_4x4_441...
          Done structuring (delay-based) logic partition in exact_4x4_441
        Mapping logic partition in exact_4x4_441...
          Structuring (delay-based) logic partition in exact_4x4_436...
          Done structuring (delay-based) logic partition in exact_4x4_436
        Mapping logic partition in exact_4x4_436...
          Structuring (delay-based) logic partition in exact_4x4_442...
          Done structuring (delay-based) logic partition in exact_4x4_442
        Mapping logic partition in exact_4x4_442...
          Structuring (delay-based) logic partition in exact_4x4_445...
          Done structuring (delay-based) logic partition in exact_4x4_445
        Mapping logic partition in exact_4x4_445...
          Structuring (delay-based) logic partition in exact_4x4...
          Done structuring (delay-based) logic partition in exact_4x4
        Mapping logic partition in exact_4x4...
          Structuring (delay-based) FA_349...
          Done structuring (delay-based) FA_349
        Mapping component FA_349...
          Structuring (delay-based) FA_372...
          Done structuring (delay-based) FA_372
        Mapping component FA_372...
          Structuring (delay-based) HA...
          Done structuring (delay-based) HA
        Mapping component HA...
          Structuring (delay-based) HA_396...
          Done structuring (delay-based) HA_396
        Mapping component HA_396...
          Structuring (delay-based) FA_373...
          Done structuring (delay-based) FA_373
        Mapping component FA_373...
          Structuring (delay-based) FA_308...
          Done structuring (delay-based) FA_308
        Mapping component FA_308...
          Structuring (delay-based) FA_309...
          Done structuring (delay-based) FA_309
        Mapping component FA_309...
          Structuring (delay-based) HA_400...
          Done structuring (delay-based) HA_400
        Mapping component HA_400...
          Structuring (delay-based) HA_420...
          Done structuring (delay-based) HA_420
        Mapping component HA_420...
          Structuring (delay-based) FA_316...
          Done structuring (delay-based) FA_316
        Mapping component FA_316...
          Structuring (delay-based) FA_356...
          Done structuring (delay-based) FA_356
        Mapping component FA_356...
          Structuring (delay-based) FA_317...
          Done structuring (delay-based) FA_317
        Mapping component FA_317...
          Structuring (delay-based) FA_357...
          Done structuring (delay-based) FA_357
        Mapping component FA_357...
          Structuring (delay-based) HA_424...
          Done structuring (delay-based) HA_424
        Mapping component HA_424...
          Structuring (delay-based) FA...
          Done structuring (delay-based) FA
        Mapping component FA...
          Structuring (delay-based) HA_404...
          Done structuring (delay-based) HA_404
        Mapping component HA_404...
          Structuring (delay-based) FA_324...
          Done structuring (delay-based) FA_324
        Mapping component FA_324...
          Structuring (delay-based) FA_325...
          Done structuring (delay-based) FA_325
        Mapping component FA_325...
          Structuring (delay-based) HA_408...
          Done structuring (delay-based) HA_408
        Mapping component HA_408...
          Structuring (delay-based) FA_364...
          Done structuring (delay-based) FA_364
        Mapping component FA_364...
          Structuring (delay-based) FA_332...
          Done structuring (delay-based) FA_332
        Mapping component FA_332...
          Structuring (delay-based) FA_333...
          Done structuring (delay-based) FA_333
        Mapping component FA_333...
          Structuring (delay-based) FA_365...
          Done structuring (delay-based) FA_365
        Mapping component FA_365...
          Structuring (delay-based) HA_432...
          Done structuring (delay-based) HA_432
        Mapping component HA_432...
          Structuring (delay-based) HA_412...
          Done structuring (delay-based) HA_412
        Mapping component HA_412...
          Structuring (delay-based) FA_380...
          Done structuring (delay-based) FA_380
        Mapping component FA_380...
          Structuring (delay-based) FA_340...
          Done structuring (delay-based) FA_340
        Mapping component FA_340...
          Structuring (delay-based) FA_341...
          Done structuring (delay-based) FA_341
        Mapping component FA_341...
          Structuring (delay-based) FA_381...
          Done structuring (delay-based) FA_381
        Mapping component FA_381...
          Structuring (delay-based) HA_416...
          Done structuring (delay-based) HA_416
        Mapping component HA_416...
          Structuring (delay-based) HA_428...
          Done structuring (delay-based) HA_428
        Mapping component HA_428...
          Structuring (delay-based) FA_388...
          Done structuring (delay-based) FA_388
        Mapping component FA_388...
          Structuring (delay-based) HA_392...
          Done structuring (delay-based) HA_392
        Mapping component HA_392...
          Structuring (delay-based) FA_300...
          Done structuring (delay-based) FA_300
        Mapping component FA_300...
          Structuring (delay-based) FA_301...
          Done structuring (delay-based) FA_301
        Mapping component FA_301...
          Structuring (delay-based) FA_348...
          Done structuring (delay-based) FA_348
        Mapping component FA_348...
          Structuring (delay-based) HA_395...
          Done structuring (delay-based) HA_395
        Mapping component HA_395...
          Structuring (delay-based) FA_306...
          Done structuring (delay-based) FA_306
        Mapping component FA_306...
          Structuring (delay-based) FA_354...
          Done structuring (delay-based) FA_354
        Mapping component FA_354...
          Structuring (delay-based) FA_299...
          Done structuring (delay-based) FA_299
        Mapping component FA_299...
          Structuring (delay-based) HA_399...
          Done structuring (delay-based) HA_399
        Mapping component HA_399...
          Structuring (delay-based) FA_355...
          Done structuring (delay-based) FA_355
        Mapping component FA_355...
          Structuring (delay-based) HA_431...
          Done structuring (delay-based) HA_431
        Mapping component HA_431...
          Structuring (delay-based) HA_403...
          Done structuring (delay-based) HA_403
        Mapping component HA_403...
          Structuring (delay-based) HA_423...
          Done structuring (delay-based) HA_423
        Mapping component HA_423...
          Structuring (delay-based) HA_435...
          Done structuring (delay-based) HA_435
        Mapping component HA_435...
          Structuring (delay-based) FA_322...
          Done structuring (delay-based) FA_322
        Mapping component FA_322...
          Structuring (delay-based) FA_323...
          Done structuring (delay-based) FA_323
        Mapping component FA_323...
          Structuring (delay-based) FA_362...
          Done structuring (delay-based) FA_362
        Mapping component FA_362...
          Structuring (delay-based) HA_407...
          Done structuring (delay-based) HA_407
        Mapping component HA_407...
          Structuring (delay-based) FA_386...
          Done structuring (delay-based) FA_386
        Mapping component FA_386...
          Structuring (delay-based) FA_314...
          Done structuring (delay-based) FA_314
        Mapping component FA_314...
          Structuring (delay-based) FA_378...
          Done structuring (delay-based) FA_378
        Mapping component FA_378...
          Structuring (delay-based) FA_379...
          Done structuring (delay-based) FA_379
        Mapping component FA_379...
          Structuring (delay-based) HA_411...
          Done structuring (delay-based) HA_411
        Mapping component HA_411...
          Structuring (delay-based) HA_391...
          Done structuring (delay-based) HA_391
        Mapping component HA_391...
          Structuring (delay-based) FA_315...
          Done structuring (delay-based) FA_315
        Mapping component FA_315...
          Structuring (delay-based) FA_338...
          Done structuring (delay-based) FA_338
        Mapping component FA_338...
          Structuring (delay-based) FA_339...
          Done structuring (delay-based) FA_339
        Mapping component FA_339...
          Structuring (delay-based) FA_387...
          Done structuring (delay-based) FA_387
        Mapping component FA_387...
          Structuring (delay-based) FA_307...
          Done structuring (delay-based) FA_307
        Mapping component FA_307...
          Structuring (delay-based) HA_427...
          Done structuring (delay-based) HA_427
        Mapping component HA_427...
          Structuring (delay-based) HA_419...
          Done structuring (delay-based) HA_419
        Mapping component HA_419...
          Structuring (delay-based) HA_415...
          Done structuring (delay-based) HA_415
        Mapping component HA_415...
          Structuring (delay-based) FA_371...
          Done structuring (delay-based) FA_371
        Mapping component FA_371...
          Structuring (delay-based) FA_346...
          Done structuring (delay-based) FA_346
        Mapping component FA_346...
          Structuring (delay-based) FA_331...
          Done structuring (delay-based) FA_331
        Mapping component FA_331...
          Structuring (delay-based) FA_330...
          Done structuring (delay-based) FA_330
        Mapping component FA_330...
          Structuring (delay-based) FA_298...
          Done structuring (delay-based) FA_298
        Mapping component FA_298...
          Structuring (delay-based) FA_347...
          Done structuring (delay-based) FA_347
        Mapping component FA_347...
          Structuring (delay-based) FA_370...
          Done structuring (delay-based) FA_370
        Mapping component FA_370...
          Structuring (delay-based) FA_363...
          Done structuring (delay-based) FA_363
        Mapping component FA_363...
          Structuring (delay-based) HA_405...
          Done structuring (delay-based) HA_405
        Mapping component HA_405...
          Structuring (delay-based) HA_397...
          Done structuring (delay-based) HA_397
        Mapping component HA_397...
          Structuring (delay-based) HA_401...
          Done structuring (delay-based) HA_401
        Mapping component HA_401...
          Structuring (delay-based) HA_406...
          Done structuring (delay-based) HA_406
        Mapping component HA_406...
          Structuring (delay-based) HA_394...
          Done structuring (delay-based) HA_394
        Mapping component HA_394...
          Structuring (delay-based) HA_389...
          Done structuring (delay-based) HA_389
        Mapping component HA_389...
          Structuring (delay-based) HA_390...
          Done structuring (delay-based) HA_390
        Mapping component HA_390...
          Structuring (delay-based) HA_429...
          Done structuring (delay-based) HA_429
        Mapping component HA_429...
          Structuring (delay-based) HA_425...
          Done structuring (delay-based) HA_425
        Mapping component HA_425...
          Structuring (delay-based) HA_430...
          Done structuring (delay-based) HA_430
        Mapping component HA_430...
          Structuring (delay-based) HA_402...
          Done structuring (delay-based) HA_402
        Mapping component HA_402...
          Structuring (delay-based) HA_426...
          Done structuring (delay-based) HA_426
        Mapping component HA_426...
          Structuring (delay-based) FA_376...
          Done structuring (delay-based) FA_376
        Mapping component FA_376...
          Structuring (delay-based) FA_353...
          Done structuring (delay-based) FA_353
        Mapping component FA_353...
          Structuring (delay-based) FA_321...
          Done structuring (delay-based) FA_321
        Mapping component FA_321...
          Structuring (delay-based) FA_352...
          Done structuring (delay-based) FA_352
        Mapping component FA_352...
          Structuring (delay-based) FA_361...
          Done structuring (delay-based) FA_361
        Mapping component FA_361...
          Structuring (delay-based) FA_312...
          Done structuring (delay-based) FA_312
        Mapping component FA_312...
          Structuring (delay-based) FA_297...
          Done structuring (delay-based) FA_297
        Mapping component FA_297...
          Structuring (delay-based) FA_320...
          Done structuring (delay-based) FA_320
        Mapping component FA_320...
          Structuring (delay-based) FA_385...
          Done structuring (delay-based) FA_385
        Mapping component FA_385...
          Structuring (delay-based) FA_329...
          Done structuring (delay-based) FA_329
        Mapping component FA_329...
          Structuring (delay-based) FA_344...
          Done structuring (delay-based) FA_344
        Mapping component FA_344...
          Structuring (delay-based) FA_328...
          Done structuring (delay-based) FA_328
        Mapping component FA_328...
          Structuring (delay-based) FA_360...
          Done structuring (delay-based) FA_360
        Mapping component FA_360...
          Structuring (delay-based) FA_337...
          Done structuring (delay-based) FA_337
        Mapping component FA_337...
          Structuring (delay-based) FA_305...
          Done structuring (delay-based) FA_305
        Mapping component FA_305...
          Structuring (delay-based) FA_336...
          Done structuring (delay-based) FA_336
        Mapping component FA_336...
          Structuring (delay-based) FA_384...
          Done structuring (delay-based) FA_384
        Mapping component FA_384...
          Structuring (delay-based) FA_304...
          Done structuring (delay-based) FA_304
        Mapping component FA_304...
          Structuring (delay-based) FA_369...
          Done structuring (delay-based) FA_369
        Mapping component FA_369...
          Structuring (delay-based) FA_296...
          Done structuring (delay-based) FA_296
        Mapping component FA_296...
          Structuring (delay-based) FA_377...
          Done structuring (delay-based) FA_377
        Mapping component FA_377...
          Structuring (delay-based) FA_345...
          Done structuring (delay-based) FA_345
        Mapping component FA_345...
          Structuring (delay-based) FA_313...
          Done structuring (delay-based) FA_313
        Mapping component FA_313...
          Structuring (delay-based) FA_368...
          Done structuring (delay-based) FA_368
        Mapping component FA_368...
          Structuring (delay-based) FA_319...
          Done structuring (delay-based) FA_319
        Mapping component FA_319...
          Structuring (delay-based) FA_295...
          Done structuring (delay-based) FA_295
        Mapping component FA_295...
          Structuring (delay-based) FA_335...
          Done structuring (delay-based) FA_335
        Mapping component FA_335...
          Structuring (delay-based) FA_367...
          Done structuring (delay-based) FA_367
        Mapping component FA_367...
          Structuring (delay-based) FA_343...
          Done structuring (delay-based) FA_343
        Mapping component FA_343...
          Structuring (delay-based) FA_359...
          Done structuring (delay-based) FA_359
        Mapping component FA_359...
          Structuring (delay-based) FA_327...
          Done structuring (delay-based) FA_327
        Mapping component FA_327...
          Structuring (delay-based) FA_383...
          Done structuring (delay-based) FA_383
        Mapping component FA_383...
          Structuring (delay-based) FA_303...
          Done structuring (delay-based) FA_303
        Mapping component FA_303...
          Structuring (delay-based) FA_375...
          Done structuring (delay-based) FA_375
        Mapping component FA_375...
          Structuring (delay-based) FA_311...
          Done structuring (delay-based) FA_311
        Mapping component FA_311...
          Structuring (delay-based) FA_351...
          Done structuring (delay-based) FA_351
        Mapping component FA_351...
          Structuring (delay-based) FA_326...
          Done structuring (delay-based) FA_326
        Mapping component FA_326...
          Structuring (delay-based) FA_318...
          Done structuring (delay-based) FA_318
        Mapping component FA_318...
          Structuring (delay-based) FA_302...
          Done structuring (delay-based) FA_302
        Mapping component FA_302...
          Structuring (delay-based) FA_294...
          Done structuring (delay-based) FA_294
        Mapping component FA_294...
          Structuring (delay-based) FA_374...
          Done structuring (delay-based) FA_374
        Mapping component FA_374...
          Structuring (delay-based) FA_366...
          Done structuring (delay-based) FA_366
        Mapping component FA_366...
          Structuring (delay-based) n1_4x4_447...
          Done structuring (delay-based) n1_4x4_447
        Mapping component n1_4x4_447...
          Structuring (delay-based) n1_4x4...
          Done structuring (delay-based) n1_4x4
        Mapping component n1_4x4...
          Structuring (delay-based) n1_4x4_449...
          Done structuring (delay-based) n1_4x4_449
        Mapping component n1_4x4_449...
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_2...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_2
        Mapping component csa_tree_ADD_TC_OP_5_group_21_2...
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21
        Mapping component csa_tree_ADD_TC_OP_5_group_21...
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_1...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_1
        Mapping component csa_tree_ADD_TC_OP_5_group_21_1...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) csa_tree_ADD_TC_OP_5_group_523...
          Done structuring (delay-based) csa_tree_ADD_TC_OP_5_group_523
        Mapping component csa_tree_ADD_TC_OP_5_group_523...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_523...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_523
        Optimizing component csa_tree_ADD_TC_OP_5_group_523...
        Pre-mapped Exploration for csa_tree_ADD_TC_OP_5_group_523 'very_fast' (slack=214748365, area=208)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
        Early Area Reclamation for csa_tree_ADD_TC_OP_5_group_523 'very_fast' (slack=214748365, area=189)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_1...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_1
        Optimizing component csa_tree_ADD_TC_OP_5_group_21_1...
        Pre-mapped Exploration for csa_tree_ADD_TC_OP_5_group_21_1 'very_fast' (slack=214748365, area=100)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
        Early Area Reclamation for csa_tree_ADD_TC_OP_5_group_21_1 'very_fast' (slack=214748365, area=93)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_2...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_21_2
        Optimizing component csa_tree_ADD_TC_OP_5_group_21_2...
        Pre-mapped Exploration for csa_tree_ADD_TC_OP_5_group_21_2 'very_fast' (slack=214748365, area=100)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
        Early Area Reclamation for csa_tree_ADD_TC_OP_5_group_21_2 'very_fast' (slack=214748365, area=93)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_21...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group_21
        Optimizing component csa_tree_ADD_TC_OP_5_group_21...
        Pre-mapped Exploration for csa_tree_ADD_TC_OP_5_group_21 'very_fast' (slack=214748365, area=100)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
        Early Area Reclamation for csa_tree_ADD_TC_OP_5_group_21 'very_fast' (slack=214748365, area=93)...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) csa_tree_ADD_TC_OP_5_group...
          Done restructuring (delay-based) csa_tree_ADD_TC_OP_5_group
        Optimizing component csa_tree_ADD_TC_OP_5_group...
          Restructuring (delay-based) n1_4x4_447...
          Done restructuring (delay-based) n1_4x4_447
        Optimizing component n1_4x4_447...
          Restructuring (delay-based) n1_4x4_449...
          Done restructuring (delay-based) n1_4x4_449
        Optimizing component n1_4x4_449...
          Restructuring (delay-based) n1_4x4...
          Done restructuring (delay-based) n1_4x4
        Optimizing component n1_4x4...
          Restructuring (delay-based) FA_302...
          Done restructuring (delay-based) FA_302
        Optimizing component FA_302...
          Restructuring (delay-based) FA_366...
          Done restructuring (delay-based) FA_366
        Optimizing component FA_366...
          Restructuring (delay-based) FA_374...
          Done restructuring (delay-based) FA_374
        Optimizing component FA_374...
          Restructuring (delay-based) FA_326...
          Done restructuring (delay-based) FA_326
        Optimizing component FA_326...
          Restructuring (delay-based) FA_294...
          Done restructuring (delay-based) FA_294
        Optimizing component FA_294...
          Restructuring (delay-based) FA_318...
          Done restructuring (delay-based) FA_318
        Optimizing component FA_318...
          Restructuring (delay-based) FA_303...
          Done restructuring (delay-based) FA_303
        Optimizing component FA_303...
          Restructuring (delay-based) FA_367...
          Done restructuring (delay-based) FA_367
        Optimizing component FA_367...
          Restructuring (delay-based) FA_311...
          Done restructuring (delay-based) FA_311
        Optimizing component FA_311...
          Restructuring (delay-based) FA_351...
          Done restructuring (delay-based) FA_351
        Optimizing component FA_351...
          Restructuring (delay-based) FA_319...
          Done restructuring (delay-based) FA_319
        Optimizing component FA_319...
          Restructuring (delay-based) FA_327...
          Done restructuring (delay-based) FA_327
        Optimizing component FA_327...
          Restructuring (delay-based) FA_359...
          Done restructuring (delay-based) FA_359
        Optimizing component FA_359...
          Restructuring (delay-based) FA_383...
          Done restructuring (delay-based) FA_383
        Optimizing component FA_383...
          Restructuring (delay-based) FA_335...
          Done restructuring (delay-based) FA_335
        Optimizing component FA_335...
          Restructuring (delay-based) FA_375...
          Done restructuring (delay-based) FA_375
        Optimizing component FA_375...
          Restructuring (delay-based) FA_295...
          Done restructuring (delay-based) FA_295
        Optimizing component FA_295...
          Restructuring (delay-based) FA_343...
          Done restructuring (delay-based) FA_343
        Optimizing component FA_343...
          Restructuring (delay-based) FA_304...
          Done restructuring (delay-based) FA_304
        Optimizing component FA_304...
          Restructuring (delay-based) FA_353...
          Done restructuring (delay-based) FA_353
        Optimizing component FA_353...
          Restructuring (delay-based) FA_313...
          Done restructuring (delay-based) FA_313
        Optimizing component FA_313...
          Restructuring (delay-based) FA_368...
          Done restructuring (delay-based) FA_368
        Optimizing component FA_368...
          Restructuring (delay-based) FA_352...
          Done restructuring (delay-based) FA_352
        Optimizing component FA_352...
          Restructuring (delay-based) FA_321...
          Done restructuring (delay-based) FA_321
        Optimizing component FA_321...
          Restructuring (delay-based) FA_320...
          Done restructuring (delay-based) FA_320
        Optimizing component FA_320...
          Restructuring (delay-based) FA_361...
          Done restructuring (delay-based) FA_361
        Optimizing component FA_361...
          Restructuring (delay-based) FA_329...
          Done restructuring (delay-based) FA_329
        Optimizing component FA_329...
          Restructuring (delay-based) FA_377...
          Done restructuring (delay-based) FA_377
        Optimizing component FA_377...
          Restructuring (delay-based) FA_328...
          Done restructuring (delay-based) FA_328
        Optimizing component FA_328...
          Restructuring (delay-based) FA_385...
          Done restructuring (delay-based) FA_385
        Optimizing component FA_385...
          Restructuring (delay-based) FA_360...
          Done restructuring (delay-based) FA_360
        Optimizing component FA_360...
          Restructuring (delay-based) FA_312...
          Done restructuring (delay-based) FA_312
        Optimizing component FA_312...
          Restructuring (delay-based) FA_337...
          Done restructuring (delay-based) FA_337
        Optimizing component FA_337...
          Restructuring (delay-based) FA_336...
          Done restructuring (delay-based) FA_336
        Optimizing component FA_336...
          Restructuring (delay-based) FA_345...
          Done restructuring (delay-based) FA_345
        Optimizing component FA_345...
          Restructuring (delay-based) FA_297...
          Done restructuring (delay-based) FA_297
        Optimizing component FA_297...
          Restructuring (delay-based) FA_369...
          Done restructuring (delay-based) FA_369
        Optimizing component FA_369...
          Restructuring (delay-based) FA_376...
          Done restructuring (delay-based) FA_376
        Optimizing component FA_376...
          Restructuring (delay-based) FA_384...
          Done restructuring (delay-based) FA_384
        Optimizing component FA_384...
          Restructuring (delay-based) FA_344...
          Done restructuring (delay-based) FA_344
        Optimizing component FA_344...
          Restructuring (delay-based) FA_296...
          Done restructuring (delay-based) FA_296
        Optimizing component FA_296...
          Restructuring (delay-based) FA_305...
          Done restructuring (delay-based) FA_305
        Optimizing component FA_305...
          Restructuring (delay-based) HA_394...
          Done restructuring (delay-based) HA_394
        Optimizing component HA_394...
          Restructuring (delay-based) HA_430...
          Done restructuring (delay-based) HA_430
        Optimizing component HA_430...
          Restructuring (delay-based) HA_425...
          Done restructuring (delay-based) HA_425
        Optimizing component HA_425...
          Restructuring (delay-based) HA_406...
          Done restructuring (delay-based) HA_406
        Optimizing component HA_406...
          Restructuring (delay-based) HA_397...
          Done restructuring (delay-based) HA_397
        Optimizing component HA_397...
          Restructuring (delay-based) HA_429...
          Done restructuring (delay-based) HA_429
        Optimizing component HA_429...
          Restructuring (delay-based) HA_405...
          Done restructuring (delay-based) HA_405
        Optimizing component HA_405...
          Restructuring (delay-based) HA_426...
          Done restructuring (delay-based) HA_426
        Optimizing component HA_426...
          Restructuring (delay-based) HA_402...
          Done restructuring (delay-based) HA_402
        Optimizing component HA_402...
          Restructuring (delay-based) HA_390...
          Done restructuring (delay-based) HA_390
        Optimizing component HA_390...
          Restructuring (delay-based) HA_389...
          Done restructuring (delay-based) HA_389
        Optimizing component HA_389...
          Restructuring (delay-based) HA_401...
          Done restructuring (delay-based) HA_401
        Optimizing component HA_401...
          Restructuring (delay-based) FA_307...
          Done restructuring (delay-based) FA_307
        Optimizing component FA_307...
          Restructuring (delay-based) HA_419...
          Done restructuring (delay-based) HA_419
        Optimizing component HA_419...
          Restructuring (delay-based) FA_314...
          Done restructuring (delay-based) FA_314
        Optimizing component FA_314...
          Restructuring (delay-based) FA_315...
          Done restructuring (delay-based) FA_315
        Optimizing component FA_315...
          Restructuring (delay-based) HA_431...
          Done restructuring (delay-based) HA_431
        Optimizing component HA_431...
          Restructuring (delay-based) HA_403...
          Done restructuring (delay-based) HA_403
        Optimizing component HA_403...
          Restructuring (delay-based) HA_435...
          Done restructuring (delay-based) HA_435
        Optimizing component HA_435...
          Restructuring (delay-based) FA_322...
          Done restructuring (delay-based) FA_322
        Optimizing component FA_322...
          Restructuring (delay-based) FA_355...
          Done restructuring (delay-based) FA_355
        Optimizing component FA_355...
          Restructuring (delay-based) FA_354...
          Done restructuring (delay-based) FA_354
        Optimizing component FA_354...
          Restructuring (delay-based) FA_323...
          Done restructuring (delay-based) FA_323
        Optimizing component FA_323...
          Restructuring (delay-based) HA_423...
          Done restructuring (delay-based) HA_423
        Optimizing component HA_423...
          Restructuring (delay-based) FA_362...
          Done restructuring (delay-based) FA_362
        Optimizing component FA_362...
          Restructuring (delay-based) FA_346...
          Done restructuring (delay-based) FA_346
        Optimizing component FA_346...
          Restructuring (delay-based) HA_407...
          Done restructuring (delay-based) HA_407
        Optimizing component HA_407...
          Restructuring (delay-based) HA_411...
          Done restructuring (delay-based) HA_411
        Optimizing component HA_411...
          Restructuring (delay-based) FA_363...
          Done restructuring (delay-based) FA_363
        Optimizing component FA_363...
          Restructuring (delay-based) FA_331...
          Done restructuring (delay-based) FA_331
        Optimizing component FA_331...
          Restructuring (delay-based) FA_330...
          Done restructuring (delay-based) FA_330
        Optimizing component FA_330...
          Restructuring (delay-based) HA_395...
          Done restructuring (delay-based) HA_395
        Optimizing component HA_395...
          Restructuring (delay-based) FA_378...
          Done restructuring (delay-based) FA_378
        Optimizing component FA_378...
          Restructuring (delay-based) FA_338...
          Done restructuring (delay-based) FA_338
        Optimizing component FA_338...
          Restructuring (delay-based) FA_339...
          Done restructuring (delay-based) FA_339
        Optimizing component FA_339...
          Restructuring (delay-based) FA_386...
          Done restructuring (delay-based) FA_386
        Optimizing component FA_386...
          Restructuring (delay-based) FA_379...
          Done restructuring (delay-based) FA_379
        Optimizing component FA_379...
          Restructuring (delay-based) HA_391...
          Done restructuring (delay-based) HA_391
        Optimizing component HA_391...
          Restructuring (delay-based) HA_427...
          Done restructuring (delay-based) HA_427
        Optimizing component HA_427...
          Restructuring (delay-based) HA_415...
          Done restructuring (delay-based) HA_415
        Optimizing component HA_415...
          Restructuring (delay-based) FA_370...
          Done restructuring (delay-based) FA_370
        Optimizing component FA_370...
          Restructuring (delay-based) FA_387...
          Done restructuring (delay-based) FA_387
        Optimizing component FA_387...
          Restructuring (delay-based) HA_399...
          Done restructuring (delay-based) HA_399
        Optimizing component HA_399...
          Restructuring (delay-based) FA_347...
          Done restructuring (delay-based) FA_347
        Optimizing component FA_347...
          Restructuring (delay-based) FA_299...
          Done restructuring (delay-based) FA_299
        Optimizing component FA_299...
          Restructuring (delay-based) FA_306...
          Done restructuring (delay-based) FA_306
        Optimizing component FA_306...
          Restructuring (delay-based) FA_371...
          Done restructuring (delay-based) FA_371
        Optimizing component FA_371...
          Restructuring (delay-based) FA_298...
          Done restructuring (delay-based) FA_298
        Optimizing component FA_298...
          Restructuring (delay-based) FA_373...
          Done restructuring (delay-based) FA_373
        Optimizing component FA_373...
          Restructuring (delay-based) HA_404...
          Done restructuring (delay-based) HA_404
        Optimizing component HA_404...
          Restructuring (delay-based) FA...
          Done restructuring (delay-based) FA
        Optimizing component FA...
          Restructuring (delay-based) FA_301...
          Done restructuring (delay-based) FA_301
        Optimizing component FA_301...
          Restructuring (delay-based) FA_308...
          Done restructuring (delay-based) FA_308
        Optimizing component FA_308...
          Restructuring (delay-based) FA_372...
          Done restructuring (delay-based) FA_372
        Optimizing component FA_372...
          Restructuring (delay-based) FA_325...
          Done restructuring (delay-based) FA_325
        Optimizing component FA_325...
          Restructuring (delay-based) FA_364...
          Done restructuring (delay-based) FA_364
        Optimizing component FA_364...
          Restructuring (delay-based) FA_357...
          Done restructuring (delay-based) FA_357
        Optimizing component FA_357...
          Restructuring (delay-based) HA_392...
          Done restructuring (delay-based) HA_392
        Optimizing component HA_392...
          Restructuring (delay-based) HA_396...
          Done restructuring (delay-based) HA_396
        Optimizing component HA_396...
          Restructuring (delay-based) FA_381...
          Done restructuring (delay-based) FA_381
        Optimizing component FA_381...
          Restructuring (delay-based) HA_420...
          Done restructuring (delay-based) HA_420
        Optimizing component HA_420...
          Restructuring (delay-based) HA_424...
          Done restructuring (delay-based) HA_424
        Optimizing component HA_424...
          Restructuring (delay-based) FA_388...
          Done restructuring (delay-based) FA_388
        Optimizing component FA_388...
          Restructuring (delay-based) FA_317...
          Done restructuring (delay-based) FA_317
        Optimizing component FA_317...
          Restructuring (delay-based) HA_408...
          Done restructuring (delay-based) HA_408
        Optimizing component HA_408...
          Restructuring (delay-based) FA_324...
          Done restructuring (delay-based) FA_324
        Optimizing component FA_324...
          Restructuring (delay-based) HA_412...
          Done restructuring (delay-based) HA_412
        Optimizing component HA_412...
          Restructuring (delay-based) FA_380...
          Done restructuring (delay-based) FA_380
        Optimizing component FA_380...
          Restructuring (delay-based) FA_341...
          Done restructuring (delay-based) FA_341
        Optimizing component FA_341...
          Restructuring (delay-based) HA_416...
          Done restructuring (delay-based) HA_416
        Optimizing component HA_416...
          Restructuring (delay-based) FA_356...
          Done restructuring (delay-based) FA_356
        Optimizing component FA_356...
          Restructuring (delay-based) HA_428...
          Done restructuring (delay-based) HA_428
        Optimizing component HA_428...
          Restructuring (delay-based) FA_300...
          Done restructuring (delay-based) FA_300
        Optimizing component FA_300...
          Restructuring (delay-based) HA...
          Done restructuring (delay-based) HA
        Optimizing component HA...
          Restructuring (delay-based) FA_348...
          Done restructuring (delay-based) FA_348
        Optimizing component FA_348...
          Restructuring (delay-based) FA_340...
          Done restructuring (delay-based) FA_340
        Optimizing component FA_340...
          Restructuring (delay-based) FA_349...
          Done restructuring (delay-based) FA_349
        Optimizing component FA_349...
          Restructuring (delay-based) FA_332...
          Done restructuring (delay-based) FA_332
        Optimizing component FA_332...
          Restructuring (delay-based) FA_309...
          Done restructuring (delay-based) FA_309
        Optimizing component FA_309...
          Restructuring (delay-based) FA_365...
          Done restructuring (delay-based) FA_365
        Optimizing component FA_365...
          Restructuring (delay-based) HA_432...
          Done restructuring (delay-based) HA_432
        Optimizing component HA_432...
          Restructuring (delay-based) HA_400...
          Done restructuring (delay-based) HA_400
        Optimizing component HA_400...
          Restructuring (delay-based) FA_316...
          Done restructuring (delay-based) FA_316
        Optimizing component FA_316...
          Restructuring (delay-based) FA_333...
          Done restructuring (delay-based) FA_333
        Optimizing component FA_333...
          Restructuring (delay-based) logic partition in exact_4x4_439...
          Done restructuring (delay-based) logic partition in exact_4x4_439
        Optimizing logic partition in exact_4x4_439...
          Restructuring (delay-based) logic partition in exact_4x4_444...
          Done restructuring (delay-based) logic partition in exact_4x4_444
        Optimizing logic partition in exact_4x4_444...
          Restructuring (delay-based) logic partition in exact_4x4_440...
          Done restructuring (delay-based) logic partition in exact_4x4_440
        Optimizing logic partition in exact_4x4_440...
          Restructuring (delay-based) logic partition in exact_4x4_438...
          Done restructuring (delay-based) logic partition in exact_4x4_438
        Optimizing logic partition in exact_4x4_438...
          Restructuring (delay-based) logic partition in exact_4x4_437...
          Done restructuring (delay-based) logic partition in exact_4x4_437
        Optimizing logic partition in exact_4x4_437...
          Restructuring (delay-based) logic partition in exact_4x4_441...
          Done restructuring (delay-based) logic partition in exact_4x4_441
        Optimizing logic partition in exact_4x4_441...
          Restructuring (delay-based) logic partition in exact_4x4_445...
          Done restructuring (delay-based) logic partition in exact_4x4_445
        Optimizing logic partition in exact_4x4_445...
          Restructuring (delay-based) logic partition in exact_4x4...
          Done restructuring (delay-based) logic partition in exact_4x4
        Optimizing logic partition in exact_4x4...
          Restructuring (delay-based) logic partition in exact_4x4_446...
          Done restructuring (delay-based) logic partition in exact_4x4_446
        Optimizing logic partition in exact_4x4_446...
          Restructuring (delay-based) logic partition in exact_4x4_443...
          Done restructuring (delay-based) logic partition in exact_4x4_443
        Optimizing logic partition in exact_4x4_443...
          Restructuring (delay-based) logic partition in exact_4x4_442...
          Done restructuring (delay-based) logic partition in exact_4x4_442
        Optimizing logic partition in exact_4x4_442...
          Restructuring (delay-based) logic partition in exact_4x4_436...
          Done restructuring (delay-based) logic partition in exact_4x4_436
        Optimizing logic partition in exact_4x4_436...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 1910        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                        Message Text                                         |
------------------------------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |    3 |The database contains a field that the reader does not support.                              |
| PA-7         |Info    |  290 |Resetting power analysis results.                                                            |
|              |        |      |All computed switching activities are removed.                                               |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                                                 |
| RPT-16       |Info    |    1 |Joules engine is used.                                                                       |
| RPT-80       |Warning |    1 |The details given in report might be incorrect or incomplete.                                |
|              |        |      |Map the design using syn_map before using the '-detail' option of the 'report_area' command. |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                                           |
| SYNTH-4      |Info    |    1 |Mapping.                                                                                     |
| TIM-1000     |Info    |    1 |Multimode clock gating check is disabled.                                                    |
------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                1910        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 4.561697999999996
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  67.3( 64.7) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  5.9) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   5.9(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:53) |  00:00:04(00:00:05) |  26.9( 29.4) |   22:13:08 (Nov11) |  617.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : The dofile generated is compatible with LEC version '16.10-s240' or later. [CFM-502]
        : Automatic Verilog version detection is not supported in older versions.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/n16_5/fv_map.fv.json' for netlist 'fv/n16_5/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/n16_5/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9916350000000023
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  63.6( 61.1) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  5.6) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   5.6(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:53) |  00:00:04(00:00:05) |  25.4( 27.8) |   22:13:08 (Nov11) |  617.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:01) |   5.5(  5.6) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.007252999999998622
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  63.6( 61.1) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  5.6) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   5.6(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:53) |  00:00:04(00:00:05) |  25.4( 27.8) |   22:13:08 (Nov11) |  617.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:01) |   5.5(  5.6) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/n16_5 ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.002 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  63.6( 61.1) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  5.6) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   5.6(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:53) |  00:00:04(00:00:05) |  25.4( 27.8) |   22:13:08 (Nov11) |  617.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:01) |   5.5(  5.6) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1910        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1910        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   1910        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.006039000000001238
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  63.7( 61.1) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  5.6) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   5.6(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:53) |  00:00:04(00:00:05) |  25.4( 27.8) |   22:13:08 (Nov11) |  617.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:01) |   5.5(  5.6) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:02:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:12:51 (Nov11) |  327.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:11(00:00:11) |  63.7( 61.1) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:02 (Nov11) |  612.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:02:48) |  00:00:00(00:00:01) |  -0.1(  5.6) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:02:48) |  00:00:01(00:00:00) |   5.6(  0.0) |   22:13:03 (Nov11) |  612.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:53) |  00:00:04(00:00:05) |  25.4( 27.8) |   22:13:08 (Nov11) |  617.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:01) |   5.5(  5.6) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:34(00:02:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:13:09 (Nov11) |  617.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1924      5373       612
##>M:Pre Cleanup                        0         -         -      1924      5373       612
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       739      1909       617
##>M:Const Prop                         0         -         0       739      1909       617
##>M:Cleanup                            0         -         0       739      1909       617
##>M:MBCI                               0         -         -       739      1909       617
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'n16_5'.
        Applying wireload models.
        Computing net loads.
invalid command name ">"
legacy_genus:/> exit
Normal exit.