spectre_golden_spm_registers	,	V_30
status_reg	,	V_1070
cik_pciep_wreg	,	F_9
QUEUEID	,	F_23
crtc_vblank_int	,	V_899
reset_work	,	V_969
MCB_BUSY	,	V_490
cik_enter_rlc_safe_mode	,	F_185
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_55
cp_hqd_pq_rptr_report_addr_hi	,	V_430
"KABINI"	,	L_6
IH_RB_WPTR	,	V_816
other_heads_data_return_time	,	V_1032
scratch	,	V_250
PQ_VOLATILE	,	V_418
cik_init_gfx_cgpg	,	F_223
ENABLE_L2_FRAGMENT_PROCESSING	,	V_558
CP_ME2_PIPE0_INT_CNTL	,	V_823
size	,	V_41
CG_THERMAL_INT_CTRL	,	V_890
"(%d) pin HDP EOP bo failed\n"	,	L_38
PA_SC_LINE_STIPPLE_STATE	,	V_242
dce8_available_bandwidth	,	F_326
TRAIN_DONE_D1	,	V_72
TRAIN_DONE_D0	,	V_71
IRQ_NONE	,	V_956
MC_SEQ_SUP_CNTL	,	V_62
CP_MEC_ME2_UCODE_DATA	,	V_359
RADEON_WB_SCRATCH_OFFSET	,	V_331
"disabling GPU acceleration\n"	,	L_144
cik_enable_hdp_ls	,	F_208
a	,	V_1009
b	,	V_1016
LC_REDO_EQ	,	V_1127
c	,	V_1039
CP_RB0_CNTL	,	V_335
real_vram_size	,	V_546
i	,	V_54
j	,	V_169
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_164
k	,	V_650
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_267
CP_RB0_RPTR_ADDR_HI	,	V_340
r	,	V_10
ADDR_SURF_SAMPLE_SPLIT_2	,	V_130
cp_hqd_pq_base_hi	,	V_409
cik_enable_mc_ls	,	F_197
v	,	V_14
"force priority to high\n"	,	L_147
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_66
LB_VBLANK_STATUS	,	V_919
cik_mc_init	,	F_153
TC_CFG_L2_VOLATILE	,	V_606
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_829
cik_compute_ring_get_rptr	,	F_102
"unknown num pipe config: 0x%x\n"	,	L_23
max_texture_channel_caches	,	V_185
IH_WPTR_OVERFLOW_CLEAR	,	V_852
"PCIE gen 2 link speeds already enabled\n"	,	L_150
cs_section_def	,	V_797
IH_WPTR_WRITEBACK_ENABLE	,	V_853
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_587
CP_BUSY	,	V_472
CIK_ME_UCODE_SIZE	,	V_85
PCI_EXP_LNKCTL	,	V_1107
CAYMAN_RING_TYPE_CP2_INDEX	,	V_361
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_596
cik_ib_test	,	F_87
reg_list_size	,	V_786
CP_ME1_PIPE1_INT_CNTL	,	V_820
"  CP_CPC_STATUS = 0x%08x\n"	,	L_62
"radeon/%s_mec.bin"	,	L_12
spin_unlock_irqrestore	,	F_8
CP_PFP_HALT	,	V_300
cik	,	V_111
IH_BUSY	,	V_482
wm_mask	,	V_1051
"cik_irq_set: vblank 1\n"	,	L_86
line_time	,	V_1021
le32_to_cpu	,	F_103
root	,	V_1086
TC_CFG_L2_LOAD_POLICY0	,	V_600
CG_DCLK_STATUS	,	V_1084
R600_RING_TYPE_UVD_INDEX	,	V_963
SLV_MEM_AGGRESSIVE_LS_EN	,	V_728
TC_CFG_L2_LOAD_POLICY1	,	V_601
DB_DEBUG2	,	V_230
CP_PQ_WPTR_POLL_CNTL	,	V_390
DB_DEBUG3	,	V_231
"IH: D1 vblank\n"	,	L_100
SDMA0_CLK_CTRL	,	V_716
GRBM_STATUS2	,	V_440
CP_MQD_BASE_ADDR_HI	,	V_404
atom_context	,	V_986
VGT_CACHE_INVALIDATION	,	V_238
RADEON_RESET_IH	,	V_483
CIK_CE_UCODE_SIZE	,	V_86
cik_init_cp_pg_table	,	F_215
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_582
SDMA1_BUSY	,	V_481
pci_pcie_cap	,	F_346
queue_state	,	V_392
CP_MEQ_THRESHOLDS	,	V_224
tmp	,	V_182
evergreen_mc_save	,	V_496
block	,	V_629
CP_ME_CNTL	,	V_298
bytes_per_pixel	,	V_1025
GB_MACROTILE_MODE0	,	V_149
spectre_golden_common_registers	,	V_29
IA_BUSY	,	V_469
UVD_UDEC_DB_ADDR_CONFIG	,	V_222
IRQ_HANDLED	,	V_971
active_time	,	V_1023
radeon_ib_get	,	F_88
cik_enable_cp_pg	,	F_213
RADEON_CG_SUPPORT_UVD_MGCG	,	V_719
SMU_CLK_SLOWDOWN_ON_PD_ENABLE	,	V_745
DRM_INFO	,	F_31
"cik startup failed on resume\n"	,	L_140
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_898
max_cu_per_sh	,	V_183
save	,	V_497
ON_MONITOR_ADD	,	F_196
RLC_LB_CNTR_MAX	,	V_671
sh_per_se	,	V_164
enabled_rbs	,	V_171
cik_vm_init	,	F_173
current_sclk	,	V_1057
dpm_enabled	,	V_1055
ROW_SIZE_SHIFT	,	V_215
multi_gpu_tile_size	,	V_208
RADEON_RESET_GRBM	,	V_487
LB_VLINE_STATUS	,	V_922
RADEON_GEM_DOMAIN_GTT	,	V_371
SDMA_OPCODE_NOP	,	V_981
bonaire_golden_common_registers	,	V_19
RADEON_RESET_DMA1	,	V_479
cp_table_size	,	V_975
PACKET3_INDIRECT_BUFFER_CONST	,	V_286
disabled_rbs	,	V_170
GRBM_REG_SGIT	,	F_226
CHANSIZE_MASK	,	V_538
MST_MEM_LS_EN	,	V_726
HDP_NONSURFACE_INFO	,	V_530
CP_MEC_TABLE_OFFSET	,	V_756
"si_irq_set: sw int cp2 invalid me %d\n"	,	L_82
max_pfn	,	V_581
cik_vm_fini	,	F_174
RADEON_RESET_CP	,	V_474
PCIE_DATA	,	V_13
bonaire_golden_registers	,	V_18
ADDR_SURF_THIN_MICRO_TILING	,	V_133
cp_int_cntl	,	V_859
pipe	,	V_45
use_doorbell	,	V_373
UVD_RBC_RB_WPTR	,	V_984
"IH: D2 vline\n"	,	L_104
"failed initializing DMA fences (%d).\n"	,	L_134
crtc_htotal	,	V_1052
WREG32_P	,	F_256
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_214
cik_vm_set_page	,	F_177
cik_resume	,	F_277
spectre_golden_registers	,	V_28
CP_CPC_BUSY_STAT	,	V_455
BUF_SWAP_32BIT	,	V_334
cp_hqd_active	,	V_438
DAC_AUTODETECT_INT_CONTROL	,	V_836
ADDR_SURF_P4_16x16	,	V_150
accel_working	,	V_987
latency	,	V_1034
"  SDMA1_STATUS_REG   = 0x%08X\n"	,	L_52
IH_RB_CNTL	,	V_811
tmp1	,	V_765
"SRBM_SOFT_RESET=0x%08X\n"	,	L_69
tmp2	,	V_679
drm_pcie_get_speed_cap_mask	,	F_345
emit_wait	,	V_274
"dpm thermal\n"	,	L_97
"radeon/%s_pfp.bin"	,	L_8
GC_USER_RB_BACKEND_DISABLE	,	V_167
LB_D3_VBLANK_INTERRUPT	,	V_926
DC_HPD1_INT_CONTROL	,	V_837
radeon_crtc_handle_flip	,	F_254
mc_shared_chmap	,	V_179
DC_HPD5_INT_CONTROL	,	V_842
radeon_ib	,	V_279
sc_earlyz_tile_fifo_size	,	V_192
RADEON_RESET_GFX	,	V_471
DEEP_SLEEP_CLK_SEL_MASK	,	V_1168
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_500
PACKET3_SET_CONTEXT_REG_START	,	V_807
"radeon: cp failed to lock ring (%d).\n"	,	L_34
DOORBELL_OFFSET_MASK	,	V_433
DCLK_STATUS	,	V_1077
LB_MEMORY_SIZE	,	F_315
cik_rlc_stop	,	F_140
stat_regs	,	V_903
CGTS_SM_CTRL_REG	,	V_699
DB_DEBUG	,	V_229
cik_enable_mgcg	,	F_194
FB_READ_EN	,	V_198
GDS_BUSY	,	V_467
cp_mqd_base_addr_hi	,	V_402
r600_set_bios_scratch_engine_hung	,	F_145
RADEON_CG_SUPPORT_GFX_CGCG	,	V_681
cik_get_csb_buffer	,	F_229
rmx_type	,	V_1059
cik_enable_gfx_static_mgpg	,	F_221
gpu_pos	,	V_1090
radeon_ring_lockup_update	,	F_147
dce6_audio_fini	,	F_280
RADEON_WB_CP_RPTR_OFFSET	,	V_339
"(%d) map MQD bo failed\n"	,	L_42
radeon_update_bandwidth_info	,	F_157
yclk	,	V_1006
cp_hqd_pq_rptr_report_addr	,	V_429
mc_fw	,	V_57
dce8_wm_params	,	V_1003
SC_HIZ_TILE_FIFO_SIZE	,	F_59
VMID	,	F_22
cp_mqd_base_addr	,	V_401
CP_STALLED_STAT3	,	V_451
CP_STALLED_STAT2	,	V_450
CP_STALLED_STAT1	,	V_449
NOOFCOLS_MASK	,	V_204
radeon_vm_map_gart	,	F_179
mc_id	,	V_621
"IH: HPD3\n"	,	L_115
VBLANK_ACK	,	V_920
"cik_irq_set: vblank 5\n"	,	L_90
CP_HPD_EOP_VMID	,	V_384
BUG	,	F_30
RREG32_SMC	,	F_2
radeon_surface_init	,	F_291
cik_sdma_vm_set_page	,	F_180
be32_to_cpup	,	F_25
HDP_NONSURFACE_BASE	,	V_529
"radeon: MC ucode required for NI+.\n"	,	L_145
CHIP_KABINI	,	V_21
CP_RB0_BASE_HI	,	V_344
hpd_eop_gpu_addr	,	V_372
NOOFCOLS_SHIFT	,	V_205
DRM_UDELAY	,	F_74
fw_data	,	V_50
cik_cp_compute_start	,	F_112
PCIE_CNTL2	,	V_723
RLC_GPR_REG2	,	V_665
DRM_PCIE_SPEED_50	,	V_1096
RADEON_CG_SUPPORT_BIF_LS	,	V_724
reference_clock	,	V_31
cik_sdma_enable	,	F_282
CIK_RB_BITMAP_WIDTH_PER_SH	,	V_172
CP_MEC_ME1_UCODE_DATA	,	V_357
cu_bitmap	,	V_770
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_45
RPTR_BLOCK_SIZE_MASK	,	V_415
dce6_audio_init	,	F_276
cik_get_rb_disabled	,	F_49
PCIE_INDEX	,	V_12
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_524
INVALIDATE_L2_CACHE	,	V_563
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_432
dce8_latency_watermark	,	F_329
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_149
ES_AND_GS_AUTO	,	V_240
PCIE_LC_SPEED_CNTL	,	V_1098
PCIE_LC_N_FTS_CNTL	,	V_1137
full	,	V_1010
"Mode too big for LB!\n"	,	L_146
TA_CNTL_AUX	,	V_226
gpu_addr	,	V_263
LB_D4_VBLANK_INTERRUPT	,	V_928
me_req_size	,	V_75
"radeon/%s_sdma.bin"	,	L_15
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_595
DOORBELL_SOURCE	,	V_434
ptr	,	V_43
"  SDMA0_STATUS_REG   = 0x%08X\n"	,	L_51
"(%d) reserve MQD bo failed\n"	,	L_35
cik_wait_for_rlc_serdes	,	F_182
PACKET3_SET_UCONFIG_REG	,	V_257
next_rptr_gpu_addr	,	V_292
cik_set_uvd_clock	,	F_342
GC_USER_SHADER_ARRAY_CONFIG	,	V_767
CIK_SDMA_UCODE_SIZE	,	V_89
cik_ring_test	,	F_67
"radeon: cp failed to get scratch reg (%d).\n"	,	L_24
PACKET3_PREAMBLE_CNTL	,	V_317
LC_N_FTS_MASK	,	V_1175
"Failed to load MC firmware!\n"	,	L_130
numchan	,	V_536
mc_arb_ramcfg	,	V_180
cp_m1p0	,	V_860
cp_m1p1	,	V_861
dce8_check_latency_hiding	,	F_332
VGT_GS_VERTEX_REUSE	,	V_241
disp_int	,	V_904
cp_m1p2	,	V_862
cp_m1p3	,	V_863
mc_client	,	V_620
thermal_int	,	V_883
has_uvd	,	V_739
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_270
doorbell_offset	,	V_352
PROTECTIONS_SHIFT	,	V_628
"(%d) create MQD bo failed\n"	,	L_40
HDP_LS_ENABLE	,	V_733
LB_INTERRUPT_MASK	,	V_828
rptr_offs	,	V_347
DPG_PIPE_LATENCY_CONTROL	,	V_1063
cik_irq_process	,	F_249
ARRAY_2D_TILED_THIN1	,	V_119
WRITE_DATA_DST_SEL	,	F_82
ptr_mask	,	V_942
num_crtc	,	V_831
P_IGNORE_EDB_ERR	,	V_1143
ROQ_PQ_IB_FLIP	,	V_417
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1139
cp2_ring	,	V_944
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1150
"IH: D6 vline\n"	,	L_112
ADDR_SURF_BANK_HEIGHT_1	,	V_143
cik_mm_rdoorbell	,	F_14
ADDR_SURF_BANK_HEIGHT_2	,	V_141
ADDR_SURF_BANK_HEIGHT_4	,	V_138
ADDR_SURF_2_BANK	,	V_147
pm_method	,	V_1053
buffer_alloc	,	V_994
ADDR_SURF_BANK_HEIGHT_8	,	V_148
rb_bufsz	,	V_324
INTERRUPT_CNTL	,	V_847
"cik_irq_set: hpd 3\n"	,	L_93
SOFT_RESET_GFX	,	V_506
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_565
"cik_irq_set: sw int dma1\n"	,	L_84
cik_set_uvd_clocks	,	F_344
TC_CFG_L1_STORE_POLICY	,	V_599
restart_ih	,	V_957
SDMA0_ME_CNTL	,	V_502
CP_SEM_WAIT_TIMER	,	V_326
GRBM_GFX_INDEX	,	V_160
CG_MULT_THERMAL_STATUS	,	V_5
RLC_LB_CNTL	,	V_648
CP_MEC_ME2_UCODE_ADDR	,	V_358
r600_ring_init	,	F_295
cik_update_cg	,	F_209
"IH: GUI idle\n"	,	L_127
sdma_fw	,	V_101
"Illegal instruction in command stream\n"	,	L_123
latency_hiding	,	V_1045
mem_max_burst_length_bytes	,	V_203
CGTS_OVERRIDE	,	V_702
SPI_CONFIG_CNTL_1	,	V_233
radeon_ring_write	,	F_71
cik_pcie_gen3_enable	,	F_260
cik_sdma_resume	,	F_272
DPG_WATERMARK_MASK_CONTROL	,	V_1062
radeon_bo_unref	,	F_119
clear_state_gpu_addr	,	V_782
DC_HPD6_INTERRUPT	,	V_940
radeon_get_clock_info	,	F_292
THERM_INT_MASK_HIGH	,	V_894
gb_addr_config	,	V_177
"radeon: failed to get ib (%d).\n"	,	L_29
cik_print_gpu_status_regs	,	F_133
shutdown	,	V_955
cik_cp_load_microcode	,	F_129
LC_GO_TO_RECOVERY	,	V_1141
disp_clk_request_efficiency	,	V_1014
bridge_cfg	,	V_1101
radeon_fence_wait	,	F_91
CP_ME1_PIPE2_INT_CNTL	,	V_821
"cik_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_21
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_426
PLL_POWER_STATE_IN_OFF_0	,	F_352
rlc_req_size	,	V_78
DRM_PCIE_SPEED_80	,	V_1097
PLL_POWER_STATE_IN_OFF_1	,	F_354
temp	,	V_3
CB_BUSY	,	V_466
PIPEID	,	F_20
src_id	,	V_945
cik_semaphore_ring_emit	,	F_84
NOOFCHAN_MASK	,	V_539
atomic_xchg	,	F_250
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_570
MACRO_TILE_ASPECT	,	F_43
cik_enable_bif_mgls	,	F_204
RLC_GPM_SCRATCH_ADDR	,	V_779
MPLL_CLKOUT_SEL	,	F_362
RLC_SAVE_AND_RESTORE_BASE	,	V_788
SAMPLE_SPLIT	,	F_40
MQD_VMID_MASK	,	V_407
dpm_thermal	,	V_902
cik_srbm_select	,	F_19
upper_32_bits	,	F_78
GFX_POWER_STATUS	,	V_666
gpu_cfg	,	V_1102
ce_req_size	,	V_76
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_583
dev	,	V_94
RLC_GPM_UCODE_ADDR	,	V_676
ADDR_SURF_ROTATED_MICRO_TILING	,	V_134
SPI_CONFIG_CNTL	,	V_227
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_566
ARRAY_SIZE	,	F_12
"(%d) pin MQD bo failed\n"	,	L_41
"IB initialization failed (%d).\n"	,	L_138
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_65
crtc_offset	,	V_1000
RADEON_PG_SUPPORT_GDS	,	V_748
LB_D3_VLINE_INTERRUPT	,	V_927
LB_D6_VLINE_INTERRUPT	,	V_933
pci_read_config_word	,	F_347
MC_VM_FB_LOCATION	,	V_528
bios	,	V_989
"cik_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_18
INT_SEL	,	F_80
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_593
IDLE_POLL_COUNT_MASK	,	V_793
FORCE_EOV_MAX_REZ_CNT	,	F_62
mc_vram_size	,	V_544
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_553
hpd	,	V_365
cp_mqd_control	,	V_405
order_base_2	,	F_99
CB_CGTT_SCLK_CTRL	,	V_690
ROW_SIZE	,	F_53
incr	,	V_637
SDMA0_REGISTER_OFFSET	,	V_219
"cik_irq_set: vblank 0\n"	,	L_85
ce_fw	,	V_98
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1066
LB_D5_VBLANK_INTERRUPT	,	V_930
PACKET3_SET_UCONFIG_REG_START	,	V_258
radeon_fence_process	,	F_255
SDMA0_POWER_CNTL	,	V_718
GENERAL_PWRMGT	,	V_35
VC_AND_TC	,	V_239
radeon_scratch_get	,	F_68
"cik_irq_process start: rptr %d, wptr %d\n"	,	L_99
bonaire_io_mc_regs	,	V_59
BANK_WIDTH	,	F_41
CP_ME1_PIPE0_INT_CNTL	,	V_819
RADEON_RESET_SEM	,	V_485
RADEON_WB_CP2_RPTR_OFFSET	,	V_428
bonaire_golden_spm_registers	,	V_20
cik_enable_mc_mgcg	,	F_198
"  GRBM_STATUS2=0x%08X\n"	,	L_44
PCI_EXP_LNKCTL_HAWD	,	V_1108
CG_CLKPIN_CNTL_2	,	V_1171
kalindi_rlc_save_restore_register_list	,	V_973
count	,	V_636
clear_state_size	,	V_783
LC_L0S_INACTIVITY_MASK	,	V_1145
PRIV_REG_INT_ENABLE	,	V_887
PCIE_LC_LINK_WIDTH_CNTL	,	V_1114
cik_gfx_is_lockup	,	F_146
"IH: D3 vline\n"	,	L_106
cp_hqd_pq_control	,	V_412
LC_UPCONFIGURE_DIS	,	V_1117
LC_L1_INACTIVITY_MASK	,	V_1146
SDMA0_CNTL	,	V_817
pipe_offset	,	V_995
SC_BUSY	,	V_460
vclk	,	V_1079
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_589
asic	,	V_641
radeon_gem_fini	,	F_307
AUTO_INVLD_EN	,	F_64
kalindi_golden_registers	,	V_23
RREG32_UVD_CTX	,	F_202
RLC_GPM_STAT	,	V_661
cik_init_ao_cu_mask	,	F_219
sc_prim_fifo_size_frontend	,	V_189
mc_req_size	,	V_79
PACKET3_BASE_INDEX	,	F_95
"Expecting atombios for cayman GPU\n"	,	L_141
fw_name	,	V_82
rptr	,	V_345
LC_RENEGOTIATION_SUPPORT	,	V_1115
radeon_ring_test_lockup	,	F_149
SM_MODE_ENABLE	,	V_701
lock	,	V_958
CP_HQD_PQ_BASE_HI	,	V_411
EOP_TCL1_ACTION_EN	,	V_265
EOP_SIZE_MASK	,	V_386
DC_HPDx_INT_ACK	,	V_935
vram_width	,	V_541
radeon_ib_pool_fini	,	F_303
RPTR_REARM	,	V_858
dram_bandwidth	,	V_1017
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_1002
TMON_CLK_SEL	,	F_359
CONFIG_MEMSIZE	,	V_545
PROTECTIONS_MASK	,	V_627
SRBM_GFX_CNTL	,	V_49
status	,	V_619
SH_MEM_APE1_BASE	,	V_610
"  SRBM_STATUS2=0x%08X\n"	,	L_50
DISABLE_GDS_PG	,	V_749
RUN_MASK	,	V_63
cp_hqd_pq_wptr_poll_addr_hi	,	V_424
"radeon: failed initializing UVD (%d).\n"	,	L_137
num_mec	,	V_366
DYN_PER_CU_PG_ENABLE	,	V_777
PA_SC_FORCE_EOV_MAX_CNTS	,	V_237
radeon_ring_force_activity	,	F_148
pcie_capability_read_dword	,	F_357
HDP_NONSURFACE_SIZE	,	V_531
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_58
"IH: thermal low to high\n"	,	L_125
dpm	,	V_965
CP_MEC_CNTL	,	V_353
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_33
cik_cp_compute_resume	,	F_126
RLC_SERDES_WR_CU_MASTER_MASK	,	V_682
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_521
MSG_ENTER_RLC_SAFE_MODE	,	V_664
GRBM_CNTL	,	V_196
CP_ME_RAM_DATA	,	V_309
TC1_MASTER_BUSY	,	V_655
regs_size	,	V_56
cik_enable_hdp_mgcg	,	F_207
cik_irq_set	,	F_240
CC_RB_BACKEND_DISABLE	,	V_165
size_t	,	T_3
RADEON_PG_SUPPORT_GFX_SMG	,	V_774
radeon_uvd_resume	,	F_266
AUTO_PG_EN	,	V_761
RADEON_CG_BLOCK_GFX	,	V_734
eop_gpu_addr	,	V_376
DC_HPDx_INT_POLARITY	,	V_838
cik_cp_fini	,	F_130
IH_RB_ENABLE	,	V_813
cik_enable_gfx_cgpg	,	F_217
radeon_crtc	,	V_991
CP_PFP_UCODE_ADDR	,	V_304
GFX_PG_SRC	,	V_787
cik_cp_compute_fini	,	F_113
"radeon: fence wait failed (%d).\n"	,	L_31
SC_EARLYZ_TILE_FIFO_SIZE	,	F_60
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_591
header	,	V_281
bo_offset	,	V_752
CGCG_EN	,	V_688
max_src_lines_per_dst_line	,	V_1035
cp_hqd_vmid	,	V_436
gtt_start	,	V_567
CHIP_BONAIRE	,	V_16
RLC_SERDES_CU_MASTER_BUSY	,	V_651
TMON_CLK_SEL_MASK	,	V_1166
MGCG_OVERRIDE_1	,	V_709
MGCG_OVERRIDE_0	,	V_697
mec	,	V_363
dividers	,	V_1072
THM_CLK_CNTL	,	V_1164
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_832
RADEON_CG_SUPPORT_GFX_CGTS_LS	,	V_703
request_firmware	,	F_32
reg_base	,	V_252
HDP_HOST_PATH_CNTL	,	V_245
DOORBELL_EN	,	V_395
"IH: D5 vline\n"	,	L_110
writel	,	F_18
ADDR_SURF_TILE_SPLIT_4KB	,	V_117
GRBM_READ_TIMEOUT	,	F_52
CP_CE_UCODE_ADDR	,	V_306
cik_fini_cg	,	F_139
DC_HPD1_INTERRUPT	,	V_934
cik_irq_disable	,	F_245
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1131
ENABLE_PA_SC_OUT_OF_ORDER	,	V_249
VM_INVALIDATE_REQUEST	,	V_548
CP_CPF_DEBUG	,	V_381
radeon_ib_pool_init	,	F_274
"  GRBM_STATUS=0x%08X\n"	,	L_43
R600_WB_IH_WPTR_OFFSET	,	V_855
fence	,	V_260
THERM_INTL_MASK	,	V_892
RADEON_CG_SUPPORT_MC_MGCG	,	V_713
aper_size	,	V_543
PIPE_INTERLEAVE_SIZE_MASK	,	V_213
pd_gpu_addr	,	V_633
cik_cp_gfx_enable	,	F_92
LC_L1_INACTIVITY	,	F_351
VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_964
dclk	,	V_1080
TC_CFG_L2_ATOMIC_POLICY	,	V_604
RADEON_CG_SUPPORT_HDP_LS	,	V_732
doorbell	,	V_40
cs_extent_def	,	V_799
current_data_rate	,	V_1092
"IH: D4 vblank\n"	,	L_107
LC_XMIT_N_FTS_MASK	,	V_1138
RLC_MEM_LS_EN	,	V_708
LC_DYN_LANES_PWR_STATE_MASK	,	V_1157
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_193
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_60
semaphore	,	V_273
PACKET3_RELEASE_MEM	,	V_271
cik_get_gpu_clock_counter	,	F_341
"IH: D2 vblank\n"	,	L_103
"Failed to init rlc BOs!\n"	,	L_131
min	,	F_327
MC_VM_AGP_BOT	,	V_534
"cik_irq_set: hpd 6\n"	,	L_96
BCLK_AS_XCLK	,	V_1170
rdev	,	V_2
FAULT_VMID_MASK	,	V_624
interlaced	,	V_1041
smc_req_size	,	V_81
THERM_INT_MASK_LOW	,	V_895
dmif_req_bandwidth	,	V_1019
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_693
"IH: CP EOP\n"	,	L_121
LOAD_BALANCE_ENABLE	,	V_649
protections	,	V_626
reg_index	,	V_806
FORCE_BIF_REFCLK_EN	,	V_1172
SDMA_PACKET	,	F_271
ADDR_SURF_BANK_WIDTH_4	,	V_154
XTALIN_DIVIDE	,	V_38
queue_reset	,	V_953
ADDR_SURF_BANK_WIDTH_2	,	V_152
ADDR_SURF_BANK_WIDTH_1	,	V_137
disp_priority	,	V_1061
CP_ME1_PIPE3_INT_CNTL	,	V_822
cik_fini_pg	,	F_138
EOP_TC_ACTION_EN	,	V_266
radeon_bo_kmap	,	F_124
cik_pcie_gart_disable	,	F_167
__iomem	,	V_42
PA_CL_ENHANCE	,	V_246
R600_WB_DMA_RPTR_OFFSET	,	V_978
SH_MEM_BASES	,	V_612
RADEON_CG_SUPPORT_HDP_MGCG	,	V_729
PCI_EXP_DEVSTA	,	V_1122
RADEON_CG_SUPPORT_GFX_MGCG	,	V_691
"IH: UVD int: 0x%08x\n"	,	L_119
mode_info	,	V_985
dmif_size	,	V_1038
idx	,	V_256
installed	,	V_885
CP_HQD_VMID	,	V_437
RLC_LB_CNTR_INIT	,	V_670
cik_enable_cgcg	,	F_193
CP_HQD_PQ_RPTR	,	V_349
printk	,	F_33
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_559
"radeon/%s_smc.bin"	,	L_19
PACKET3_WRITE_DATA	,	V_269
"si_irq_set: sw int cp2\n"	,	L_80
dev_err	,	F_160
TC_CFG_L1_VOLATILE	,	V_605
"IH: D6 vblank\n"	,	L_111
cpu_to_le32	,	F_108
CP_MQD_BASE_ADDR	,	V_403
GRBM_REG_SGIT_MASK	,	V_796
PACKET3_PFP_SYNC_ME	,	V_634
CP_MEC_ME1_UCODE_ADDR	,	V_356
mask	,	V_162
disp_dram_allocation	,	V_1011
"smc: error loading firmware \"%s\"\n"	,	L_20
KV_RLC_UCODE_SIZE	,	V_91
"IH: HPD4\n"	,	L_116
"radeon: IH init failed (%d).\n"	,	L_136
release_firmware	,	F_34
VM_CONTEXT0_CNTL2	,	V_574
LB_D4_VLINE_INTERRUPT	,	V_929
CP_ME2_PIPE3_INT_CNTL	,	V_826
"IH: SDMA trap\n"	,	L_124
DMIF_BUFFERS_ALLOCATED	,	F_316
save_restore_gpu_addr	,	V_789
num_queue	,	V_368
CP_RB_WPTR_DELAY	,	V_328
ARRAY_LINEAR_ALIGNED	,	V_128
cik_scratch_init	,	F_66
base	,	V_997
SDMA1_REGISTER_OFFSET	,	V_220
SM_MODE	,	F_195
dce8_average_bandwidth_vs_dram_bandwidth_for_display	,	F_330
dce8_dram_bandwidth_for_display	,	F_323
LATENCY_WATERMARK_MASK	,	F_336
pipe_id	,	V_949
enable	,	V_297
REPLAY_MEM_LS_EN	,	V_727
CP_HQD_PQ_BASE	,	V_410
LC_CURRENT_DATA_RATE_SHIFT	,	V_1100
pciep_idx_lock	,	V_11
RLC_LB_PARAMS	,	V_673
"No VRAM object for PCIE GART.\n"	,	L_70
work	,	V_970
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_909
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_911
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_913
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_915
cp_table_ptr	,	V_754
DISP_INTERRUPT_STATUS_CONTINUE6	,	V_917
RADEON_CG_BLOCK_BIF	,	V_737
be32_to_cpu	,	F_216
radeon_ring_unlock_commit	,	F_73
RB_RPTR_WR_ENA	,	V_336
"radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_27
KMD_QUEUE	,	V_420
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_830
mqd	,	V_380
dce8_average_bandwidth	,	F_328
LB_D5_VLINE_INTERRUPT	,	V_931
LC_CURRENT_DATA_RATE_MASK	,	V_1099
MEC_ME1_HALT	,	V_354
cursor_line_pair_return_time	,	V_1030
SH_BROADCAST_WRITES	,	V_158
PIPE_CONFIG	,	F_38
CP_RB0_RPTR_ADDR	,	V_338
LB_D2_VBLANK_INTERRUPT	,	V_924
ENABLE_ADVANCED_DRIVER_MODEL	,	V_554
LB_MEMORY_CONFIG	,	F_314
wm_low	,	V_1046
gtt_size	,	V_615
evergreen_mc_wait_for_idle	,	F_142
cik_cp_resume	,	F_131
max_shader_engines	,	V_113
WRITE_DATA_ENGINE_SEL	,	F_81
VLINE_ACK	,	V_923
radeon_dpm_get_mclk	,	F_334
hpd1	,	V_874
hpd2	,	V_875
hpd3	,	V_876
hpd4	,	V_877
hpd5	,	V_878
hpd6	,	V_879
SC_BACKEND_PRIM_FIFO_SIZE	,	F_58
RLC_CNTL	,	V_658
dce8_bandwidth_update	,	F_339
CP_RB0_WPTR	,	V_337
vm_manager	,	V_580
"ib test on ring %d succeeded in %u usecs\n"	,	L_32
IH_WPTR_OVERFLOW_ENABLE	,	V_851
udelay	,	F_26
high_to_low	,	V_967
GPU_COUNTER_CLK	,	V_36
GFX_CLOCK_STATUS	,	V_667
RADEON_RESET_COMPUTE	,	V_504
RASTER_CONFIG_RB_MAP_3	,	V_174
RLC_PG_CNTL	,	V_741
dce8_dram_bandwidth	,	F_318
cik_halt_rlc	,	F_184
RASTER_CONFIG_RB_MAP_0	,	V_173
SRBM_STATUS2	,	V_446
RASTER_CONFIG_RB_MAP_2	,	V_175
LC_RECONFIG_NOW	,	V_1121
cik_disable_interrupt_state	,	F_232
CMON_CLK_SEL	,	F_358
offset	,	V_39
CP_ME_RAM_RADDR	,	V_310
ADDR_SURF_TILE_SPLIT_512B	,	V_125
DCM	,	V_722
hpd_eop_obj	,	V_364
vram_scratch	,	V_527
SEM_BUSY	,	V_484
RLC_GPM_SCRATCH_DATA	,	V_781
CG_VCLK_CNTL	,	V_1081
ON_MONITOR_ADD_MASK	,	V_705
dfixed_const	,	F_319
RADEON_CG_SUPPORT_MC_LS	,	V_711
available_bandwidth	,	V_1028
PCI_EXP_LNKCTL2	,	V_1124
schedule_work	,	F_257
PCI_EXP_DEVSTA_TRPND	,	V_1123
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1151
sc_hiz_tile_fifo_size	,	V_191
ADDR_SURF_4_BANK	,	V_146
RLC_SERDES_WR_CTRL	,	V_687
reset_mask	,	V_458
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_592
"cik_irq_set: hpd 2\n"	,	L_92
max_sh_per_se	,	V_184
value	,	V_639
pixel_period	,	V_1048
UVD_UDEC_ADDR_CONFIG	,	V_221
line_fill_time	,	V_1037
RADEON_PG_SUPPORT_CP	,	V_746
cp_m2p0	,	V_864
cp_m2p1	,	V_865
BYPASS_VM	,	V_608
cp_m2p2	,	V_866
cp_m2p3	,	V_867
cik_vm_decode_fault	,	F_175
"cik_irq_set: vblank 4\n"	,	L_89
vblank_queue	,	V_962
cik_enable_interrupts	,	F_230
radeon_bo_unreserve	,	F_118
KERN_ERR	,	V_96
RADEON_CG_SUPPORT_GFX_MGLS	,	V_692
LATENCY_HIGH_WATERMARK	,	F_338
sclk	,	V_1013
fixed20_12	,	T_8
crtc_id	,	V_996
LC_SET_QUIESCE	,	V_1126
ARRAY_PRT_2D_TILED_THIN1	,	V_127
GRBM_STATUS_SE3	,	V_444
CP_RB_VMID	,	V_329
GRBM_STATUS_SE2	,	V_443
GRBM_STATUS_SE1	,	V_442
GRBM_STATUS_SE0	,	V_441
"ring test on %d succeeded in %d usecs\n"	,	L_26
radeon_atom_get_clock_dividers	,	F_343
num_pipe_configs	,	V_108
RADEON_CG_BLOCK_SDMA	,	V_736
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_54
TC_CFG_L1_LOAD_POLICY1	,	V_598
thermal	,	V_966
TC_CFG_L1_LOAD_POLICY0	,	V_597
SOFT_RESET_DC	,	V_510
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_715
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_56
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_425
dfixed_div	,	F_320
unlikely	,	F_115
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_431
cik_ring_ib_execute	,	F_85
gpu_clock_mutex	,	V_1065
ring_obj	,	V_990
QUEUE_SIZE_MASK	,	V_414
CP_MEM_LS_EN	,	V_695
radeon_fence	,	V_259
dram_channels	,	V_1007
r600_vram_scratch_init	,	F_262
disable_plloff_in_l1	,	V_1134
"cik_irq_set: hpd 1\n"	,	L_91
r600_ih_ring_init	,	F_298
GC_MASTER_BUSY	,	V_653
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_151
sumo_rlc_fini	,	F_301
cik_setup_rb	,	F_50
cik_get_cu_active_bitmap	,	F_218
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_321
ASIC_IS_AVIVO	,	F_288
RREG32	,	F_7
MESSAGE	,	F_186
interrupt_cntl	,	V_845
LC_LINK_WIDTH_SHIFT	,	V_1118
reference_freq	,	V_33
num_tile_pipes	,	V_202
ucode_size	,	V_55
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_555
active_cu_number	,	V_768
PAGE_TABLE_DEPTH	,	F_166
dram_efficiency	,	V_1005
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_70
irq	,	V_884
RLC_GPU_CLOCK_COUNT_MSB	,	V_1068
"IH: D5 vblank\n"	,	L_109
CP_HQD_PQ_CONTROL	,	V_413
cik_get_csb_size	,	F_228
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_833
cp_hqd_pq_rptr	,	V_397
RLC_GPM_BUSY	,	V_662
EVENT_TYPE	,	F_76
GRBM_SOFT_RESET	,	V_516
SCRATCH_UMSK	,	V_341
"reading beyond doorbell aperture: 0x%08x!\n"	,	L_1
reg	,	V_8
num_reg	,	V_251
LC_DYN_LANES_PWR_STATE	,	F_356
MC_VM_MX_L1_TLB_CNTL	,	V_551
ret	,	V_844
PCIE_LC_CNTL	,	V_1144
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1153
spll	,	V_32
LC_LINK_WIDTH_MASK	,	V_1116
PA_SC_FIFO_SIZE	,	V_234
MC_SEQ_IO_DEBUG_INDEX	,	V_65
SOFT_RESET_SDMA	,	V_508
SOFT_RESET_IH	,	V_513
SDMA0_GFX_VIRTUAL_ADDR	,	V_613
si_rlc_reset	,	F_190
RADEON_PG_SUPPORT_RLC_SMU_HS	,	V_743
"(%d) create HDP EOP bo failed\n"	,	L_37
VM_CONTEXT1_CNTL2	,	V_584
pci_write_config_word	,	F_348
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_518
is_atom_bios	,	V_988
num_rbs	,	V_109
sc_prim_fifo_size_backend	,	V_190
RLC_PG_DELAY	,	V_794
"Wait for MC idle timedout !\n"	,	L_67
mc_latency	,	V_1027
RLC_GPM_UCODE_DATA	,	V_677
DC_HPD2_INT_CONTROL	,	V_839
atom_asic_init	,	F_278
RADEON_RESET_VMC	,	V_489
cik_enable_gui_idle_interrupt	,	F_132
gtt_end	,	V_569
DC_HPD6_INT_CONTROL	,	V_843
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_57
MC_ARB_RAMCFG	,	V_201
DC_HPD4_INT_CONTROL	,	V_841
SE_MASTER_BUSY_MASK	,	V_652
lb_size	,	V_1043
cik_enable_lbpw	,	F_181
dce8_program_watermarks	,	F_333
DRM_DEBUG	,	F_28
family	,	V_15
"Loading %s Microcode\n"	,	L_7
mec_req_size	,	V_77
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_572
SOFT_RESET_MC	,	V_515
VM_L2_CNTL	,	V_556
num_gpus	,	V_207
CLOCK_GATING_DIS	,	V_730
pfp_fw	,	V_93
SDMA0_GFX_RB_RPTR	,	V_979
current_lw	,	V_1106
RLC_BUSY	,	V_475
latency_tolerant_lines	,	V_1044
RADEON_CG_BLOCK_HDP	,	V_740
DCLK_DIVIDER_MASK	,	V_1075
radeon_bo_create	,	F_122
"writing beyond doorbell aperture: 0x%08x!\n"	,	L_2
VGA_MEMORY_DISABLE	,	V_520
ddev	,	V_959
cp_hqd_pq_base	,	V_408
radeon_gart_table_vram_unpin	,	F_168
radeon_bo_kunmap	,	F_125
MC_SEQ_SUP_PGM	,	V_68
DC_HPD3_INTERRUPT	,	V_937
INTERRUPT_CNTL2	,	V_846
INDIRECT_BUFFER_VALID	,	V_283
pg_flags	,	V_742
radeon_uvd_fini	,	F_305
ridx	,	V_631
CHIP_KAVERI	,	V_26
vsc	,	V_1026
"BONAIRE"	,	L_4
src_width	,	V_1022
drm_handle_vblank	,	F_252
CP_RB0_RPTR	,	V_346
radeon_doorbell_get	,	F_296
CP_PFP_UCODE_DATA	,	V_305
MEC_HPD_SIZE	,	V_369
cik_select_se_sh	,	F_45
ENABLE_L1_TLB	,	V_552
err	,	V_83
CP_HPD_EOP_CONTROL	,	V_385
rlc	,	V_657
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1129
cntl_reg	,	V_1069
DCLK_DIR_CNTL_EN	,	V_1074
srbm_gfx_cntl	,	V_48
SDMA0_GFX_APE1_CNTL	,	V_614
CGLS_ENABLE	,	V_686
PACKET3_SET_CONTEXT_REG	,	V_323
disable_l0s	,	V_1132
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_71
num_tile_mode_states	,	V_103
CP_MQD_CONTROL	,	V_406
TILE_SPLIT	,	F_39
"failed initializing CP fences (%d).\n"	,	L_133
ndw	,	V_640
"IH: HPD1\n"	,	L_113
rmb	,	F_251
BCI_BUSY	,	V_461
cik_cp_gfx_start	,	F_94
msi_enabled	,	V_857
cik_pcie_gart_tlb_flush	,	F_158
mode	,	V_993
WREG32_PCIE_PORT	,	F_206
CP_HPD_EOP_BASE_ADDR_HI	,	V_383
PLL_POWER_STATE_IN_TXS2_1	,	F_355
RLC_AUTO_PG_CTRL	,	V_760
DOORBELL_HIT	,	V_435
cik_rlc_start	,	F_188
radeon_fence_driver_start_ring	,	F_265
buffer	,	V_805
PLL_POWER_STATE_IN_TXS2_0	,	F_353
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_526
queue_id	,	V_950
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_129
vram_is_ddr	,	V_537
LB_D6_VBLANK_INTERRUPT	,	V_932
shader_engine_tile_size	,	V_206
radeon_dpm_get_sclk	,	F_335
CP_CE_UCODE_DATA	,	V_307
cik_irq_ack	,	F_244
clk_req_support	,	V_1148
lb_partitions	,	V_1042
"radeon: failed to get scratch reg (%d).\n"	,	L_28
bonaire_mqd	,	V_379
"cik_cp: Failed to load firmware \"%s\"\n"	,	L_22
dst_ptr	,	V_750
running	,	V_51
cik_disable_interrupts	,	F_231
RLC_MAX_PG_CU	,	V_772
SDMA_BUSY	,	V_480
visible_vram_size	,	V_547
cik_init_pg	,	F_191
"si_irq_set: sw int cp1 invalid pipe %d\n"	,	L_78
mem_row_size_in_kb	,	V_114
pfp_req_size	,	V_74
se_num	,	V_155
"Failed to init MEC BOs!\n"	,	L_132
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_48
bridge_cfg2	,	V_1103
IA_BUSY_NO_DMA	,	V_470
"UVD fences init error (%d).\n"	,	L_135
CP_PERFMON_CNTL	,	V_236
smc_fw	,	V_102
sumo_rlc_init	,	F_263
disp_int_cont5	,	V_914
cp1_ring	,	V_943
disp_int_cont6	,	V_916
disp_int_cont3	,	V_910
disp_int_cont4	,	V_912
disp_int_cont2	,	V_908
SOFT_RESET_GRBM	,	V_507
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_785
radeon_uvd_suspend	,	F_284
RLC_LB_INIT_CU_MASK	,	V_672
ADDR_SURF_TILE_SPLIT_256B	,	V_124
ring	,	V_255
return_efficiency	,	V_1012
ih_cntl	,	V_808
CP_CPF_STALLED_STAT1	,	V_453
"si_irq_set: sw int cp2 invalid pipe %d\n"	,	L_81
PACKET3	,	F_72
ext	,	V_800
vmid	,	V_47
CIK_PFP_UCODE_SIZE	,	V_84
RADEON_GPU_PAGE_SIZE	,	V_333
worst_chunk_return_time	,	V_1029
kalindi_mgcg_cgcg_init	,	V_22
FB_WRITE_EN	,	V_199
CIK_WB_CP2_WPTR_OFFSET	,	V_422
RLC_CGCG_CGLS_CTRL	,	V_669
DB_BUSY	,	V_465
max_backends_per_se	,	V_112
CG_VCLK_STATUS	,	V_1082
VM_CONTEXT0_CNTL	,	V_575
"Illegal instruction in SDMA command stream\n"	,	L_128
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_47
radeon_wb_disable	,	F_285
cp_hqd_dequeue_request	,	V_396
cik_get_xclk	,	F_13
cik_enable_uvd_mgcg	,	F_201
IH_RB_RPTR	,	V_815
mutex_unlock	,	F_105
radeon_pcie_gen2	,	V_1094
BACKEND_DISABLE_MASK	,	V_166
CHUB_CONTROL	,	V_607
SH_MEM_APE1_LIMIT	,	V_611
disable_clkreq	,	V_1135
uvd_v1_0_init	,	F_273
sdma_req_size	,	V_80
bandwidth	,	V_1008
RLC_ENABLE	,	V_660
UVD_CGC_CTRL	,	V_721
kalindi_golden_spm_registers	,	V_25
r600_pcie_gart_init	,	F_299
MICRO_TILE_MODE_NEW	,	F_37
split_equal_to_row_size	,	V_107
mutex_lock	,	F_104
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1111
cik_fini	,	F_304
disable_l1	,	V_1133
radeon_bo_init	,	F_294
RADEON_CP_PACKET2	,	V_976
table_offset	,	V_753
SOFT_RESET_VMC	,	V_514
mdelay	,	F_100
ZCLK_SEL	,	F_361
CMON_CLK_SEL_MASK	,	V_1165
blackout	,	V_52
CG_DCLK_CNTL	,	V_1083
radeon_ring	,	V_254
MC_VM_FB_OFFSET	,	V_617
blank_time	,	V_1024
CC_GC_SHADER_ARRAY_CONFIG	,	V_766
IH_CNTL	,	V_809
PRIV_STATE	,	V_419
"radeon: failed to schedule ib (%d).\n"	,	L_30
r600_ih_ring_alloc	,	F_234
MC_LS_ENABLE	,	V_712
ci_mc_load_microcode	,	F_24
ADDR_SURF_TILE_SPLIT_128B	,	V_123
WARN	,	F_241
ETIMEDOUT	,	V_1078
radeon_bo_unpin	,	F_117
"cik_irq_set: hpd 5\n"	,	L_95
pci_dev	,	V_1085
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_982
GB_ADDR_CONFIG	,	V_178
cik_compute_ring_get_wptr	,	F_106
UVD_UDEC_DBW_ADDR_CONFIG	,	V_223
WREG32	,	F_6
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_98
VM_L2_CNTL2	,	V_561
VM_L2_CNTL3	,	V_564
cik_init	,	F_286
VGT_NUM_INSTANCES	,	V_235
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_61
evergreen_is_display_hung	,	F_136
"write"	,	L_73
RADEON_IS_IGP	,	V_34
dce8_average_bandwidth_vs_available_bandwidth	,	F_331
LB_D1_VLINE_INTERRUPT	,	V_921
MC_VM_AGP_TOP	,	V_533
HDP_FLUSH_INVALIDATE_CACHE	,	V_244
__BIG_ENDIAN	,	F_86
FORCE_EOV_MAX_CLK_CNT	,	F_61
me_fw	,	V_97
GRBM_STATUS	,	V_439
DC_HPD4_INTERRUPT	,	V_938
BPM_ADDR_MASK	,	V_684
dummy_page	,	V_573
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_75
DRM_MODE_FLAG_INTERLACE	,	V_1058
uint64_t	,	T_6
CP_HQD_PQ_DOORBELL_CONTROL	,	V_394
"(%d) map HDP EOP bo failed\n"	,	L_39
"IH: HPD5\n"	,	L_117
"cik_irq_set: vblank 3\n"	,	L_88
me_id	,	V_948
"GPU not posted. posting now...\n"	,	L_143
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_586
"si_irq_set: sw int cp1\n"	,	L_77
atom_clock_dividers	,	V_1071
ci_get_temp	,	F_1
current_mclk	,	V_1056
CLIP_VTX_REORDER_ENA	,	V_247
CP_COHERENCY_BUSY	,	V_473
wm_high	,	V_1047
CP_HQD_PQ_WPTR	,	V_351
SDMA_HALT	,	V_503
RADEON_CG_BLOCK_MC	,	V_735
"cik_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_14
wptr	,	V_289
MCC_BUSY	,	V_492
cik_cp_gfx_fini	,	F_96
reg_list	,	V_784
cik_init_microcode	,	F_27
DMIF_ADDR_CALC	,	V_217
RADEON_RESET_DISPLAY	,	V_495
PAGE_SIZE	,	V_370
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_834
post_divider	,	V_1076
flags	,	V_9
LB_D2_VLINE_INTERRUPT	,	V_925
"vm manager initialization failed (%d).\n"	,	L_139
enabled	,	V_291
DC_HPD5_INTERRUPT	,	V_939
"Illegal register access in command stream\n"	,	L_122
TA_BUSY	,	V_463
DB_RENDER_CONTROL	,	V_762
RLC_SERDES_WR_NONCU_MASTER_MASK	,	V_683
"IH: thermal high to low\n"	,	L_126
mc_cg_registers	,	V_710
NUM_CLIP_SEQ	,	F_65
CE_PARTITION_BASE	,	V_316
VGA_HDP_CONTROL	,	V_519
LC_UPCONFIGURE_SUPPORT	,	V_1119
RADEON_VM_PAGE_SYSTEM	,	V_643
CIK_MEC_UCODE_SIZE	,	V_87
ENABLE_INTR	,	V_812
DATA_SEL	,	F_79
cik_rlc_resume	,	F_189
"PCIE gen 3 link speeds already enabled\n"	,	L_148
"\n"	,	L_3
CP_DEVICE_ID	,	V_313
CP_ME2_PIPE2_INT_CNTL	,	V_825
EVENT_INDEX	,	F_77
next_rptr	,	V_287
section	,	V_801
BONAIRE_IO_MC_REGS_SIZE	,	V_61
disp_int_cont	,	V_906
wptr_offs	,	V_350
CP_ME_TABLE_SIZE	,	V_757
cik_update_gfx_pg	,	F_227
MEMORY_CLIENT_RW_MASK	,	V_630
uvd_v1_0_fini	,	F_283
cik_enable_sck_slowdown_on_pu	,	F_211
"cik_irq_set: sw int gfx\n"	,	L_76
num_secondary_tile_mode_states	,	V_104
cik_cp_gfx_load_microcode	,	F_93
SE_BROADCAST_WRITES	,	V_159
cik_init_cg	,	F_192
nvm	,	V_616
CGTS_LS_OVERRIDE	,	V_704
DISP_INTERRUPT_STATUS	,	V_905
cik_enable_sck_slowdown_on_pd	,	F_212
SDMA_IDLE	,	V_477
wb_gpu_addr	,	V_377
PA_BUSY	,	V_459
max_tile_pipes	,	V_118
grbm_int_cntl	,	V_880
CP_RB0_BASE	,	V_343
VBLANK_INTERRUPT_MASK	,	V_901
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_165
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_588
rlc_fw	,	V_100
radeon_bo_fini	,	F_309
radeon_vm_manager_init	,	F_275
radeon_bo_reserve	,	F_114
r600_vram_scratch_fini	,	F_306
addr	,	V_261
SX_DEBUG_1	,	V_225
PACKET3_CONTEXT_CONTROL	,	V_319
cik_default_state	,	V_320
CP_ME_TABLE_OFFSET	,	V_755
tmp16	,	V_1093
SOFT_RESET_CP	,	V_505
cik_gpu_check_soft_reset	,	F_135
IDLE_POLL_COUNT	,	F_225
dce8_line_buffer_adjust	,	F_312
radeon_scratch_free	,	F_70
cik_mm_wdoorbell	,	F_17
RADEON_RESET_RLC	,	V_476
cik_asic_reset	,	F_144
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_560
extent	,	V_802
atomic_set	,	F_258
lb_fill_bw	,	V_1036
vram_end	,	V_525
RADEON_CG_BLOCK_UVD	,	V_738
radeon_card_posted	,	F_290
INVALIDATE_ALL_L1_TLBS	,	V_562
uvd_v4_2_resume	,	F_267
ROW_SIZE_MASK	,	V_209
vtaps	,	V_1040
ih_rb_cntl	,	V_810
cik_sdma_fini	,	F_300
radeon_gart_table_vram_free	,	F_170
IH_RB_BASE	,	V_850
MSG_EXIT_RLC_SAFE_MODE	,	V_668
CP_CPF_STATUS	,	V_454
latency_watermark_b	,	V_1050
RLC_SERDES_NONCU_MASTER_BUSY	,	V_656
latency_watermark_a	,	V_1049
fence_drv	,	V_262
UVD_CGC_MEM_CTRL	,	V_720
rptr_save_reg	,	V_288
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_577
RADEON_CG_SUPPORT_GFX_CGTS	,	V_698
static_thread_mgmt23	,	V_389
EFFECTIVE_L2_QUEUE_SIZE	,	F_163
PB1_PIF_PWRDOWN_1	,	V_1156
"IH: D3 vblank\n"	,	L_105
PB1_PIF_PWRDOWN_0	,	V_1155
PACKET3_SWITCH_BUFFER	,	V_285
SRBM_SOFT_RESET	,	V_517
PM_METHOD_DPM	,	V_1054
WDOORBELL32	,	F_109
GFX_PG_ENABLE	,	V_759
PCI_EXP_LNKCAP_CLKPM	,	V_1160
ARRAY_PRT_TILED_THIN1	,	V_131
CP_HQD_DEQUEUE_REQUEST	,	V_400
"GPU softreset: 0x%08X\n"	,	L_64
"radeon/%s_mc.bin"	,	L_17
CACHE_INVALIDATION	,	F_63
LC_REVERSE_XMIT	,	V_1176
sel	,	V_275
seq	,	V_268
"cik_irq_set: sw int dma\n"	,	L_83
pci_resource_len	,	F_155
SMU_CLK_SLOWDOWN_ON_PU_ENABLE	,	V_744
spectre_rlc_save_restore_register_list	,	V_972
PCIE_LC_CNTL2	,	V_1161
mec_fw	,	V_99
max_rb_num	,	V_163
ON_MONITOR_ADD_EN	,	V_706
PCIE_LC_CNTL3	,	V_1140
config	,	V_110
PCIE_LC_CNTL4	,	V_1125
REQ	,	V_663
DRM_DEBUG_KMS	,	F_313
CP_HQD_ACTIVE	,	V_399
radeon_vm_manager_fini	,	F_281
MEQ2_START	,	F_55
"Card not posted and no BIOS - ignoring\n"	,	L_142
LB_MEMORY_CTRL	,	V_999
cik_irq_suspend	,	F_246
MEID	,	F_21
queue_thermal	,	V_954
"(%d) reserve HPD EOP bo failed\n"	,	L_36
SDMA0_TILING_CONFIG	,	V_218
ADDR_SURF_8_BANK	,	V_145
MAX_PU_CU	,	F_220
radeon_gart_table_vram_pin	,	F_161
radeon_gart_fini	,	F_171
CNTX_EMPTY_INT_ENABLE	,	V_647
CP_CE_HALT	,	V_301
gart	,	V_549
LC_PMI_TO_L1_DIS	,	V_1147
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_46
"  CP_CPF_STATUS = 0x%08x\n"	,	L_59
"cik_irq_set: vblank 2\n"	,	L_87
PACKET3_SEM_SEL_SIGNAL	,	V_277
RLC_GPU_CLOCK_COUNT_LSB	,	V_1067
is_const_ib	,	V_284
speed_cntl	,	V_1091
ZCLK_SEL_MASK	,	V_1169
DRM_ERROR	,	F_16
CG_THERMAL_INT	,	V_893
cs_data	,	V_778
crtcs	,	V_1064
cik_get_ih_wptr	,	F_248
sh_num	,	V_156
CP_STAT	,	V_448
RADEON_CG_SUPPORT_SDMA_LS	,	V_717
HDP_ADDR_CONFIG	,	V_216
CP_CPC_STALLED_STAT1	,	V_456
cik_enable_sdma_mgcg	,	F_199
ADDR_SURF_16_BANK	,	V_140
PB0_PIF_PWRDOWN_0	,	V_1149
cik_fence_compute_ring_emit	,	F_83
PB0_PIF_PWRDOWN_1	,	V_1152
RLC_CGTT_MGCG_OVERRIDE	,	V_696
RLC_PG_AO_CU_MASK	,	V_771
bonaire_mgcg_cgcg_init	,	V_17
spectre_mgcg_cgcg_init	,	V_27
radeon_program_register_sequence	,	F_11
CP_CPC_STATUS	,	V_457
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_579
counter	,	V_769
cik_mc_program	,	F_150
SQ_CONFIG	,	V_228
PIPE0_DMIF_BUFFER_CONTROL	,	V_1001
CIK_MC_UCODE_SIZE	,	V_60
RREG32_PCIE_PORT	,	F_205
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_1073
static_thread_mgmt01	,	V_388
ci_cs_data	,	V_974
cik_tiling_mode_table_init	,	F_35
NOOFBANK_MASK	,	V_211
cp_hqd_pq_doorbell_control	,	V_393
RLC_CP_TABLE_RESTORE	,	V_790
crtc_hdisplay	,	V_998
RADEON_IS_PCIE	,	V_1095
MC_SEQ_IO_DEBUG_DATA	,	V_66
PCIE_LC_STATUS1	,	V_1109
max_hw_contexts	,	V_188
LC_XMIT_N_FTS	,	F_349
ib	,	V_280
id	,	V_296
CB_HW_CONTROL	,	V_232
RADEON_RING_TYPE_GFX_INDEX	,	V_302
ENABLE_L2_CACHE	,	V_557
ih	,	V_814
BANK_HEIGHT	,	F_42
PACKET3_EVENT_WRITE_EOP	,	V_264
gb_tile_moden	,	V_106
cik_cp_gfx_resume	,	F_98
CP_ME_HALT	,	V_299
hdp_host_path_cntl	,	V_181
SCRATCH_REG0	,	V_253
radeon_ring_test	,	F_101
DC_HPD2_INTERRUPT	,	V_936
max_gs_threads	,	V_187
MC_VM_AGP_BASE	,	V_532
ring_size	,	V_332
TC0_MASTER_BUSY	,	V_654
PACKET3_MEM_SEMAPHORE	,	V_278
ALIGN	,	F_29
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1113
u16	,	T_9
cp_hqd_pq_wptr	,	V_398
gpu_cfg2	,	V_1104
radeon_fence_driver_init	,	F_293
"Unhandled interrupt: %d %d\n"	,	L_102
CP_HPD_EOP_BASE_ADDR	,	V_382
SOFT_RESET_RLC	,	V_511
reg_offset	,	V_105
"cik_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_9
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1154
crtc6	,	V_873
length_dw	,	V_294
MPLL_BYPASSCLK_SEL	,	V_1173
UNORD_DISPATCH	,	V_416
"MC busy: 0x%08X, clearing.\n"	,	L_63
cik_gpu_soft_reset	,	F_137
LC_ALLOW_PDWN_IN_L1	,	V_1162
ADDR_SURF_TILE_SPLIT_2KB	,	V_116
crtc1	,	V_868
crtc2	,	V_869
crtc3	,	V_870
crtc4	,	V_871
PRIV_INSTR_INT_ENABLE	,	V_886
crtc5	,	V_872
RADEON_WB_CP1_RPTR_OFFSET	,	V_427
wake_up	,	F_253
cp_hqd_pq_wptr_poll_addr	,	V_423
io_mc_regs	,	V_53
ARRAY_MODE	,	F_36
cik_default_size	,	V_314
LC_REVERSE_RCVR	,	V_1177
pdev	,	V_194
u32	,	T_1
mc	,	V_522
dce8_data_return_bandwidth	,	F_324
me	,	V_44
SM_MODE_MASK	,	V_700
radeon_semaphore	,	V_272
data_return_bandwidth	,	V_1018
RMX_OFF	,	V_1060
IH_REQ_NONSNOOP_EN	,	V_849
CP_ENDIAN_SWAP	,	V_312
num_pipe	,	V_367
spin_lock_irqsave	,	F_5
IH_DUMMY_RD_OVERRIDE	,	V_848
SX_BUSY	,	V_462
CGLS_EN	,	V_689
cik_compute_ring_set_wptr	,	F_107
RADEON_PG_SUPPORT_GFX_DMG	,	V_776
num_heads	,	V_1033
max_lw	,	V_1105
cik_ib_parse	,	F_172
dc_latency	,	V_1031
ADDR_SURF_P8_32x32_8x16	,	V_132
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_835
KB_RLC_UCODE_SIZE	,	V_92
dfixed_mul	,	F_321
ADDR_SURF_DEPTH_MICRO_TILING	,	V_120
CP_ME2_PIPE1_INT_CNTL	,	V_824
PA_SC_ENHANCE	,	V_248
max_me	,	V_751
radeon_fence_driver_fini	,	F_308
RLC_DRIVER_DMA_STATUS	,	V_678
"radeon/%s_rlc.bin"	,	L_13
cik_pciep_rreg	,	F_4
bpp	,	V_1020
cik_enable_sdma_mgls	,	F_200
si_init_uvd_internal_cg	,	F_210
BACKEND_DISABLE_SHIFT	,	V_168
dev_warn	,	F_116
R600_RING_TYPE_DMA_INDEX	,	V_897
control	,	V_282
FAULT_VMID_SHIFT	,	V_625
MAX_PU_CU_MASK	,	V_773
srbm_mutex	,	V_348
pt_ring_index	,	V_642
u64	,	T_5
pe	,	V_635
CP_ME_RAM_WADDR	,	V_308
MEC_ME2_HALT	,	V_355
pm	,	V_960
disp_clk	,	V_1015
bridge_pos	,	V_1089
r600_flags	,	V_638
cik_gpu_init	,	F_51
GB_TILE_MODE0	,	V_136
CP_MEM_SLP_CNTL	,	V_694
LC_ALLOW_PDWN_IN_L23	,	V_1163
MISC_CLK_CTRL	,	V_1167
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_594
"read"	,	L_74
cik_cp_compute_load_microcode	,	F_111
radeon_ring_fini	,	F_97
LATENCY_LOW_WATERMARK	,	F_337
vram_start	,	V_523
cik_init_golden_registers	,	F_10
src_data	,	V_946
cik_cp_compute_enable	,	F_110
WREG32_SMC	,	F_243
cayman_vm_page_flags	,	F_178
CG_CLKPIN_CNTL	,	V_37
srbm_soft_reset	,	V_499
MC_CG_ENABLE	,	V_714
"IH: HPD2\n"	,	L_114
vblank_sync	,	V_961
radeon_aspm	,	V_1136
MEMORY_CLIENT_ID_MASK	,	V_622
CIK_WB_CP1_WPTR_OFFSET	,	V_421
"radeon/%s_me.bin"	,	L_10
device	,	V_195
RLC_MC_CNTL	,	V_674
ring_index	,	V_951
PACKET3_NOP	,	V_977
PACKET3_INDIRECT_BUFFER	,	V_293
__be32	,	T_2
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1130
BIF_FB_EN	,	V_197
radeon_bo_pin	,	F_123
cik_mec_fini	,	F_120
cg_flags	,	V_680
se	,	V_763
SOFT_RESET_SEM	,	V_512
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_590
sh	,	V_764
THERM_INTH_MASK	,	V_891
RLC_UCODE_CNTL	,	V_675
atomic_read	,	F_242
u8	,	T_7
radeon_atombios_fini	,	F_310
radeon_uvd_init	,	F_297
LC_OPERATING_LINK_WIDTH_MASK	,	V_1112
LC_L0S_INACTIVITY	,	F_350
uint32_t	,	T_4
ADDR_SURF_P4_8x16	,	V_151
SECT_CONTEXT	,	V_803
DEEP_SLEEP_CLK_SEL	,	F_360
chip_name	,	V_73
buf	,	V_378
radeon_ib_schedule	,	F_89
MCD_BUSY	,	V_493
orig	,	V_659
sect	,	V_798
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1128
WREG32_UVD_CTX	,	F_203
ring_id	,	V_947
NOOFBANK_SHIFT	,	V_212
hqd_gpu_addr	,	V_374
WPTR_POLL_EN	,	V_391
doorbell_page_num	,	V_387
radeon_ring_lock	,	F_69
bus	,	V_1087
lnkcap	,	V_1158
radeon_device	,	V_1
pflip	,	V_900
MEMORY_CLIENT_ID_SHIFT	,	V_623
radeon_ib_free	,	F_90
MC_SHARED_CHMAP	,	V_200
evergreen_mc_stop	,	F_141
hotplug_work	,	V_968
ARRAY_1D_TILED_THIN1	,	V_126
cik_mec_init	,	F_121
CP_RB_WPTR_POLL_CNTL	,	V_792
pci_set_master	,	F_239
grbm_soft_reset	,	V_498
drm_display_mode	,	V_992
radeon_ring_init	,	F_270
vram_base_offset	,	V_618
LB_D1_VBLANK_INTERRUPT	,	V_918
max_gprs	,	V_186
DC_HPDx_INT_EN	,	V_888
cik_fence_gfx_ring_emit	,	F_75
"  SRBM_STATUS=0x%08X\n"	,	L_49
ADDR_SURF_MACRO_ASPECT_2	,	V_142
ADDR_SURF_MACRO_ASPECT_1	,	V_144
ADDR_SURF_MACRO_ASPECT_4	,	V_139
bit_width	,	V_161
CP_CPF_BUSY_STAT	,	V_452
ADDR_SURF_P8_32x32_16x16	,	V_121
vm	,	V_295
ADDR_SURF_TILE_SPLIT_1KB	,	V_115
ADDR_SURF_TILE_SPLIT_64B	,	V_122
CAYMAN_RING_TYPE_CP1_INDEX	,	V_360
radeon_wb_fini	,	F_302
NUM_BANKS	,	F_44
cik_cp_enable	,	F_128
MC_SHARED_BLACKOUT_CNTL	,	V_64
VGT_BUSY	,	V_464
ENABLE_CONTEXT	,	V_576
queue_hotplug	,	V_952
radeon_irq_kms_init	,	F_268
wb	,	V_290
mqd_gpu_addr	,	V_375
RB_NO_UPDATE	,	V_342
SE_INDEX	,	F_47
CGCG_OVERRIDE_0	,	V_685
tile_config	,	V_210
CNTX_BUSY_INT_ENABLE	,	V_646
wm	,	V_1004
cik_irq_fini	,	F_247
cik_enable_gfx_dynamic_mgpg	,	F_222
VTX_DONE_DELAY	,	F_56
cik_vm_flush	,	F_176
"KAVERI"	,	L_5
tile_mode_array	,	V_135
PCI_EXP_LNKCAP	,	V_1159
TC_CFG_L2_STORE_POLICY1	,	V_603
rv515_vga_render_disable	,	F_152
TC_CFG_L2_STORE_POLICY0	,	V_602
radeon_mc_wait_for_idle	,	F_151
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_327
"si_irq_set: sw int cp1 invalid me %d\n"	,	L_79
dma_cntl1	,	V_882
RB_OVERFLOW	,	V_941
INSTANCE_BROADCAST_WRITES	,	V_157
HDP_MISC_CNTL	,	V_243
dev_info	,	F_134
CTF_TEMP_MASK	,	V_6
"IH: D4 vline\n"	,	L_108
dfixed_trunc	,	F_322
PACKET3_CLEAR_STATE	,	V_322
cik_pcie_gart_fini	,	F_169
radeon_wb_init	,	F_264
cik_enable_gds_pg	,	F_214
reg_count	,	V_804
r600_ih_ring_fini	,	F_235
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_568
SPI_BUSY	,	V_468
IH_RB_WPTR_ADDR_HI	,	V_856
"cik_irq_set: hpd 4\n"	,	L_94
MC_WRREQ_CREDIT	,	F_236
actual_temp	,	V_4
ring_int	,	V_896
aper_base	,	V_542
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_578
PACKET3_SEM_SEL_WAIT	,	V_276
CP_MAX_CONTEXT	,	V_311
GRBM_RQ_PENDING	,	V_486
TRAP_ENABLE	,	V_818
chansize	,	V_535
SDMA0_GFX_RB_WPTR	,	V_980
MPLL_CLKOUT_SEL_MASK	,	V_1174
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_780
RLC_PG_DELAY_2	,	V_795
SRBM_STATUS	,	V_445
UVD_RBC_RB_RPTR	,	V_983
radeon_irq_kms_fini	,	F_269
RADEON_PG_SUPPORT_GFX_PG	,	V_758
CTF_TEMP_SHIFT	,	V_7
usec_timeout	,	V_69
radeon_vm	,	V_632
kfree	,	F_311
out	,	V_95
SH_INDEX	,	F_46
SOFT_RESET_SDMA1	,	V_509
cik_program_aspm	,	F_261
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_501
radeon_update_display_priority	,	F_340
cp_table_gpu_addr	,	V_791
si_vram_gtt_location	,	F_156
PA_SC_RASTER_CONFIG	,	V_176
MCB_NON_DISPLAY_BUSY	,	V_491
evergreen_mc_resume	,	F_143
MC_WR_CLEAN_CNT	,	F_237
HDP_MEM_POWER_LS	,	V_731
BONAIRE_RLC_UCODE_SIZE	,	V_88
DISABLE_CP_PG	,	V_747
RADEON_RESET_DMA	,	V_478
EINVAL	,	V_58
ADDR_SURF_P2	,	V_153
robj	,	V_550
RADEON_RESET_MC	,	V_494
MEQ1_START	,	F_54
cik_irq_init	,	F_233
self	,	V_1088
NOOFCHAN_SHIFT	,	V_540
LC_RENEGOTIATE_EN	,	V_1120
queue	,	V_46
VMC_BUSY	,	V_488
GRBM_INT_CNTL	,	V_827
SCRATCH_ADDR	,	V_330
data	,	V_67
cik_exit_rlc_safe_mode	,	F_187
rb_addr	,	V_325
table_addr	,	V_571
LC_DETECTED_LINK_WIDTH_MASK	,	V_1110
lower_32_bits	,	F_224
PCIE_P_CNTL	,	V_1142
"  CP_STAT = 0x%08x\n"	,	L_53
"IH: D1 vline\n"	,	L_101
cik_suspend	,	F_279
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_72
"cik_sdma: Bogus length %zu in firmware \"%s\"\n"	,	L_16
RLC_MEM_SLP_CNTL	,	V_707
IH_RB_WPTR_ADDR_LO	,	V_854
cik_startup	,	F_259
"radeon: cp failed to lock ring %d (%d).\n"	,	L_25
PACKET3_SET_BASE	,	V_315
RADEON_VM_PAGE_VALID	,	V_644
cik_update_rlc	,	F_183
kalindi_golden_common_registers	,	V_24
"radeon/%s_ce.bin"	,	L_11
pci_resource_start	,	F_154
"GPU fault detected: %d 0x%08x\n"	,	L_120
radeon_gart_restore	,	F_162
"IH: HPD6\n"	,	L_118
VM_CONTEXT1_CNTL	,	V_585
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_318
SDMA0_STATUS_REG	,	V_447
CP_INT_CNTL_RING0	,	V_645
DISP_INTERRUPT_STATUS_CONTINUE	,	V_907
"GRBM_SOFT_RESET=0x%08X\n"	,	L_68
STATIC_PER_CU_PG_ENABLE	,	V_775
"Failed to load firmware!\n"	,	L_129
cik_pcie_gart_enable	,	F_159
radeon_get_bios	,	F_287
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_57
DOORBELL_OFFSET	,	F_127
kv_get_temp	,	F_3
ready	,	V_303
radeon_atombios_init	,	F_289
DC_HPD3_INT_CONTROL	,	V_840
TIME_STAMP_INT_ENABLE	,	V_889
cik_create_bitmask	,	F_48
readl	,	F_15
SH_MEM_CONFIG	,	V_609
dma_cntl	,	V_881
BONAIRE_SMC_UCODE_SIZE	,	V_90
MC_VMID	,	F_238
mqd_obj	,	V_362
dce8_dmif_request_bandwidth	,	F_325
SLV_MEM_LS_EN	,	V_725
cik_get_number_of_dram_channels	,	F_317
