
Bridge_connection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008454  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000adc  080085e4  080085e4  000095e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090c0  080090c0  0000b068  2**0
                  CONTENTS
  4 .ARM          00000008  080090c0  080090c0  0000a0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090c8  080090c8  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090c8  080090c8  0000a0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090cc  080090cc  0000a0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080090d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  20000068  08009138  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000085c  08009138  0000b85c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d21  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003404  00000000  00000000  00021db9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  000251c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e55  00000000  00000000  00026450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029428  00000000  00000000  000272a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b91f  00000000  00000000  000506cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fef43  00000000  00000000  0006bfec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016af2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052cc  00000000  00000000  0016af74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  00170240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080085cc 	.word	0x080085cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080085cc 	.word	0x080085cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b96a 	b.w	8000d48 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	460c      	mov	r4, r1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d14e      	bne.n	8000b36 <__udivmoddi4+0xaa>
 8000a98:	4694      	mov	ip, r2
 8000a9a:	458c      	cmp	ip, r1
 8000a9c:	4686      	mov	lr, r0
 8000a9e:	fab2 f282 	clz	r2, r2
 8000aa2:	d962      	bls.n	8000b6a <__udivmoddi4+0xde>
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0320 	rsb	r3, r2, #32
 8000aaa:	4091      	lsls	r1, r2
 8000aac:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ab4:	4319      	orrs	r1, r3
 8000ab6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000abe:	fa1f f68c 	uxth.w	r6, ip
 8000ac2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ac6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aca:	fb07 1114 	mls	r1, r7, r4, r1
 8000ace:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad2:	fb04 f106 	mul.w	r1, r4, r6
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x64>
 8000ada:	eb1c 0303 	adds.w	r3, ip, r3
 8000ade:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ae2:	f080 8112 	bcs.w	8000d0a <__udivmoddi4+0x27e>
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	f240 810f 	bls.w	8000d0a <__udivmoddi4+0x27e>
 8000aec:	3c02      	subs	r4, #2
 8000aee:	4463      	add	r3, ip
 8000af0:	1a59      	subs	r1, r3, r1
 8000af2:	fa1f f38e 	uxth.w	r3, lr
 8000af6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000afa:	fb07 1110 	mls	r1, r7, r0, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb00 f606 	mul.w	r6, r0, r6
 8000b06:	429e      	cmp	r6, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x94>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b12:	f080 80fc 	bcs.w	8000d0e <__udivmoddi4+0x282>
 8000b16:	429e      	cmp	r6, r3
 8000b18:	f240 80f9 	bls.w	8000d0e <__udivmoddi4+0x282>
 8000b1c:	4463      	add	r3, ip
 8000b1e:	3802      	subs	r0, #2
 8000b20:	1b9b      	subs	r3, r3, r6
 8000b22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b26:	2100      	movs	r1, #0
 8000b28:	b11d      	cbz	r5, 8000b32 <__udivmoddi4+0xa6>
 8000b2a:	40d3      	lsrs	r3, r2
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d905      	bls.n	8000b46 <__udivmoddi4+0xba>
 8000b3a:	b10d      	cbz	r5, 8000b40 <__udivmoddi4+0xb4>
 8000b3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b40:	2100      	movs	r1, #0
 8000b42:	4608      	mov	r0, r1
 8000b44:	e7f5      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b46:	fab3 f183 	clz	r1, r3
 8000b4a:	2900      	cmp	r1, #0
 8000b4c:	d146      	bne.n	8000bdc <__udivmoddi4+0x150>
 8000b4e:	42a3      	cmp	r3, r4
 8000b50:	d302      	bcc.n	8000b58 <__udivmoddi4+0xcc>
 8000b52:	4290      	cmp	r0, r2
 8000b54:	f0c0 80f0 	bcc.w	8000d38 <__udivmoddi4+0x2ac>
 8000b58:	1a86      	subs	r6, r0, r2
 8000b5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b5e:	2001      	movs	r0, #1
 8000b60:	2d00      	cmp	r5, #0
 8000b62:	d0e6      	beq.n	8000b32 <__udivmoddi4+0xa6>
 8000b64:	e9c5 6300 	strd	r6, r3, [r5]
 8000b68:	e7e3      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	f040 8090 	bne.w	8000c90 <__udivmoddi4+0x204>
 8000b70:	eba1 040c 	sub.w	r4, r1, ip
 8000b74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b78:	fa1f f78c 	uxth.w	r7, ip
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b86:	fb08 4416 	mls	r4, r8, r6, r4
 8000b8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b8e:	fb07 f006 	mul.w	r0, r7, r6
 8000b92:	4298      	cmp	r0, r3
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x11c>
 8000b96:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x11a>
 8000ba0:	4298      	cmp	r0, r3
 8000ba2:	f200 80cd 	bhi.w	8000d40 <__udivmoddi4+0x2b4>
 8000ba6:	4626      	mov	r6, r4
 8000ba8:	1a1c      	subs	r4, r3, r0
 8000baa:	fa1f f38e 	uxth.w	r3, lr
 8000bae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bba:	fb00 f707 	mul.w	r7, r0, r7
 8000bbe:	429f      	cmp	r7, r3
 8000bc0:	d908      	bls.n	8000bd4 <__udivmoddi4+0x148>
 8000bc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bca:	d202      	bcs.n	8000bd2 <__udivmoddi4+0x146>
 8000bcc:	429f      	cmp	r7, r3
 8000bce:	f200 80b0 	bhi.w	8000d32 <__udivmoddi4+0x2a6>
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	1bdb      	subs	r3, r3, r7
 8000bd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bda:	e7a5      	b.n	8000b28 <__udivmoddi4+0x9c>
 8000bdc:	f1c1 0620 	rsb	r6, r1, #32
 8000be0:	408b      	lsls	r3, r1
 8000be2:	fa22 f706 	lsr.w	r7, r2, r6
 8000be6:	431f      	orrs	r7, r3
 8000be8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bec:	fa04 f301 	lsl.w	r3, r4, r1
 8000bf0:	ea43 030c 	orr.w	r3, r3, ip
 8000bf4:	40f4      	lsrs	r4, r6
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	0c38      	lsrs	r0, r7, #16
 8000bfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c00:	fbb4 fef0 	udiv	lr, r4, r0
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	fb00 441e 	mls	r4, r0, lr, r4
 8000c0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c10:	fb0e f90c 	mul.w	r9, lr, ip
 8000c14:	45a1      	cmp	r9, r4
 8000c16:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1a:	d90a      	bls.n	8000c32 <__udivmoddi4+0x1a6>
 8000c1c:	193c      	adds	r4, r7, r4
 8000c1e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c22:	f080 8084 	bcs.w	8000d2e <__udivmoddi4+0x2a2>
 8000c26:	45a1      	cmp	r9, r4
 8000c28:	f240 8081 	bls.w	8000d2e <__udivmoddi4+0x2a2>
 8000c2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c30:	443c      	add	r4, r7
 8000c32:	eba4 0409 	sub.w	r4, r4, r9
 8000c36:	fa1f f983 	uxth.w	r9, r3
 8000c3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d907      	bls.n	8000c5e <__udivmoddi4+0x1d2>
 8000c4e:	193c      	adds	r4, r7, r4
 8000c50:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c54:	d267      	bcs.n	8000d26 <__udivmoddi4+0x29a>
 8000c56:	45a4      	cmp	ip, r4
 8000c58:	d965      	bls.n	8000d26 <__udivmoddi4+0x29a>
 8000c5a:	3b02      	subs	r3, #2
 8000c5c:	443c      	add	r4, r7
 8000c5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c62:	fba0 9302 	umull	r9, r3, r0, r2
 8000c66:	eba4 040c 	sub.w	r4, r4, ip
 8000c6a:	429c      	cmp	r4, r3
 8000c6c:	46ce      	mov	lr, r9
 8000c6e:	469c      	mov	ip, r3
 8000c70:	d351      	bcc.n	8000d16 <__udivmoddi4+0x28a>
 8000c72:	d04e      	beq.n	8000d12 <__udivmoddi4+0x286>
 8000c74:	b155      	cbz	r5, 8000c8c <__udivmoddi4+0x200>
 8000c76:	ebb8 030e 	subs.w	r3, r8, lr
 8000c7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c82:	40cb      	lsrs	r3, r1
 8000c84:	431e      	orrs	r6, r3
 8000c86:	40cc      	lsrs	r4, r1
 8000c88:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e750      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000c90:	f1c2 0320 	rsb	r3, r2, #32
 8000c94:	fa20 f103 	lsr.w	r1, r0, r3
 8000c98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000ca0:	4094      	lsls	r4, r2
 8000ca2:	430c      	orrs	r4, r1
 8000ca4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cac:	fa1f f78c 	uxth.w	r7, ip
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb00 f107 	mul.w	r1, r0, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d908      	bls.n	8000cd8 <__udivmoddi4+0x24c>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cce:	d22c      	bcs.n	8000d2a <__udivmoddi4+0x29e>
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d92a      	bls.n	8000d2a <__udivmoddi4+0x29e>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	4463      	add	r3, ip
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ce0:	fb08 3311 	mls	r3, r8, r1, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb01 f307 	mul.w	r3, r1, r7
 8000cec:	42a3      	cmp	r3, r4
 8000cee:	d908      	bls.n	8000d02 <__udivmoddi4+0x276>
 8000cf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf8:	d213      	bcs.n	8000d22 <__udivmoddi4+0x296>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d911      	bls.n	8000d22 <__udivmoddi4+0x296>
 8000cfe:	3902      	subs	r1, #2
 8000d00:	4464      	add	r4, ip
 8000d02:	1ae4      	subs	r4, r4, r3
 8000d04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d08:	e739      	b.n	8000b7e <__udivmoddi4+0xf2>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	e6f0      	b.n	8000af0 <__udivmoddi4+0x64>
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e706      	b.n	8000b20 <__udivmoddi4+0x94>
 8000d12:	45c8      	cmp	r8, r9
 8000d14:	d2ae      	bcs.n	8000c74 <__udivmoddi4+0x1e8>
 8000d16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d1e:	3801      	subs	r0, #1
 8000d20:	e7a8      	b.n	8000c74 <__udivmoddi4+0x1e8>
 8000d22:	4631      	mov	r1, r6
 8000d24:	e7ed      	b.n	8000d02 <__udivmoddi4+0x276>
 8000d26:	4603      	mov	r3, r0
 8000d28:	e799      	b.n	8000c5e <__udivmoddi4+0x1d2>
 8000d2a:	4630      	mov	r0, r6
 8000d2c:	e7d4      	b.n	8000cd8 <__udivmoddi4+0x24c>
 8000d2e:	46d6      	mov	lr, sl
 8000d30:	e77f      	b.n	8000c32 <__udivmoddi4+0x1a6>
 8000d32:	4463      	add	r3, ip
 8000d34:	3802      	subs	r0, #2
 8000d36:	e74d      	b.n	8000bd4 <__udivmoddi4+0x148>
 8000d38:	4606      	mov	r6, r0
 8000d3a:	4623      	mov	r3, r4
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e70f      	b.n	8000b60 <__udivmoddi4+0xd4>
 8000d40:	3e02      	subs	r6, #2
 8000d42:	4463      	add	r3, ip
 8000d44:	e730      	b.n	8000ba8 <__udivmoddi4+0x11c>
 8000d46:	bf00      	nop

08000d48 <__aeabi_idiv0>:
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop

08000d4c <HAL_7SEGWriteDigit>:
    0x07,  // 7 -> 0b00000111 -> abc____
    0x7F,  // 8 -> 0b01111111 -> abcdefg
    0x6F   // 9 -> 0b01101111 -> abc__fg
};

void HAL_7SEGWriteDigit(uint8_t digit) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
    uint8_t segment_bits = seg_digits[digit];
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	4a34      	ldr	r2, [pc, #208]	@ (8000e2c <HAL_7SEGWriteDigit+0xe0>)
 8000d5a:	5cd3      	ldrb	r3, [r2, r3]
 8000d5c:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(SA_PORT, SA_PIN, (segment_bits & 0x01) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	bf0c      	ite	eq
 8000d68:	2301      	moveq	r3, #1
 8000d6a:	2300      	movne	r3, #0
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	461a      	mov	r2, r3
 8000d70:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d78:	f003 f9ce 	bl	8004118 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SB_PORT, SB_PIN, (segment_bits & 0x02) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	bf0c      	ite	eq
 8000d86:	2301      	moveq	r3, #1
 8000d88:	2300      	movne	r3, #0
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d96:	f003 f9bf 	bl	8004118 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SC_PORT, SC_PIN, (segment_bits & 0x04) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d9a:	7bfb      	ldrb	r3, [r7, #15]
 8000d9c:	f003 0304 	and.w	r3, r3, #4
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	bf0c      	ite	eq
 8000da4:	2301      	moveq	r3, #1
 8000da6:	2300      	movne	r3, #0
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	461a      	mov	r2, r3
 8000dac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db4:	f003 f9b0 	bl	8004118 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SD_PORT, SD_PIN, (segment_bits & 0x08) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	f003 0308 	and.w	r3, r3, #8
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	bf0c      	ite	eq
 8000dc2:	2301      	moveq	r3, #1
 8000dc4:	2300      	movne	r3, #0
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	461a      	mov	r2, r3
 8000dca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dce:	4818      	ldr	r0, [pc, #96]	@ (8000e30 <HAL_7SEGWriteDigit+0xe4>)
 8000dd0:	f003 f9a2 	bl	8004118 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SE_PORT, SE_PIN, (segment_bits & 0x10) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	f003 0310 	and.w	r3, r3, #16
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	bf0c      	ite	eq
 8000dde:	2301      	moveq	r3, #1
 8000de0:	2300      	movne	r3, #0
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	461a      	mov	r2, r3
 8000de6:	2120      	movs	r1, #32
 8000de8:	4811      	ldr	r0, [pc, #68]	@ (8000e30 <HAL_7SEGWriteDigit+0xe4>)
 8000dea:	f003 f995 	bl	8004118 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SF_PORT, SF_PIN, (segment_bits & 0x20) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
 8000df0:	f003 0320 	and.w	r3, r3, #32
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	bf0c      	ite	eq
 8000df8:	2301      	moveq	r3, #1
 8000dfa:	2300      	movne	r3, #0
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	461a      	mov	r2, r3
 8000e00:	2110      	movs	r1, #16
 8000e02:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <HAL_7SEGWriteDigit+0xe4>)
 8000e04:	f003 f988 	bl	8004118 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SG_PORT, SG_PIN, (segment_bits & 0x40) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	bf0c      	ite	eq
 8000e12:	2301      	moveq	r3, #1
 8000e14:	2300      	movne	r3, #0
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	461a      	mov	r2, r3
 8000e1a:	2108      	movs	r1, #8
 8000e1c:	4804      	ldr	r0, [pc, #16]	@ (8000e30 <HAL_7SEGWriteDigit+0xe4>)
 8000e1e:	f003 f97b 	bl	8004118 <HAL_GPIO_WritePin>
}
 8000e22:	bf00      	nop
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	48000400 	.word	0x48000400

08000e34 <Login_Write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

Status_Logging_t Login_Write(const char* message) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
    /*  We will send via UART4 for logging messages  */
    moj_status = HAL_UART_Transmit(&huart4, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff f9c7 	bl	80001d0 <strlen>
 8000e42:	4603      	mov	r3, r0
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	4806      	ldr	r0, [pc, #24]	@ (8000e68 <Login_Write+0x34>)
 8000e4e:	f005 f9d1 	bl	80061f4 <HAL_UART_Transmit>
 8000e52:	4603      	mov	r3, r0
 8000e54:	461a      	mov	r2, r3
 8000e56:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <Login_Write+0x38>)
 8000e58:	701a      	strb	r2, [r3, #0]

    return logging;
 8000e5a:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <Login_Write+0x3c>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000170 	.word	0x20000170
 8000e6c:	200000ae 	.word	0x200000ae
 8000e70:	200000ad 	.word	0x200000ad

08000e74 <HAL_DisplayNumber>:

void HAL_DisplayNumber(uint8_t number) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	71fb      	strb	r3, [r7, #7]
    Status_7seg_Display_t current_display = DISPLAY1_7SEG;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	73fb      	strb	r3, [r7, #15]
    seven_seg_display.number_7seg_display = number;
 8000e82:	4a32      	ldr	r2, [pc, #200]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	7093      	strb	r3, [r2, #2]
    seven_seg_display.first_digit     = number / 10;
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4a31      	ldr	r2, [pc, #196]	@ (8000f50 <HAL_DisplayNumber+0xdc>)
 8000e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e90:	08db      	lsrs	r3, r3, #3
 8000e92:	b2da      	uxtb	r2, r3
 8000e94:	4b2d      	ldr	r3, [pc, #180]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000e96:	701a      	strb	r2, [r3, #0]
    seven_seg_display.second_digit    = number % 10;
 8000e98:	79fa      	ldrb	r2, [r7, #7]
 8000e9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f50 <HAL_DisplayNumber+0xdc>)
 8000e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8000ea0:	08d9      	lsrs	r1, r3, #3
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	440b      	add	r3, r1
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	b2da      	uxtb	r2, r3
 8000eae:	4b27      	ldr	r3, [pc, #156]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000eb0:	705a      	strb	r2, [r3, #1]
    for(;;){
		switch (current_display) {
 8000eb2:	7bfb      	ldrb	r3, [r7, #15]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d01f      	beq.n	8000ef8 <HAL_DisplayNumber+0x84>
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	dc42      	bgt.n	8000f42 <HAL_DisplayNumber+0xce>
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d03a      	beq.n	8000f36 <HAL_DisplayNumber+0xc2>
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d13e      	bne.n	8000f42 <HAL_DisplayNumber+0xce>
			case DISPLAY1_7SEG:
				// Aktiviramo prvi displej (mux1 = 0, mux2 = 1)
				HAL_GPIO_WritePin(MUX1_PORT, MUX1_PIN, GPIO_PIN_RESET);  // Display 1 ON
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2140      	movs	r1, #64	@ 0x40
 8000ec8:	4822      	ldr	r0, [pc, #136]	@ (8000f54 <HAL_DisplayNumber+0xe0>)
 8000eca:	f003 f925 	bl	8004118 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MUX2_PORT, MUX2_PIN, GPIO_PIN_SET);    // Display 2 OFF
 8000ece:	2201      	movs	r2, #1
 8000ed0:	2180      	movs	r1, #128	@ 0x80
 8000ed2:	4821      	ldr	r0, [pc, #132]	@ (8000f58 <HAL_DisplayNumber+0xe4>)
 8000ed4:	f003 f920 	bl	8004118 <HAL_GPIO_WritePin>

				// Izdvajamo prvu cifru (10s pozicija)
				seven_seg_display.first_digit = number / 10;  // Prva cifra
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	4a1d      	ldr	r2, [pc, #116]	@ (8000f50 <HAL_DisplayNumber+0xdc>)
 8000edc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee0:	08db      	lsrs	r3, r3, #3
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000ee6:	701a      	strb	r2, [r3, #0]
				HAL_7SEGWriteDigit(seven_seg_display.first_digit);
 8000ee8:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff2d 	bl	8000d4c <HAL_7SEGWriteDigit>

				// Prebacujemo na sledeći displej
				current_display = DISPLAY2_7SEG;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	73fb      	strb	r3, [r7, #15]
				break;
 8000ef6:	e024      	b.n	8000f42 <HAL_DisplayNumber+0xce>

			case DISPLAY2_7SEG:
				// Aktiviramo drugi displej (mux1 = 1, mux2 = 0)
				HAL_GPIO_WritePin(MUX1_PORT, MUX1_PIN, GPIO_PIN_SET);    // Display 1 OFF
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2140      	movs	r1, #64	@ 0x40
 8000efc:	4815      	ldr	r0, [pc, #84]	@ (8000f54 <HAL_DisplayNumber+0xe0>)
 8000efe:	f003 f90b 	bl	8004118 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MUX2_PORT, MUX2_PIN, GPIO_PIN_RESET);  // Display 2 ON
 8000f02:	2200      	movs	r2, #0
 8000f04:	2180      	movs	r1, #128	@ 0x80
 8000f06:	4814      	ldr	r0, [pc, #80]	@ (8000f58 <HAL_DisplayNumber+0xe4>)
 8000f08:	f003 f906 	bl	8004118 <HAL_GPIO_WritePin>

				// Izdvajamo drugu cifru (1s pozicija)
				seven_seg_display.second_digit = number % 10;  // Druga cifra
 8000f0c:	79fa      	ldrb	r2, [r7, #7]
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <HAL_DisplayNumber+0xdc>)
 8000f10:	fba3 1302 	umull	r1, r3, r3, r2
 8000f14:	08d9      	lsrs	r1, r3, #3
 8000f16:	460b      	mov	r3, r1
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000f24:	705a      	strb	r2, [r3, #1]
				HAL_7SEGWriteDigit(seven_seg_display.second_digit);
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <HAL_DisplayNumber+0xd8>)
 8000f28:	785b      	ldrb	r3, [r3, #1]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff0e 	bl	8000d4c <HAL_7SEGWriteDigit>

				// Prebacujemo na prvi displej
				current_display = DISPLAY1_7SEG;
 8000f30:	2301      	movs	r3, #1
 8000f32:	73fb      	strb	r3, [r7, #15]
				break;
 8000f34:	e005      	b.n	8000f42 <HAL_DisplayNumber+0xce>
			case UNDEFINED_7SEG:
				Login_Write("Error in 7seg display! \r\n");
 8000f36:	4809      	ldr	r0, [pc, #36]	@ (8000f5c <HAL_DisplayNumber+0xe8>)
 8000f38:	f7ff ff7c 	bl	8000e34 <Login_Write>
				Error_Handler();
 8000f3c:	f000 f9c0 	bl	80012c0 <Error_Handler>
				break;
 8000f40:	bf00      	nop
		}
		HAL_Delay(5);  // Kašnjenje za multipleksiranje (5ms)
 8000f42:	2005      	movs	r0, #5
 8000f44:	f001 f95a 	bl	80021fc <HAL_Delay>
		switch (current_display) {
 8000f48:	e7b3      	b.n	8000eb2 <HAL_DisplayNumber+0x3e>
 8000f4a:	bf00      	nop
 8000f4c:	200000b0 	.word	0x200000b0
 8000f50:	cccccccd 	.word	0xcccccccd
 8000f54:	48000400 	.word	0x48000400
 8000f58:	48000800 	.word	0x48000800
 8000f5c:	080085e4 	.word	0x080085e4

08000f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f64:	f001 f8d5 	bl	8002112 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f68:	f000 f85e 	bl	8001028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6c:	f000 fbaa 	bl	80016c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f70:	f000 fd0c 	bl	800198c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000f74:	f000 fd3a 	bl	80019ec <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000f78:	f000 fabe 	bl	80014f8 <MX_ADC1_Init>
  MX_I2C2_Init();
 8000f7c:	f000 fc38 	bl	80017f0 <MX_I2C2_Init>
  MX_UART4_Init();
 8000f80:	f000 fcd4 	bl	800192c <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  	/* Enaibling OLED */
	if (ssd1306_Init()!= INITIALIZED_OLED_INIT_SUCCESSFULLY){
 8000f84:	f000 fe9a 	bl	8001cbc <ssd1306_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d005      	beq.n	8000f9a <main+0x3a>
		Login_Write("Unaible to initialize ssd1306 Init! \r\n");
 8000f8e:	481c      	ldr	r0, [pc, #112]	@ (8001000 <main+0xa0>)
 8000f90:	f7ff ff50 	bl	8000e34 <Login_Write>
		Error_Handler();
 8000f94:	f000 f994 	bl	80012c0 <Error_Handler>
 8000f98:	e002      	b.n	8000fa0 <main+0x40>
	}
	else{
		Login_Write("Successfully initialized ssd1306 Init! \r\n");
 8000f9a:	481a      	ldr	r0, [pc, #104]	@ (8001004 <main+0xa4>)
 8000f9c:	f7ff ff4a 	bl	8000e34 <Login_Write>
	}

	/*  Enabling communications  */
	if (HAL_UART_Receive_IT(&huart2, uart2_data.rx_buffer, UART_EXPECT_DATA_SIZE) != HAL_OK){
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4919      	ldr	r1, [pc, #100]	@ (8001008 <main+0xa8>)
 8000fa4:	4819      	ldr	r0, [pc, #100]	@ (800100c <main+0xac>)
 8000fa6:	f005 fa0d 	bl	80063c4 <HAL_UART_Receive_IT>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d005      	beq.n	8000fbc <main+0x5c>
		Login_Write("Unaible to start UART2 receive IT MODE! \r\n");
 8000fb0:	4817      	ldr	r0, [pc, #92]	@ (8001010 <main+0xb0>)
 8000fb2:	f7ff ff3f 	bl	8000e34 <Login_Write>
		Error_Handler();
 8000fb6:	f000 f983 	bl	80012c0 <Error_Handler>
 8000fba:	e002      	b.n	8000fc2 <main+0x62>
	}
	else{
		Login_Write("Successfully started UART2 receive IT MODE! \r\n");
 8000fbc:	4815      	ldr	r0, [pc, #84]	@ (8001014 <main+0xb4>)
 8000fbe:	f7ff ff39 	bl	8000e34 <Login_Write>
	}
	if(HAL_UART_Receive_IT(&huart3, uart3_data.rx_buffer, UART_EXPECT_DATA_SIZE) != HAL_OK){
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4914      	ldr	r1, [pc, #80]	@ (8001018 <main+0xb8>)
 8000fc6:	4815      	ldr	r0, [pc, #84]	@ (800101c <main+0xbc>)
 8000fc8:	f005 f9fc 	bl	80063c4 <HAL_UART_Receive_IT>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d005      	beq.n	8000fde <main+0x7e>
		Login_Write("Unaible to start UART3 receive IT MODE! \r\n");
 8000fd2:	4813      	ldr	r0, [pc, #76]	@ (8001020 <main+0xc0>)
 8000fd4:	f7ff ff2e 	bl	8000e34 <Login_Write>
		Error_Handler();
 8000fd8:	f000 f972 	bl	80012c0 <Error_Handler>
 8000fdc:	e002      	b.n	8000fe4 <main+0x84>
	}
	else{
		Login_Write("Successfully started UART3 receive IT MODE! \r\n");
 8000fde:	4811      	ldr	r0, [pc, #68]	@ (8001024 <main+0xc4>)
 8000fe0:	f7ff ff28 	bl	8000e34 <Login_Write>
	}

  HAL_UART_Receive_IT(&huart2, uart2_data.rx_buffer, UART_EXPECT_DATA_SIZE);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4908      	ldr	r1, [pc, #32]	@ (8001008 <main+0xa8>)
 8000fe8:	4808      	ldr	r0, [pc, #32]	@ (800100c <main+0xac>)
 8000fea:	f005 f9eb 	bl	80063c4 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, uart3_data.rx_buffer, UART_EXPECT_DATA_SIZE);
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4909      	ldr	r1, [pc, #36]	@ (8001018 <main+0xb8>)
 8000ff2:	480a      	ldr	r0, [pc, #40]	@ (800101c <main+0xbc>)
 8000ff4:	f005 f9e6 	bl	80063c4 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_DisplayNumber(15);
 8000ff8:	200f      	movs	r0, #15
 8000ffa:	f7ff ff3b 	bl	8000e74 <HAL_DisplayNumber>
 8000ffe:	e7fb      	b.n	8000ff8 <main+0x98>
 8001000:	08008600 	.word	0x08008600
 8001004:	08008628 	.word	0x08008628
 8001008:	20000084 	.word	0x20000084
 800100c:	200001f8 	.word	0x200001f8
 8001010:	08008654 	.word	0x08008654
 8001014:	08008680 	.word	0x08008680
 8001018:	20000098 	.word	0x20000098
 800101c:	20000280 	.word	0x20000280
 8001020:	080086b0 	.word	0x080086b0
 8001024:	080086dc 	.word	0x080086dc

08001028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b096      	sub	sp, #88	@ 0x58
 800102c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	2244      	movs	r2, #68	@ 0x44
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f006 fe62 	bl	8007d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103c:	463b      	mov	r3, r7
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
 8001046:	60da      	str	r2, [r3, #12]
 8001048:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800104a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800104e:	f003 fd71 	bl	8004b34 <HAL_PWREx_ControlVoltageScaling>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001058:	f000 f932 	bl	80012c0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800105c:	2310      	movs	r3, #16
 800105e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001060:	2301      	movs	r3, #1
 8001062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001068:	2360      	movs	r3, #96	@ 0x60
 800106a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106c:	2302      	movs	r3, #2
 800106e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001070:	2301      	movs	r3, #1
 8001072:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001074:	2301      	movs	r3, #1
 8001076:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001078:	2328      	movs	r3, #40	@ 0x28
 800107a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800107c:	2307      	movs	r3, #7
 800107e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001080:	2302      	movs	r3, #2
 8001082:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001084:	2302      	movs	r3, #2
 8001086:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fda7 	bl	8004be0 <HAL_RCC_OscConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001098:	f000 f912 	bl	80012c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a0:	2303      	movs	r3, #3
 80010a2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010b0:	463b      	mov	r3, r7
 80010b2:	2104      	movs	r1, #4
 80010b4:	4618      	mov	r0, r3
 80010b6:	f004 f96f 	bl	8005398 <HAL_RCC_ClockConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80010c0:	f000 f8fe 	bl	80012c0 <Error_Handler>
  }
}
 80010c4:	bf00      	nop
 80010c6:	3758      	adds	r7, #88	@ 0x58
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	80fb      	strh	r3, [r7, #6]

    if(GPIO_Pin == BUTTON_PIN) {
 80010d6:	88fb      	ldrh	r3, [r7, #6]
 80010d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010dc:	d108      	bne.n	80010f0 <HAL_GPIO_EXTI_Callback+0x24>
    	/* Inicijalizacija ADC-a */
    	if (HAL_ADC_Start_IT(&hadc1) != HAL_OK){ // Starts ADC -> we will catch the complete
 80010de:	4808      	ldr	r0, [pc, #32]	@ (8001100 <HAL_GPIO_EXTI_Callback+0x34>)
 80010e0:	f001 fbf6 	bl	80028d0 <HAL_ADC_Start_IT>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d005      	beq.n	80010f6 <HAL_GPIO_EXTI_Callback+0x2a>
    		Error_Handler();
 80010ea:	f000 f8e9 	bl	80012c0 <Error_Handler>
    	}
    }
    else{
    	Login_Write("Not expected another interrupt only PC13! \r\n");
    }
}
 80010ee:	e002      	b.n	80010f6 <HAL_GPIO_EXTI_Callback+0x2a>
    	Login_Write("Not expected another interrupt only PC13! \r\n");
 80010f0:	4804      	ldr	r0, [pc, #16]	@ (8001104 <HAL_GPIO_EXTI_Callback+0x38>)
 80010f2:	f7ff fe9f 	bl	8000e34 <Login_Write>
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200000b8 	.word	0x200000b8
 8001104:	0800870c 	.word	0x0800870c

08001108 <HAL_ADC_ConvCpltCallback>:

/*  This function will get the temp value and send on display via I2C  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08c      	sub	sp, #48	@ 0x30
 800110c:	af02      	add	r7, sp, #8
 800110e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a3c      	ldr	r2, [pc, #240]	@ (8001208 <HAL_ADC_ConvCpltCallback+0x100>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d165      	bne.n	80011e6 <HAL_ADC_ConvCpltCallback+0xde>
    {
        		/*  Catching the adc_value  */
    	uint32_t adc_value = HAL_ADC_GetValue(hadc);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f001 fd06 	bl	8002b2c <HAL_ADC_GetValue>
 8001120:	6278      	str	r0, [r7, #36]	@ 0x24
    	ADC_Value_Temperature_t value;
    	value.temperature = (adc_value * 3.3 / 4095) * 100; // Example for a temperature sensor
 8001122:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001124:	f7ff f9ee 	bl	8000504 <__aeabi_ui2d>
 8001128:	a333      	add	r3, pc, #204	@ (adr r3, 80011f8 <HAL_ADC_ConvCpltCallback+0xf0>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff fa63 	bl	80005f8 <__aeabi_dmul>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	a331      	add	r3, pc, #196	@ (adr r3, 8001200 <HAL_ADC_ConvCpltCallback+0xf8>)
 800113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001140:	f7ff fb84 	bl	800084c <__aeabi_ddiv>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 0200 	mov.w	r2, #0
 8001150:	4b2e      	ldr	r3, [pc, #184]	@ (800120c <HAL_ADC_ConvCpltCallback+0x104>)
 8001152:	f7ff fa51 	bl	80005f8 <__aeabi_dmul>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	4610      	mov	r0, r2
 800115c:	4619      	mov	r1, r3
 800115e:	f7ff fc5d 	bl	8000a1c <__aeabi_d2uiz>
 8001162:	4603      	mov	r3, r0
 8001164:	b29b      	uxth	r3, r3
 8001166:	843b      	strh	r3, [r7, #32]
    	char temp_str[20];
    	sprintf(temp_str, "Temp: %d C", value.temperature); // @suppress("Float formatting support")
 8001168:	8c3b      	ldrh	r3, [r7, #32]
 800116a:	461a      	mov	r2, r3
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	4927      	ldr	r1, [pc, #156]	@ (8001210 <HAL_ADC_ConvCpltCallback+0x108>)
 8001172:	4618      	mov	r0, r3
 8001174:	f006 fd8a 	bl	8007c8c <siprintf>
    	//ssd1306_Clear();
    	if (ssd1306_SetCursor(0,0)!= INITIALIZED_OLED_CURSOR_SUCCESSFULLY){
 8001178:	2100      	movs	r1, #0
 800117a:	2000      	movs	r0, #0
 800117c:	f000 ff54 	bl	8002028 <ssd1306_SetCursor>
 8001180:	4603      	mov	r3, r0
 8001182:	2b01      	cmp	r3, #1
 8001184:	d005      	beq.n	8001192 <HAL_ADC_ConvCpltCallback+0x8a>
    		Login_Write("Unaible to initialize ssd1306 SetCursor! \r\n");
 8001186:	4823      	ldr	r0, [pc, #140]	@ (8001214 <HAL_ADC_ConvCpltCallback+0x10c>)
 8001188:	f7ff fe54 	bl	8000e34 <Login_Write>
    		Error_Handler();
 800118c:	f000 f898 	bl	80012c0 <Error_Handler>
 8001190:	e002      	b.n	8001198 <HAL_ADC_ConvCpltCallback+0x90>
    	}
    	else{
    		Login_Write("Successfully initialized ssd1306 SetCursor! \r\n");
 8001192:	4821      	ldr	r0, [pc, #132]	@ (8001218 <HAL_ADC_ConvCpltCallback+0x110>)
 8001194:	f7ff fe4e 	bl	8000e34 <Login_Write>
    	}

    	char result = ssd1306_WriteString(temp_str, Font_7x10, White);
 8001198:	4b20      	ldr	r3, [pc, #128]	@ (800121c <HAL_ADC_ConvCpltCallback+0x114>)
 800119a:	f107 000c 	add.w	r0, r7, #12
 800119e:	2201      	movs	r2, #1
 80011a0:	9200      	str	r2, [sp, #0]
 80011a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011a4:	f000 ff1a 	bl	8001fdc <ssd1306_WriteString>
 80011a8:	4603      	mov	r3, r0
 80011aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    	if (result == '\0') {
 80011ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d103      	bne.n	80011be <HAL_ADC_ConvCpltCallback+0xb6>
    	    Login_Write("Successfully initialized ssd1306 WriteString!\r\n");
 80011b6:	481a      	ldr	r0, [pc, #104]	@ (8001220 <HAL_ADC_ConvCpltCallback+0x118>)
 80011b8:	f7ff fe3c 	bl	8000e34 <Login_Write>
 80011bc:	e004      	b.n	80011c8 <HAL_ADC_ConvCpltCallback+0xc0>
    	}
    	else {
    	    Login_Write("Unable to initialize ssd1306 WriteString!\r\n");
 80011be:	4819      	ldr	r0, [pc, #100]	@ (8001224 <HAL_ADC_ConvCpltCallback+0x11c>)
 80011c0:	f7ff fe38 	bl	8000e34 <Login_Write>
    	    Error_Handler();
 80011c4:	f000 f87c 	bl	80012c0 <Error_Handler>
    	}
    	if (ssd1306_UpdateScreen()!= INITIALIZED_OLED_UPDATE_SCREEN_SUCCESSFULLY){
 80011c8:	f000 fdfc 	bl	8001dc4 <ssd1306_UpdateScreen>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d005      	beq.n	80011de <HAL_ADC_ConvCpltCallback+0xd6>
    		Login_Write("Unaible to initialize ssd1306 UpdateScreen! \r\n");
 80011d2:	4815      	ldr	r0, [pc, #84]	@ (8001228 <HAL_ADC_ConvCpltCallback+0x120>)
 80011d4:	f7ff fe2e 	bl	8000e34 <Login_Write>
    		Error_Handler();
 80011d8:	f000 f872 	bl	80012c0 <Error_Handler>
    }
    else{
    	Login_Write("Not hadc->Instance == ADC1! \r\n");
    	Error_Handler();
    }
}
 80011dc:	e008      	b.n	80011f0 <HAL_ADC_ConvCpltCallback+0xe8>
    		Login_Write("Successfully initialized ssd1306 UpdateScreen! \r\n");
 80011de:	4813      	ldr	r0, [pc, #76]	@ (800122c <HAL_ADC_ConvCpltCallback+0x124>)
 80011e0:	f7ff fe28 	bl	8000e34 <Login_Write>
}
 80011e4:	e004      	b.n	80011f0 <HAL_ADC_ConvCpltCallback+0xe8>
    	Login_Write("Not hadc->Instance == ADC1! \r\n");
 80011e6:	4812      	ldr	r0, [pc, #72]	@ (8001230 <HAL_ADC_ConvCpltCallback+0x128>)
 80011e8:	f7ff fe24 	bl	8000e34 <Login_Write>
    	Error_Handler();
 80011ec:	f000 f868 	bl	80012c0 <Error_Handler>
}
 80011f0:	bf00      	nop
 80011f2:	3728      	adds	r7, #40	@ 0x28
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	66666666 	.word	0x66666666
 80011fc:	400a6666 	.word	0x400a6666
 8001200:	00000000 	.word	0x00000000
 8001204:	40affe00 	.word	0x40affe00
 8001208:	50040000 	.word	0x50040000
 800120c:	40590000 	.word	0x40590000
 8001210:	0800873c 	.word	0x0800873c
 8001214:	08008748 	.word	0x08008748
 8001218:	08008774 	.word	0x08008774
 800121c:	08009080 	.word	0x08009080
 8001220:	080087a4 	.word	0x080087a4
 8001224:	080087d4 	.word	0x080087d4
 8001228:	08008800 	.word	0x08008800
 800122c:	08008830 	.word	0x08008830
 8001230:	08008864 	.word	0x08008864

08001234 <HAL_UART_RxCpltCallback>:



	/* This is a bridge communication between HOST -> uC -> ESP8226 module */
					/*  This is for internet communication  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a17      	ldr	r2, [pc, #92]	@ (80012a0 <HAL_UART_RxCpltCallback+0x6c>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d111      	bne.n	800126a <HAL_UART_RxCpltCallback+0x36>
		uart3_data.tx_buffer[0] = uart2_data.rx_buffer[0];
 8001246:	4b17      	ldr	r3, [pc, #92]	@ (80012a4 <HAL_UART_RxCpltCallback+0x70>)
 8001248:	781a      	ldrb	r2, [r3, #0]
 800124a:	4b17      	ldr	r3, [pc, #92]	@ (80012a8 <HAL_UART_RxCpltCallback+0x74>)
 800124c:	729a      	strb	r2, [r3, #10]
		HAL_UART_Receive_IT(&huart2, uart2_data.rx_buffer, 1);
 800124e:	2201      	movs	r2, #1
 8001250:	4914      	ldr	r1, [pc, #80]	@ (80012a4 <HAL_UART_RxCpltCallback+0x70>)
 8001252:	4816      	ldr	r0, [pc, #88]	@ (80012ac <HAL_UART_RxCpltCallback+0x78>)
 8001254:	f005 f8b6 	bl	80063c4 <HAL_UART_Receive_IT>
		HAL_UART_AbortTransmit_IT(&huart3);
 8001258:	4815      	ldr	r0, [pc, #84]	@ (80012b0 <HAL_UART_RxCpltCallback+0x7c>)
 800125a:	f005 f8ff 	bl	800645c <HAL_UART_AbortTransmit_IT>
		HAL_UART_Transmit_IT(&huart3, uart3_data.tx_buffer, 1);
 800125e:	2201      	movs	r2, #1
 8001260:	4914      	ldr	r1, [pc, #80]	@ (80012b4 <HAL_UART_RxCpltCallback+0x80>)
 8001262:	4813      	ldr	r0, [pc, #76]	@ (80012b0 <HAL_UART_RxCpltCallback+0x7c>)
 8001264:	f005 f850 	bl	8006308 <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart3, uart3_data.rx_buffer, 1);
		HAL_UART_AbortTransmit_IT(&huart2);
		HAL_UART_Transmit_IT(&huart2, uart2_data.tx_buffer, 1);
	}

}
 8001268:	e015      	b.n	8001296 <HAL_UART_RxCpltCallback+0x62>
	else if(huart->Instance == USART3){
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a12      	ldr	r2, [pc, #72]	@ (80012b8 <HAL_UART_RxCpltCallback+0x84>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d110      	bne.n	8001296 <HAL_UART_RxCpltCallback+0x62>
		uart2_data.tx_buffer[0] = uart3_data.rx_buffer[0];
 8001274:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <HAL_UART_RxCpltCallback+0x74>)
 8001276:	781a      	ldrb	r2, [r3, #0]
 8001278:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <HAL_UART_RxCpltCallback+0x70>)
 800127a:	729a      	strb	r2, [r3, #10]
		HAL_UART_Receive_IT(&huart3, uart3_data.rx_buffer, 1);
 800127c:	2201      	movs	r2, #1
 800127e:	490a      	ldr	r1, [pc, #40]	@ (80012a8 <HAL_UART_RxCpltCallback+0x74>)
 8001280:	480b      	ldr	r0, [pc, #44]	@ (80012b0 <HAL_UART_RxCpltCallback+0x7c>)
 8001282:	f005 f89f 	bl	80063c4 <HAL_UART_Receive_IT>
		HAL_UART_AbortTransmit_IT(&huart2);
 8001286:	4809      	ldr	r0, [pc, #36]	@ (80012ac <HAL_UART_RxCpltCallback+0x78>)
 8001288:	f005 f8e8 	bl	800645c <HAL_UART_AbortTransmit_IT>
		HAL_UART_Transmit_IT(&huart2, uart2_data.tx_buffer, 1);
 800128c:	2201      	movs	r2, #1
 800128e:	490b      	ldr	r1, [pc, #44]	@ (80012bc <HAL_UART_RxCpltCallback+0x88>)
 8001290:	4806      	ldr	r0, [pc, #24]	@ (80012ac <HAL_UART_RxCpltCallback+0x78>)
 8001292:	f005 f839 	bl	8006308 <HAL_UART_Transmit_IT>
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40004400 	.word	0x40004400
 80012a4:	20000084 	.word	0x20000084
 80012a8:	20000098 	.word	0x20000098
 80012ac:	200001f8 	.word	0x200001f8
 80012b0:	20000280 	.word	0x20000280
 80012b4:	200000a2 	.word	0x200000a2
 80012b8:	40004800 	.word	0x40004800
 80012bc:	2000008e 	.word	0x2000008e

080012c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c4:	b672      	cpsid	i
}
 80012c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();


  if (uart_error_status == USART3_ERROR) {
 80012c8:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <Error_Handler+0x7c>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d10a      	bne.n	80012e6 <Error_Handler+0x26>
	  for (;;){
		  /* Led1->uC will be set if USART3 fails with sending or receiving */
		  HAL_GPIO_WritePin(LED_UC_PORT, LED_UC_PIN, GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	2120      	movs	r1, #32
 80012d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d8:	f002 ff1e 	bl	8004118 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 80012dc:	20c8      	movs	r0, #200	@ 0xc8
 80012de:	f000 ff8d 	bl	80021fc <HAL_Delay>
		  HAL_GPIO_WritePin(LED_UC_PORT, LED_UC_PIN, GPIO_PIN_SET);
 80012e2:	bf00      	nop
 80012e4:	e7f4      	b.n	80012d0 <Error_Handler+0x10>
	  }
  }
  else if (uart_error_status == USART2_ERROR){
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <Error_Handler+0x7c>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d10a      	bne.n	8001304 <Error_Handler+0x44>
	  for (;;){
		  /* Led2->kit will be set if USART2 fails with sending or receiving */
		  HAL_GPIO_WritePin(LED2_KIT_PORT, LED2_KIT_PIN, GPIO_PIN_SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012f4:	4812      	ldr	r0, [pc, #72]	@ (8001340 <Error_Handler+0x80>)
 80012f6:	f002 ff0f 	bl	8004118 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 80012fa:	20c8      	movs	r0, #200	@ 0xc8
 80012fc:	f000 ff7e 	bl	80021fc <HAL_Delay>
		  HAL_GPIO_WritePin(LED2_KIT_PORT, LED2_KIT_PIN, GPIO_PIN_SET);
 8001300:	bf00      	nop
 8001302:	e7f4      	b.n	80012ee <Error_Handler+0x2e>
	  }
  }
  else if (uart_error_status == USART3_USART4_HUART_ERROR){
 8001304:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <Error_Handler+0x7c>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b03      	cmp	r3, #3
 800130a:	d107      	bne.n	800131c <Error_Handler+0x5c>
	  Login_Write("Error: Interrupt instance conflict detected for USART3 and USART4!\r\n");
 800130c:	480d      	ldr	r0, [pc, #52]	@ (8001344 <Error_Handler+0x84>)
 800130e:	f7ff fd91 	bl	8000e34 <Login_Write>
	  HAL_Delay(0xFFFFFFFF);
 8001312:	f04f 30ff 	mov.w	r0, #4294967295
 8001316:	f000 ff71 	bl	80021fc <HAL_Delay>
	  /*All other errors check call->stack for debbug error*/
	  for (;;);
  }

  /* USER CODE END Error_Handler_Debug */
}
 800131a:	e00d      	b.n	8001338 <Error_Handler+0x78>
  else if (uart_error_status = UART4_ERROR || logging == LOGGING_ERROR){
 800131c:	4b07      	ldr	r3, [pc, #28]	@ (800133c <Error_Handler+0x7c>)
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED1_KIT_PORT, LED1_KIT_PIN);
 8001322:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001326:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132a:	f002 ff0d 	bl	8004148 <HAL_GPIO_TogglePin>
		  HAL_Delay(200);
 800132e:	20c8      	movs	r0, #200	@ 0xc8
 8001330:	f000 ff64 	bl	80021fc <HAL_Delay>
		  HAL_GPIO_TogglePin(LED1_KIT_PORT, LED1_KIT_PIN);
 8001334:	bf00      	nop
 8001336:	e7f4      	b.n	8001322 <Error_Handler+0x62>
}
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200000ac 	.word	0x200000ac
 8001340:	48000400 	.word	0x48000400
 8001344:	08008884 	.word	0x08008884

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <HAL_MspInit+0x44>)
 8001350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001352:	4a0e      	ldr	r2, [pc, #56]	@ (800138c <HAL_MspInit+0x44>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6613      	str	r3, [r2, #96]	@ 0x60
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <HAL_MspInit+0x44>)
 800135c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <HAL_MspInit+0x44>)
 8001368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136a:	4a08      	ldr	r2, [pc, #32]	@ (800138c <HAL_MspInit+0x44>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	6593      	str	r3, [r2, #88]	@ 0x58
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_MspInit+0x44>)
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137e:	bf00      	nop
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40021000 	.word	0x40021000

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e6:	f000 fee9 	bl	80021bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <ADC1_2_IRQHandler+0x10>)
 80013f6:	f001 fba7 	bl	8002b48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200000b8 	.word	0x200000b8

08001404 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001408:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800140c:	f002 feb6 	bl	800417c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001410:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001414:	f002 feb2 	bl	800417c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001420:	4802      	ldr	r0, [pc, #8]	@ (800142c <USART2_IRQHandler+0x10>)
 8001422:	f005 f893 	bl	800654c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200001f8 	.word	0x200001f8

08001430 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001434:	4802      	ldr	r0, [pc, #8]	@ (8001440 <USART3_IRQHandler+0x10>)
 8001436:	f005 f889 	bl	800654c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000280 	.word	0x20000280

08001444 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001448:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800144c:	f002 fe96 	bl	800417c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}

08001454 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001458:	4802      	ldr	r0, [pc, #8]	@ (8001464 <UART4_IRQHandler+0x10>)
 800145a:	f005 f877 	bl	800654c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000170 	.word	0x20000170

08001468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001470:	4a14      	ldr	r2, [pc, #80]	@ (80014c4 <_sbrk+0x5c>)
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <_sbrk+0x60>)
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800147c:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <_sbrk+0x64>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <_sbrk+0x64>)
 8001486:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <_sbrk+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	429a      	cmp	r2, r3
 8001496:	d207      	bcs.n	80014a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001498:	f006 fc3a 	bl	8007d10 <__errno>
 800149c:	4603      	mov	r3, r0
 800149e:	220c      	movs	r2, #12
 80014a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	e009      	b.n	80014bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <_sbrk+0x64>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a05      	ldr	r2, [pc, #20]	@ (80014cc <_sbrk+0x64>)
 80014b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ba:	68fb      	ldr	r3, [r7, #12]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20018000 	.word	0x20018000
 80014c8:	00000400 	.word	0x00000400
 80014cc:	200000b4 	.word	0x200000b4
 80014d0:	20000860 	.word	0x20000860

080014d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <SystemInit+0x20>)
 80014da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <SystemInit+0x20>)
 80014e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014fe:	f107 031c 	add.w	r3, r7, #28
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
 8001518:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800151a:	4b2f      	ldr	r3, [pc, #188]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800151c:	4a2f      	ldr	r2, [pc, #188]	@ (80015dc <MX_ADC1_Init+0xe4>)
 800151e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001520:	4b2d      	ldr	r3, [pc, #180]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001522:	2200      	movs	r2, #0
 8001524:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001526:	4b2c      	ldr	r3, [pc, #176]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800152c:	4b2a      	ldr	r3, [pc, #168]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001532:	4b29      	ldr	r3, [pc, #164]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001538:	4b27      	ldr	r3, [pc, #156]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800153a:	2204      	movs	r2, #4
 800153c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001540:	2200      	movs	r2, #0
 8001542:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001544:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001546:	2200      	movs	r2, #0
 8001548:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800154a:	4b23      	ldr	r3, [pc, #140]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800154c:	2201      	movs	r2, #1
 800154e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001550:	4b21      	ldr	r3, [pc, #132]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001552:	2200      	movs	r2, #0
 8001554:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001558:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800155a:	2200      	movs	r2, #0
 800155c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800155e:	4b1e      	ldr	r3, [pc, #120]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001560:	2200      	movs	r2, #0
 8001562:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001564:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001566:	2200      	movs	r2, #0
 8001568:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800156c:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800156e:	2200      	movs	r2, #0
 8001570:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001572:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800157a:	4817      	ldr	r0, [pc, #92]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 800157c:	f001 f858 	bl	8002630 <HAL_ADC_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001586:	f7ff fe9b 	bl	80012c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800158e:	f107 031c 	add.w	r3, r7, #28
 8001592:	4619      	mov	r1, r3
 8001594:	4810      	ldr	r0, [pc, #64]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 8001596:	f002 f9d5 	bl	8003944 <HAL_ADCEx_MultiModeConfigChannel>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80015a0:	f7ff fe8e 	bl	80012c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80015a4:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 80015a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015a8:	2306      	movs	r3, #6
 80015aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015b0:	237f      	movs	r3, #127	@ 0x7f
 80015b2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015b4:	2304      	movs	r3, #4
 80015b6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	4619      	mov	r1, r3
 80015c0:	4805      	ldr	r0, [pc, #20]	@ (80015d8 <MX_ADC1_Init+0xe0>)
 80015c2:	f001 fcef 	bl	8002fa4 <HAL_ADC_ConfigChannel>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80015cc:	f7ff fe78 	bl	80012c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	3728      	adds	r7, #40	@ 0x28
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	200000b8 	.word	0x200000b8
 80015dc:	50040000 	.word	0x50040000
 80015e0:	25b00200 	.word	0x25b00200

080015e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b0ac      	sub	sp, #176	@ 0xb0
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	2288      	movs	r2, #136	@ 0x88
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f006 fb7b 	bl	8007d00 <memset>
  if(adcHandle->Instance==ADC1)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a2b      	ldr	r2, [pc, #172]	@ (80016bc <HAL_ADC_MspInit+0xd8>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d14f      	bne.n	80016b4 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001614:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001618:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800161a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800161e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001622:	2301      	movs	r3, #1
 8001624:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001626:	2301      	movs	r3, #1
 8001628:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800162a:	2310      	movs	r3, #16
 800162c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800162e:	2307      	movs	r3, #7
 8001630:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001632:	2302      	movs	r3, #2
 8001634:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001636:	2302      	movs	r3, #2
 8001638:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800163a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800163e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4618      	mov	r0, r3
 8001646:	f004 f8cb 	bl	80057e0 <HAL_RCCEx_PeriphCLKConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001650:	f7ff fe36 	bl	80012c0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001654:	4b1a      	ldr	r3, [pc, #104]	@ (80016c0 <HAL_ADC_MspInit+0xdc>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001658:	4a19      	ldr	r2, [pc, #100]	@ (80016c0 <HAL_ADC_MspInit+0xdc>)
 800165a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800165e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <HAL_ADC_MspInit+0xdc>)
 8001662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <HAL_ADC_MspInit+0xdc>)
 800166e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001670:	4a13      	ldr	r2, [pc, #76]	@ (80016c0 <HAL_ADC_MspInit+0xdc>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_ADC_MspInit+0xdc>)
 800167a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167c:	f003 0301 	and.w	r3, r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001684:	2310      	movs	r3, #16
 8001686:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800168a:	230b      	movs	r3, #11
 800168c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001696:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800169a:	4619      	mov	r1, r3
 800169c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a0:	f002 fb90 	bl	8003dc4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2100      	movs	r1, #0
 80016a8:	2012      	movs	r0, #18
 80016aa:	f002 fad6 	bl	8003c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80016ae:	2012      	movs	r0, #18
 80016b0:	f002 faef 	bl	8003c92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80016b4:	bf00      	nop
 80016b6:	37b0      	adds	r7, #176	@ 0xb0
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	50040000 	.word	0x50040000
 80016c0:	40021000 	.word	0x40021000

080016c4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ca:	f107 030c 	add.w	r3, r7, #12
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
 80016d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	4b42      	ldr	r3, [pc, #264]	@ (80017e4 <MX_GPIO_Init+0x120>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	4a41      	ldr	r2, [pc, #260]	@ (80017e4 <MX_GPIO_Init+0x120>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e6:	4b3f      	ldr	r3, [pc, #252]	@ (80017e4 <MX_GPIO_Init+0x120>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	4b3c      	ldr	r3, [pc, #240]	@ (80017e4 <MX_GPIO_Init+0x120>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	4a3b      	ldr	r2, [pc, #236]	@ (80017e4 <MX_GPIO_Init+0x120>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fe:	4b39      	ldr	r3, [pc, #228]	@ (80017e4 <MX_GPIO_Init+0x120>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	4b36      	ldr	r3, [pc, #216]	@ (80017e4 <MX_GPIO_Init+0x120>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	4a35      	ldr	r2, [pc, #212]	@ (80017e4 <MX_GPIO_Init+0x120>)
 8001710:	f043 0302 	orr.w	r3, r3, #2
 8001714:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001716:	4b33      	ldr	r3, [pc, #204]	@ (80017e4 <MX_GPIO_Init+0x120>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	603b      	str	r3, [r7, #0]
 8001720:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_7, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	2181      	movs	r1, #129	@ 0x81
 8001726:	4830      	ldr	r0, [pc, #192]	@ (80017e8 <MX_GPIO_Init+0x124>)
 8001728:	f002 fcf6 	bl	8004118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800172c:	2200      	movs	r2, #0
 800172e:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8001732:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001736:	f002 fcef 	bl	8004118 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
 800173a:	2200      	movs	r2, #0
 800173c:	f248 4178 	movw	r1, #33912	@ 0x8478
 8001740:	482a      	ldr	r0, [pc, #168]	@ (80017ec <MX_GPIO_Init+0x128>)
 8001742:	f002 fce9 	bl	8004118 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9;
 8001746:	f44f 530c 	mov.w	r3, #8960	@ 0x2300
 800174a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800174c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001750:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001756:	f107 030c 	add.w	r3, r7, #12
 800175a:	4619      	mov	r1, r3
 800175c:	4822      	ldr	r0, [pc, #136]	@ (80017e8 <MX_GPIO_Init+0x124>)
 800175e:	f002 fb31 	bl	8003dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7;
 8001762:	2381      	movs	r3, #129	@ 0x81
 8001764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001766:	2301      	movs	r3, #1
 8001768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	4619      	mov	r1, r3
 8001778:	481b      	ldr	r0, [pc, #108]	@ (80017e8 <MX_GPIO_Init+0x124>)
 800177a:	f002 fb23 	bl	8003dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA8 PA9
                           PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800177e:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8001782:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001784:	2301      	movs	r3, #1
 8001786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178c:	2300      	movs	r3, #0
 800178e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	4619      	mov	r1, r3
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f002 fb13 	bl	8003dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB15 PB3 PB4
                           PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
 800179e:	f248 4378 	movw	r3, #33912	@ 0x8478
 80017a2:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a4:	2301      	movs	r3, #1
 80017a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	f107 030c 	add.w	r3, r7, #12
 80017b4:	4619      	mov	r1, r3
 80017b6:	480d      	ldr	r0, [pc, #52]	@ (80017ec <MX_GPIO_Init+0x128>)
 80017b8:	f002 fb04 	bl	8003dc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2100      	movs	r1, #0
 80017c0:	2017      	movs	r0, #23
 80017c2:	f002 fa4a 	bl	8003c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017c6:	2017      	movs	r0, #23
 80017c8:	f002 fa63 	bl	8003c92 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2100      	movs	r1, #0
 80017d0:	2028      	movs	r0, #40	@ 0x28
 80017d2:	f002 fa42 	bl	8003c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017d6:	2028      	movs	r0, #40	@ 0x28
 80017d8:	f002 fa5b 	bl	8003c92 <HAL_NVIC_EnableIRQ>

}
 80017dc:	bf00      	nop
 80017de:	3720      	adds	r7, #32
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40021000 	.word	0x40021000
 80017e8:	48000800 	.word	0x48000800
 80017ec:	48000400 	.word	0x48000400

080017f0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001864 <MX_I2C2_Init+0x74>)
 80017f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001868 <MX_I2C2_Init+0x78>)
 80017f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F12981;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <MX_I2C2_Init+0x74>)
 80017fc:	4a1b      	ldr	r2, [pc, #108]	@ (800186c <MX_I2C2_Init+0x7c>)
 80017fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001800:	4b18      	ldr	r3, [pc, #96]	@ (8001864 <MX_I2C2_Init+0x74>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001806:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <MX_I2C2_Init+0x74>)
 8001808:	2201      	movs	r2, #1
 800180a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800180c:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <MX_I2C2_Init+0x74>)
 800180e:	2200      	movs	r2, #0
 8001810:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001812:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <MX_I2C2_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001818:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <MX_I2C2_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800181e:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <MX_I2C2_Init+0x74>)
 8001820:	2200      	movs	r2, #0
 8001822:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001824:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <MX_I2C2_Init+0x74>)
 8001826:	2200      	movs	r2, #0
 8001828:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800182a:	480e      	ldr	r0, [pc, #56]	@ (8001864 <MX_I2C2_Init+0x74>)
 800182c:	f002 fcbe 	bl	80041ac <HAL_I2C_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001836:	f7ff fd43 	bl	80012c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800183a:	2100      	movs	r1, #0
 800183c:	4809      	ldr	r0, [pc, #36]	@ (8001864 <MX_I2C2_Init+0x74>)
 800183e:	f003 f8d3 	bl	80049e8 <HAL_I2CEx_ConfigAnalogFilter>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001848:	f7ff fd3a 	bl	80012c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800184c:	2100      	movs	r1, #0
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <MX_I2C2_Init+0x74>)
 8001850:	f003 f915 	bl	8004a7e <HAL_I2CEx_ConfigDigitalFilter>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800185a:	f7ff fd31 	bl	80012c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	2000011c 	.word	0x2000011c
 8001868:	40005800 	.word	0x40005800
 800186c:	00f12981 	.word	0x00f12981

08001870 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0ac      	sub	sp, #176	@ 0xb0
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2288      	movs	r2, #136	@ 0x88
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f006 fa35 	bl	8007d00 <memset>
  if(i2cHandle->Instance==I2C2)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a21      	ldr	r2, [pc, #132]	@ (8001920 <HAL_I2C_MspInit+0xb0>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d13b      	bne.n	8001918 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	4618      	mov	r0, r3
 80018ae:	f003 ff97 	bl	80057e0 <HAL_RCCEx_PeriphCLKConfig>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80018b8:	f7ff fd02 	bl	80012c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_I2C_MspInit+0xb4>)
 80018be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c0:	4a18      	ldr	r2, [pc, #96]	@ (8001924 <HAL_I2C_MspInit+0xb4>)
 80018c2:	f043 0302 	orr.w	r3, r3, #2
 80018c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c8:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <HAL_I2C_MspInit+0xb4>)
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80018d4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80018d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018dc:	2312      	movs	r3, #18
 80018de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018ee:	2304      	movs	r3, #4
 80018f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018f8:	4619      	mov	r1, r3
 80018fa:	480b      	ldr	r0, [pc, #44]	@ (8001928 <HAL_I2C_MspInit+0xb8>)
 80018fc:	f002 fa62 	bl	8003dc4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <HAL_I2C_MspInit+0xb4>)
 8001902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001904:	4a07      	ldr	r2, [pc, #28]	@ (8001924 <HAL_I2C_MspInit+0xb4>)
 8001906:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800190a:	6593      	str	r3, [r2, #88]	@ 0x58
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <HAL_I2C_MspInit+0xb4>)
 800190e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001910:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001918:	bf00      	nop
 800191a:	37b0      	adds	r7, #176	@ 0xb0
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40005800 	.word	0x40005800
 8001924:	40021000 	.word	0x40021000
 8001928:	48000400 	.word	0x48000400

0800192c <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001930:	4b14      	ldr	r3, [pc, #80]	@ (8001984 <MX_UART4_Init+0x58>)
 8001932:	4a15      	ldr	r2, [pc, #84]	@ (8001988 <MX_UART4_Init+0x5c>)
 8001934:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001936:	4b13      	ldr	r3, [pc, #76]	@ (8001984 <MX_UART4_Init+0x58>)
 8001938:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800193c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800193e:	4b11      	ldr	r3, [pc, #68]	@ (8001984 <MX_UART4_Init+0x58>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001944:	4b0f      	ldr	r3, [pc, #60]	@ (8001984 <MX_UART4_Init+0x58>)
 8001946:	2200      	movs	r2, #0
 8001948:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800194a:	4b0e      	ldr	r3, [pc, #56]	@ (8001984 <MX_UART4_Init+0x58>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001950:	4b0c      	ldr	r3, [pc, #48]	@ (8001984 <MX_UART4_Init+0x58>)
 8001952:	220c      	movs	r2, #12
 8001954:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001956:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <MX_UART4_Init+0x58>)
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800195c:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <MX_UART4_Init+0x58>)
 800195e:	2200      	movs	r2, #0
 8001960:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <MX_UART4_Init+0x58>)
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <MX_UART4_Init+0x58>)
 800196a:	2200      	movs	r2, #0
 800196c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800196e:	4805      	ldr	r0, [pc, #20]	@ (8001984 <MX_UART4_Init+0x58>)
 8001970:	f004 fbf2 	bl	8006158 <HAL_UART_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800197a:	f7ff fca1 	bl	80012c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000170 	.word	0x20000170
 8001988:	40004c00 	.word	0x40004c00

0800198c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001990:	4b14      	ldr	r3, [pc, #80]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 8001992:	4a15      	ldr	r2, [pc, #84]	@ (80019e8 <MX_USART2_UART_Init+0x5c>)
 8001994:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001996:	4b13      	ldr	r3, [pc, #76]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 8001998:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800199c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800199e:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019b2:	220c      	movs	r2, #12
 80019b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b6:	4b0b      	ldr	r3, [pc, #44]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019bc:	4b09      	ldr	r3, [pc, #36]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019be:	2200      	movs	r2, #0
 80019c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019c2:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019c8:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019ce:	4805      	ldr	r0, [pc, #20]	@ (80019e4 <MX_USART2_UART_Init+0x58>)
 80019d0:	f004 fbc2 	bl	8006158 <HAL_UART_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80019da:	f7ff fc71 	bl	80012c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200001f8 	.word	0x200001f8
 80019e8:	40004400 	.word	0x40004400

080019ec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019f0:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 80019f2:	4a15      	ldr	r2, [pc, #84]	@ (8001a48 <MX_USART3_UART_Init+0x5c>)
 80019f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019f6:	4b13      	ldr	r3, [pc, #76]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 80019f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019fe:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a12:	220c      	movs	r2, #12
 8001a14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a2e:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <MX_USART3_UART_Init+0x58>)
 8001a30:	f004 fb92 	bl	8006158 <HAL_UART_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001a3a:	f7ff fc41 	bl	80012c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000280 	.word	0x20000280
 8001a48:	40004800 	.word	0x40004800

08001a4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b0b0      	sub	sp, #192	@ 0xc0
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a68:	2288      	movs	r2, #136	@ 0x88
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f006 f947 	bl	8007d00 <memset>
  if(uartHandle->Instance==UART4)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a6f      	ldr	r2, [pc, #444]	@ (8001c34 <HAL_UART_MspInit+0x1e8>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d144      	bne.n	8001b06 <HAL_UART_MspInit+0xba>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001a7c:	2308      	movs	r3, #8
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001a80:	2300      	movs	r3, #0
 8001a82:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f003 fea9 	bl	80057e0 <HAL_RCCEx_PeriphCLKConfig>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a94:	f7ff fc14 	bl	80012c0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001a98:	4b67      	ldr	r3, [pc, #412]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9c:	4a66      	ldr	r2, [pc, #408]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001a9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aa4:	4b64      	ldr	r3, [pc, #400]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001aac:	623b      	str	r3, [r7, #32]
 8001aae:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab0:	4b61      	ldr	r3, [pc, #388]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab4:	4a60      	ldr	r2, [pc, #384]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abc:	4b5e      	ldr	r3, [pc, #376]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	61fb      	str	r3, [r7, #28]
 8001ac6:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ada:	2303      	movs	r3, #3
 8001adc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001ae0:	2308      	movs	r3, #8
 8001ae2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001aea:	4619      	mov	r1, r3
 8001aec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001af0:	f002 f968 	bl	8003dc4 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001af4:	2200      	movs	r2, #0
 8001af6:	2100      	movs	r1, #0
 8001af8:	2034      	movs	r0, #52	@ 0x34
 8001afa:	f002 f8ae 	bl	8003c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001afe:	2034      	movs	r0, #52	@ 0x34
 8001b00:	f002 f8c7 	bl	8003c92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b04:	e091      	b.n	8001c2a <HAL_UART_MspInit+0x1de>
  else if(uartHandle->Instance==USART2)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a4c      	ldr	r2, [pc, #304]	@ (8001c3c <HAL_UART_MspInit+0x1f0>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d144      	bne.n	8001b9a <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b10:	2302      	movs	r3, #2
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b14:	2300      	movs	r3, #0
 8001b16:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 fe5f 	bl	80057e0 <HAL_RCCEx_PeriphCLKConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001b28:	f7ff fbca 	bl	80012c0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b2c:	4b42      	ldr	r3, [pc, #264]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b30:	4a41      	ldr	r2, [pc, #260]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001b32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b36:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b38:	4b3f      	ldr	r3, [pc, #252]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b40:	61bb      	str	r3, [r7, #24]
 8001b42:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b44:	4b3c      	ldr	r3, [pc, #240]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b48:	4a3b      	ldr	r2, [pc, #236]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b50:	4b39      	ldr	r3, [pc, #228]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b5c:	230c      	movs	r3, #12
 8001b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b62:	2302      	movs	r3, #2
 8001b64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b74:	2307      	movs	r3, #7
 8001b76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b84:	f002 f91e 	bl	8003dc4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2026      	movs	r0, #38	@ 0x26
 8001b8e:	f002 f864 	bl	8003c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b92:	2026      	movs	r0, #38	@ 0x26
 8001b94:	f002 f87d 	bl	8003c92 <HAL_NVIC_EnableIRQ>
}
 8001b98:	e047      	b.n	8001c2a <HAL_UART_MspInit+0x1de>
  else if(uartHandle->Instance==USART3)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a28      	ldr	r2, [pc, #160]	@ (8001c40 <HAL_UART_MspInit+0x1f4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d142      	bne.n	8001c2a <HAL_UART_MspInit+0x1de>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ba4:	2304      	movs	r3, #4
 8001ba6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f003 fe15 	bl	80057e0 <HAL_RCCEx_PeriphCLKConfig>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <HAL_UART_MspInit+0x174>
      Error_Handler();
 8001bbc:	f7ff fb80 	bl	80012c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc4:	4a1c      	ldr	r2, [pc, #112]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001bc6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bca:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bd4:	613b      	str	r3, [r7, #16]
 8001bd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd8:	4b17      	ldr	r3, [pc, #92]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bdc:	4a16      	ldr	r2, [pc, #88]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001bde:	f043 0304 	orr.w	r3, r3, #4
 8001be2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be4:	4b14      	ldr	r3, [pc, #80]	@ (8001c38 <HAL_UART_MspInit+0x1ec>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001bf0:	2330      	movs	r3, #48	@ 0x30
 8001bf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c02:	2303      	movs	r3, #3
 8001c04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c08:	2307      	movs	r3, #7
 8001c0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c0e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c12:	4619      	mov	r1, r3
 8001c14:	480b      	ldr	r0, [pc, #44]	@ (8001c44 <HAL_UART_MspInit+0x1f8>)
 8001c16:	f002 f8d5 	bl	8003dc4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2027      	movs	r0, #39	@ 0x27
 8001c20:	f002 f81b 	bl	8003c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c24:	2027      	movs	r0, #39	@ 0x27
 8001c26:	f002 f834 	bl	8003c92 <HAL_NVIC_EnableIRQ>
}
 8001c2a:	bf00      	nop
 8001c2c:	37c0      	adds	r7, #192	@ 0xc0
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004c00 	.word	0x40004c00
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40004400 	.word	0x40004400
 8001c40:	40004800 	.word	0x40004800
 8001c44:	48000800 	.word	0x48000800

08001c48 <ssd1306_Reset>:
#include <string.h>  // For memcpy


#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af04      	add	r7, sp, #16
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	9301      	str	r3, [sp, #4]
 8001c6c:	1dfb      	adds	r3, r7, #7
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2301      	movs	r3, #1
 8001c72:	2200      	movs	r2, #0
 8001c74:	2178      	movs	r1, #120	@ 0x78
 8001c76:	4803      	ldr	r0, [pc, #12]	@ (8001c84 <ssd1306_WriteCommand+0x2c>)
 8001c78:	f002 fb34 	bl	80042e4 <HAL_I2C_Mem_Write>
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	2000011c 	.word	0x2000011c

08001c88 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af04      	add	r7, sp, #16
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	f04f 32ff 	mov.w	r2, #4294967295
 8001c9a:	9202      	str	r2, [sp, #8]
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	2240      	movs	r2, #64	@ 0x40
 8001ca6:	2178      	movs	r1, #120	@ 0x78
 8001ca8:	4803      	ldr	r0, [pc, #12]	@ (8001cb8 <ssd1306_WriteData+0x30>)
 8001caa:	f002 fb1b 	bl	80042e4 <HAL_I2C_Mem_Write>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	2000011c 	.word	0x2000011c

08001cbc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
SSD1306_OLED_INIT_T ssd1306_Init(void) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001cc0:	f7ff ffc2 	bl	8001c48 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001cc4:	2064      	movs	r0, #100	@ 0x64
 8001cc6:	f000 fa99 	bl	80021fc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f000 f9da 	bl	8002084 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001cd0:	2020      	movs	r0, #32
 8001cd2:	f7ff ffc1 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f7ff ffbe 	bl	8001c58 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001cdc:	20b0      	movs	r0, #176	@ 0xb0
 8001cde:	f7ff ffbb 	bl	8001c58 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001ce2:	20c8      	movs	r0, #200	@ 0xc8
 8001ce4:	f7ff ffb8 	bl	8001c58 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f7ff ffb5 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001cee:	2010      	movs	r0, #16
 8001cf0:	f7ff ffb2 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001cf4:	2040      	movs	r0, #64	@ 0x40
 8001cf6:	f7ff ffaf 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001cfa:	20ff      	movs	r0, #255	@ 0xff
 8001cfc:	f000 f9ae 	bl	800205c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001d00:	20a1      	movs	r0, #161	@ 0xa1
 8001d02:	f7ff ffa9 	bl	8001c58 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001d06:	20a6      	movs	r0, #166	@ 0xa6
 8001d08:	f7ff ffa6 	bl	8001c58 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001d0c:	20a8      	movs	r0, #168	@ 0xa8
 8001d0e:	f7ff ffa3 	bl	8001c58 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001d12:	203f      	movs	r0, #63	@ 0x3f
 8001d14:	f7ff ffa0 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001d18:	20a4      	movs	r0, #164	@ 0xa4
 8001d1a:	f7ff ff9d 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001d1e:	20d3      	movs	r0, #211	@ 0xd3
 8001d20:	f7ff ff9a 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7ff ff97 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001d2a:	20d5      	movs	r0, #213	@ 0xd5
 8001d2c:	f7ff ff94 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001d30:	20f0      	movs	r0, #240	@ 0xf0
 8001d32:	f7ff ff91 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001d36:	20d9      	movs	r0, #217	@ 0xd9
 8001d38:	f7ff ff8e 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001d3c:	2022      	movs	r0, #34	@ 0x22
 8001d3e:	f7ff ff8b 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001d42:	20da      	movs	r0, #218	@ 0xda
 8001d44:	f7ff ff88 	bl	8001c58 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001d48:	2012      	movs	r0, #18
 8001d4a:	f7ff ff85 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001d4e:	20db      	movs	r0, #219	@ 0xdb
 8001d50:	f7ff ff82 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001d54:	2020      	movs	r0, #32
 8001d56:	f7ff ff7f 	bl	8001c58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001d5a:	208d      	movs	r0, #141	@ 0x8d
 8001d5c:	f7ff ff7c 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001d60:	2014      	movs	r0, #20
 8001d62:	f7ff ff79 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001d66:	2001      	movs	r0, #1
 8001d68:	f000 f98c 	bl	8002084 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f000 f811 	bl	8001d94 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001d72:	f000 f827 	bl	8001dc4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <ssd1306_Init+0xd4>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001d7c:	4b04      	ldr	r3, [pc, #16]	@ (8001d90 <ssd1306_Init+0xd4>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001d82:	4b03      	ldr	r3, [pc, #12]	@ (8001d90 <ssd1306_Init+0xd4>)
 8001d84:	2201      	movs	r2, #1
 8001d86:	711a      	strb	r2, [r3, #4]

    return INITIALIZED_OLED_INIT_SUCCESSFULLY;
 8001d88:	2301      	movs	r3, #1
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000708 	.word	0x20000708

08001d94 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <ssd1306_Fill+0x14>
 8001da4:	2300      	movs	r3, #0
 8001da6:	e000      	b.n	8001daa <ssd1306_Fill+0x16>
 8001da8:	23ff      	movs	r3, #255	@ 0xff
 8001daa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dae:	4619      	mov	r1, r3
 8001db0:	4803      	ldr	r0, [pc, #12]	@ (8001dc0 <ssd1306_Fill+0x2c>)
 8001db2:	f005 ffa5 	bl	8007d00 <memset>
}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000308 	.word	0x20000308

08001dc4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
SSD1306_OLED_UPRDATE_SCREEN_T ssd1306_UpdateScreen(void) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001dca:	2300      	movs	r3, #0
 8001dcc:	71fb      	strb	r3, [r7, #7]
 8001dce:	e016      	b.n	8001dfe <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	3b50      	subs	r3, #80	@ 0x50
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ff3e 	bl	8001c58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001ddc:	2000      	movs	r0, #0
 8001dde:	f7ff ff3b 	bl	8001c58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001de2:	2010      	movs	r0, #16
 8001de4:	f7ff ff38 	bl	8001c58 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	01db      	lsls	r3, r3, #7
 8001dec:	4a08      	ldr	r2, [pc, #32]	@ (8001e10 <ssd1306_UpdateScreen+0x4c>)
 8001dee:	4413      	add	r3, r2
 8001df0:	2180      	movs	r1, #128	@ 0x80
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff ff48 	bl	8001c88 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	71fb      	strb	r3, [r7, #7]
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	2b07      	cmp	r3, #7
 8001e02:	d9e5      	bls.n	8001dd0 <ssd1306_UpdateScreen+0xc>
    }
    return INITIALIZED_OLED_UPDATE_SCREEN_SUCCESSFULLY;
 8001e04:	2301      	movs	r3, #1
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000308 	.word	0x20000308

08001e14 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	71fb      	strb	r3, [r7, #7]
 8001e1e:	460b      	mov	r3, r1
 8001e20:	71bb      	strb	r3, [r7, #6]
 8001e22:	4613      	mov	r3, r2
 8001e24:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	db3d      	blt.n	8001eaa <ssd1306_DrawPixel+0x96>
 8001e2e:	79bb      	ldrb	r3, [r7, #6]
 8001e30:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e32:	d83a      	bhi.n	8001eaa <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001e34:	797b      	ldrb	r3, [r7, #5]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d11a      	bne.n	8001e70 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001e3a:	79fa      	ldrb	r2, [r7, #7]
 8001e3c:	79bb      	ldrb	r3, [r7, #6]
 8001e3e:	08db      	lsrs	r3, r3, #3
 8001e40:	b2d8      	uxtb	r0, r3
 8001e42:	4603      	mov	r3, r0
 8001e44:	01db      	lsls	r3, r3, #7
 8001e46:	4413      	add	r3, r2
 8001e48:	4a1b      	ldr	r2, [pc, #108]	@ (8001eb8 <ssd1306_DrawPixel+0xa4>)
 8001e4a:	5cd3      	ldrb	r3, [r2, r3]
 8001e4c:	b25a      	sxtb	r2, r3
 8001e4e:	79bb      	ldrb	r3, [r7, #6]
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	2101      	movs	r1, #1
 8001e56:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5a:	b25b      	sxtb	r3, r3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	b259      	sxtb	r1, r3
 8001e60:	79fa      	ldrb	r2, [r7, #7]
 8001e62:	4603      	mov	r3, r0
 8001e64:	01db      	lsls	r3, r3, #7
 8001e66:	4413      	add	r3, r2
 8001e68:	b2c9      	uxtb	r1, r1
 8001e6a:	4a13      	ldr	r2, [pc, #76]	@ (8001eb8 <ssd1306_DrawPixel+0xa4>)
 8001e6c:	54d1      	strb	r1, [r2, r3]
 8001e6e:	e01d      	b.n	8001eac <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001e70:	79fa      	ldrb	r2, [r7, #7]
 8001e72:	79bb      	ldrb	r3, [r7, #6]
 8001e74:	08db      	lsrs	r3, r3, #3
 8001e76:	b2d8      	uxtb	r0, r3
 8001e78:	4603      	mov	r3, r0
 8001e7a:	01db      	lsls	r3, r3, #7
 8001e7c:	4413      	add	r3, r2
 8001e7e:	4a0e      	ldr	r2, [pc, #56]	@ (8001eb8 <ssd1306_DrawPixel+0xa4>)
 8001e80:	5cd3      	ldrb	r3, [r2, r3]
 8001e82:	b25a      	sxtb	r2, r3
 8001e84:	79bb      	ldrb	r3, [r7, #6]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	b25b      	sxtb	r3, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	b25b      	sxtb	r3, r3
 8001e96:	4013      	ands	r3, r2
 8001e98:	b259      	sxtb	r1, r3
 8001e9a:	79fa      	ldrb	r2, [r7, #7]
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	01db      	lsls	r3, r3, #7
 8001ea0:	4413      	add	r3, r2
 8001ea2:	b2c9      	uxtb	r1, r1
 8001ea4:	4a04      	ldr	r2, [pc, #16]	@ (8001eb8 <ssd1306_DrawPixel+0xa4>)
 8001ea6:	54d1      	strb	r1, [r2, r3]
 8001ea8:	e000      	b.n	8001eac <ssd1306_DrawPixel+0x98>
        return;
 8001eaa:	bf00      	nop
    }
}
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000308 	.word	0x20000308

08001ebc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001ebc:	b590      	push	{r4, r7, lr}
 8001ebe:	b089      	sub	sp, #36	@ 0x24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	4638      	mov	r0, r7
 8001ec6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001eca:	4623      	mov	r3, r4
 8001ecc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001ece:	7bfb      	ldrb	r3, [r7, #15]
 8001ed0:	2b1f      	cmp	r3, #31
 8001ed2:	d902      	bls.n	8001eda <ssd1306_WriteChar+0x1e>
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
 8001ed6:	2b7e      	cmp	r3, #126	@ 0x7e
 8001ed8:	d901      	bls.n	8001ede <ssd1306_WriteChar+0x22>
        return 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	e077      	b.n	8001fce <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001ede:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	783b      	ldrb	r3, [r7, #0]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	2b80      	cmp	r3, #128	@ 0x80
 8001eea:	dc06      	bgt.n	8001efa <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001eec:	4b3a      	ldr	r3, [pc, #232]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001eee:	885b      	ldrh	r3, [r3, #2]
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	787b      	ldrb	r3, [r7, #1]
 8001ef4:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001ef6:	2b40      	cmp	r3, #64	@ 0x40
 8001ef8:	dd01      	ble.n	8001efe <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	e067      	b.n	8001fce <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
 8001f02:	e04e      	b.n	8001fa2 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	3b20      	subs	r3, #32
 8001f0a:	7879      	ldrb	r1, [r7, #1]
 8001f0c:	fb01 f303 	mul.w	r3, r1, r3
 8001f10:	4619      	mov	r1, r3
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	440b      	add	r3, r1
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4413      	add	r3, r2
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61bb      	str	r3, [r7, #24]
 8001f22:	e036      	b.n	8001f92 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d013      	beq.n	8001f5c <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001f34:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	4413      	add	r3, r2
 8001f40:	b2d8      	uxtb	r0, r3
 8001f42:	4b25      	ldr	r3, [pc, #148]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001f44:	885b      	ldrh	r3, [r3, #2]
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	4413      	add	r3, r2
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001f54:	4619      	mov	r1, r3
 8001f56:	f7ff ff5d 	bl	8001e14 <ssd1306_DrawPixel>
 8001f5a:	e017      	b.n	8001f8c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	4413      	add	r3, r2
 8001f68:	b2d8      	uxtb	r0, r3
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001f6c:	885b      	ldrh	r3, [r3, #2]
 8001f6e:	b2da      	uxtb	r2, r3
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	4413      	add	r3, r2
 8001f76:	b2d9      	uxtb	r1, r3
 8001f78:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	bf0c      	ite	eq
 8001f80:	2301      	moveq	r3, #1
 8001f82:	2300      	movne	r3, #0
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	461a      	mov	r2, r3
 8001f88:	f7ff ff44 	bl	8001e14 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	783b      	ldrb	r3, [r7, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d3c3      	bcc.n	8001f24 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	61fb      	str	r3, [r7, #28]
 8001fa2:	787b      	ldrb	r3, [r7, #1]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d3ab      	bcc.n	8001f04 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001fac:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001fae:	881b      	ldrh	r3, [r3, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	2a00      	cmp	r2, #0
 8001fb4:	d005      	beq.n	8001fc2 <ssd1306_WriteChar+0x106>
 8001fb6:	68b9      	ldr	r1, [r7, #8]
 8001fb8:	7bfa      	ldrb	r2, [r7, #15]
 8001fba:	3a20      	subs	r2, #32
 8001fbc:	440a      	add	r2, r1
 8001fbe:	7812      	ldrb	r2, [r2, #0]
 8001fc0:	e000      	b.n	8001fc4 <ssd1306_WriteChar+0x108>
 8001fc2:	783a      	ldrb	r2, [r7, #0]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b03      	ldr	r3, [pc, #12]	@ (8001fd8 <ssd1306_WriteChar+0x11c>)
 8001fca:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3724      	adds	r7, #36	@ 0x24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd90      	pop	{r4, r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000708 	.word	0x20000708

08001fdc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af02      	add	r7, sp, #8
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	4638      	mov	r0, r7
 8001fe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001fea:	e013      	b.n	8002014 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	7818      	ldrb	r0, [r3, #0]
 8001ff0:	7e3b      	ldrb	r3, [r7, #24]
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	463b      	mov	r3, r7
 8001ff6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ff8:	f7ff ff60 	bl	8001ebc <ssd1306_WriteChar>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	461a      	mov	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	429a      	cmp	r2, r3
 8002006:	d002      	beq.n	800200e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	e008      	b.n	8002020 <ssd1306_WriteString+0x44>
        }
        str++;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	3301      	adds	r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1e7      	bne.n	8001fec <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	781b      	ldrb	r3, [r3, #0]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <ssd1306_SetCursor>:

/* Position the cursor */
SSD1306_OLED_CURSOR_T ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	460a      	mov	r2, r1
 8002032:	71fb      	strb	r3, [r7, #7]
 8002034:	4613      	mov	r3, r2
 8002036:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	b29a      	uxth	r2, r3
 800203c:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <ssd1306_SetCursor+0x30>)
 800203e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002040:	79bb      	ldrb	r3, [r7, #6]
 8002042:	b29a      	uxth	r2, r3
 8002044:	4b04      	ldr	r3, [pc, #16]	@ (8002058 <ssd1306_SetCursor+0x30>)
 8002046:	805a      	strh	r2, [r3, #2]
    return INITIALIZED_OLED_CURSOR_SUCCESSFULLY;
 8002048:	2301      	movs	r3, #1
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000708 	.word	0x20000708

0800205c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002066:	2381      	movs	r3, #129	@ 0x81
 8002068:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800206a:	7bfb      	ldrb	r3, [r7, #15]
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff fdf3 	bl	8001c58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff fdef 	bl	8001c58 <ssd1306_WriteCommand>
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002094:	23af      	movs	r3, #175	@ 0xaf
 8002096:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002098:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <ssd1306_SetDisplayOn+0x38>)
 800209a:	2201      	movs	r2, #1
 800209c:	715a      	strb	r2, [r3, #5]
 800209e:	e004      	b.n	80020aa <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80020a0:	23ae      	movs	r3, #174	@ 0xae
 80020a2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <ssd1306_SetDisplayOn+0x38>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff fdd3 	bl	8001c58 <ssd1306_WriteCommand>
}
 80020b2:	bf00      	nop
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000708 	.word	0x20000708

080020c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020c4:	f7ff fa06 	bl	80014d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020c8:	480c      	ldr	r0, [pc, #48]	@ (80020fc <LoopForever+0x6>)
  ldr r1, =_edata
 80020ca:	490d      	ldr	r1, [pc, #52]	@ (8002100 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <LoopForever+0xe>)
  movs r3, #0
 80020ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d0:	e002      	b.n	80020d8 <LoopCopyDataInit>

080020d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020d6:	3304      	adds	r3, #4

080020d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020dc:	d3f9      	bcc.n	80020d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020de:	4a0a      	ldr	r2, [pc, #40]	@ (8002108 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020e0:	4c0a      	ldr	r4, [pc, #40]	@ (800210c <LoopForever+0x16>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e4:	e001      	b.n	80020ea <LoopFillZerobss>

080020e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e8:	3204      	adds	r2, #4

080020ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ec:	d3fb      	bcc.n	80020e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ee:	f005 fe15 	bl	8007d1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020f2:	f7fe ff35 	bl	8000f60 <main>

080020f6 <LoopForever>:

LoopForever:
    b LoopForever
 80020f6:	e7fe      	b.n	80020f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80020fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002100:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002104:	080090d0 	.word	0x080090d0
  ldr r2, =_sbss
 8002108:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800210c:	2000085c 	.word	0x2000085c

08002110 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002110:	e7fe      	b.n	8002110 <ADC3_IRQHandler>

08002112 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002118:	2300      	movs	r3, #0
 800211a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800211c:	2003      	movs	r0, #3
 800211e:	f001 fd91 	bl	8003c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002122:	200f      	movs	r0, #15
 8002124:	f000 f80e 	bl	8002144 <HAL_InitTick>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d002      	beq.n	8002134 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	71fb      	strb	r3, [r7, #7]
 8002132:	e001      	b.n	8002138 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002134:	f7ff f908 	bl	8001348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002138:	79fb      	ldrb	r3, [r7, #7]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800214c:	2300      	movs	r3, #0
 800214e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002150:	4b17      	ldr	r3, [pc, #92]	@ (80021b0 <HAL_InitTick+0x6c>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d023      	beq.n	80021a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002158:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <HAL_InitTick+0x70>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <HAL_InitTick+0x6c>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	4619      	mov	r1, r3
 8002162:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002166:	fbb3 f3f1 	udiv	r3, r3, r1
 800216a:	fbb2 f3f3 	udiv	r3, r2, r3
 800216e:	4618      	mov	r0, r3
 8002170:	f001 fd9d 	bl	8003cae <HAL_SYSTICK_Config>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10f      	bne.n	800219a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b0f      	cmp	r3, #15
 800217e:	d809      	bhi.n	8002194 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002180:	2200      	movs	r2, #0
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	f04f 30ff 	mov.w	r0, #4294967295
 8002188:	f001 fd67 	bl	8003c5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800218c:	4a0a      	ldr	r2, [pc, #40]	@ (80021b8 <HAL_InitTick+0x74>)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	e007      	b.n	80021a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	73fb      	strb	r3, [r7, #15]
 8002198:	e004      	b.n	80021a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	e001      	b.n	80021a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000014 	.word	0x20000014
 80021b4:	2000000c 	.word	0x2000000c
 80021b8:	20000010 	.word	0x20000010

080021bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_IncTick+0x20>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <HAL_IncTick+0x24>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_IncTick+0x24>)
 80021ce:	6013      	str	r3, [r2, #0]
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000014 	.word	0x20000014
 80021e0:	20000710 	.word	0x20000710

080021e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return uwTick;
 80021e8:	4b03      	ldr	r3, [pc, #12]	@ (80021f8 <HAL_GetTick+0x14>)
 80021ea:	681b      	ldr	r3, [r3, #0]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000710 	.word	0x20000710

080021fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff ffee 	bl	80021e4 <HAL_GetTick>
 8002208:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d005      	beq.n	8002222 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002216:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <HAL_Delay+0x44>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002222:	bf00      	nop
 8002224:	f7ff ffde 	bl	80021e4 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	429a      	cmp	r2, r3
 8002232:	d8f7      	bhi.n	8002224 <HAL_Delay+0x28>
  {
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000014 	.word	0x20000014

08002244 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	431a      	orrs	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	609a      	str	r2, [r3, #8]
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	609a      	str	r2, [r3, #8]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b087      	sub	sp, #28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
 80022b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	3360      	adds	r3, #96	@ 0x60
 80022be:	461a      	mov	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b08      	ldr	r3, [pc, #32]	@ (80022f0 <LL_ADC_SetOffset+0x44>)
 80022ce:	4013      	ands	r3, r2
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	4313      	orrs	r3, r2
 80022dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022e4:	bf00      	nop
 80022e6:	371c      	adds	r7, #28
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	03fff000 	.word	0x03fff000

080022f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3360      	adds	r3, #96	@ 0x60
 8002302:	461a      	mov	r2, r3
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002314:	4618      	mov	r0, r3
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002320:	b480      	push	{r7}
 8002322:	b087      	sub	sp, #28
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	3360      	adds	r3, #96	@ 0x60
 8002330:	461a      	mov	r2, r3
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	431a      	orrs	r2, r3
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800234a:	bf00      	nop
 800234c:	371c      	adds	r7, #28
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800237c:	b480      	push	{r7}
 800237e:	b087      	sub	sp, #28
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	3330      	adds	r3, #48	@ 0x30
 800238c:	461a      	mov	r2, r3
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	0a1b      	lsrs	r3, r3, #8
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	f003 030c 	and.w	r3, r3, #12
 8002398:	4413      	add	r3, r2
 800239a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f003 031f 	and.w	r3, r3, #31
 80023a6:	211f      	movs	r1, #31
 80023a8:	fa01 f303 	lsl.w	r3, r1, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	401a      	ands	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	0e9b      	lsrs	r3, r3, #26
 80023b4:	f003 011f 	and.w	r1, r3, #31
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	f003 031f 	and.w	r3, r3, #31
 80023be:	fa01 f303 	lsl.w	r3, r1, r3
 80023c2:	431a      	orrs	r2, r3
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023c8:	bf00      	nop
 80023ca:	371c      	adds	r7, #28
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b087      	sub	sp, #28
 80023fe:	af00      	add	r7, sp, #0
 8002400:	60f8      	str	r0, [r7, #12]
 8002402:	60b9      	str	r1, [r7, #8]
 8002404:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	3314      	adds	r3, #20
 800240a:	461a      	mov	r2, r3
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	0e5b      	lsrs	r3, r3, #25
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	f003 0304 	and.w	r3, r3, #4
 8002416:	4413      	add	r3, r2
 8002418:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	0d1b      	lsrs	r3, r3, #20
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	2107      	movs	r1, #7
 8002428:	fa01 f303 	lsl.w	r3, r1, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	401a      	ands	r2, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	0d1b      	lsrs	r3, r3, #20
 8002434:	f003 031f 	and.w	r3, r3, #31
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	431a      	orrs	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002444:	bf00      	nop
 8002446:	371c      	adds	r7, #28
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002468:	43db      	mvns	r3, r3
 800246a:	401a      	ands	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f003 0318 	and.w	r3, r3, #24
 8002472:	4908      	ldr	r1, [pc, #32]	@ (8002494 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002474:	40d9      	lsrs	r1, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	400b      	ands	r3, r1
 800247a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800247e:	431a      	orrs	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002486:	bf00      	nop
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	0007ffff 	.word	0x0007ffff

08002498 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 031f 	and.w	r3, r3, #31
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80024e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	6093      	str	r3, [r2, #8]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002508:	d101      	bne.n	800250e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800252c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002530:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002554:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002558:	d101      	bne.n	800255e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800257c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002580:	f043 0201 	orr.w	r2, r3, #1
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d101      	bne.n	80025ac <LL_ADC_IsEnabled+0x18>
 80025a8:	2301      	movs	r3, #1
 80025aa:	e000      	b.n	80025ae <LL_ADC_IsEnabled+0x1a>
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025ce:	f043 0204 	orr.w	r2, r3, #4
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 0304 	and.w	r3, r3, #4
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d101      	bne.n	80025fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	2b08      	cmp	r3, #8
 800261a:	d101      	bne.n	8002620 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800261c:	2301      	movs	r3, #1
 800261e:	e000      	b.n	8002622 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
	...

08002630 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b089      	sub	sp, #36	@ 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800263c:	2300      	movs	r3, #0
 800263e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e130      	b.n	80028ac <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002654:	2b00      	cmp	r3, #0
 8002656:	d109      	bne.n	800266c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7fe ffc3 	bl	80015e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff ff3f 	bl	80024f4 <LL_ADC_IsDeepPowerDownEnabled>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d004      	beq.n	8002686 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff25 	bl	80024d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff ff5a 	bl	8002544 <LL_ADC_IsInternalRegulatorEnabled>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d115      	bne.n	80026c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff ff3e 	bl	800251c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026a0:	4b84      	ldr	r3, [pc, #528]	@ (80028b4 <HAL_ADC_Init+0x284>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	099b      	lsrs	r3, r3, #6
 80026a6:	4a84      	ldr	r2, [pc, #528]	@ (80028b8 <HAL_ADC_Init+0x288>)
 80026a8:	fba2 2303 	umull	r2, r3, r2, r3
 80026ac:	099b      	lsrs	r3, r3, #6
 80026ae:	3301      	adds	r3, #1
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80026b4:	e002      	b.n	80026bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	3b01      	subs	r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f9      	bne.n	80026b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff ff3c 	bl	8002544 <LL_ADC_IsInternalRegulatorEnabled>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10d      	bne.n	80026ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d6:	f043 0210 	orr.w	r2, r3, #16
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e2:	f043 0201 	orr.w	r2, r3, #1
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff ff75 	bl	80025e2 <LL_ADC_REG_IsConversionOngoing>
 80026f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fe:	f003 0310 	and.w	r3, r3, #16
 8002702:	2b00      	cmp	r3, #0
 8002704:	f040 80c9 	bne.w	800289a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b00      	cmp	r3, #0
 800270c:	f040 80c5 	bne.w	800289a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002714:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002718:	f043 0202 	orr.w	r2, r3, #2
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff35 	bl	8002594 <LL_ADC_IsEnabled>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d115      	bne.n	800275c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002730:	4862      	ldr	r0, [pc, #392]	@ (80028bc <HAL_ADC_Init+0x28c>)
 8002732:	f7ff ff2f 	bl	8002594 <LL_ADC_IsEnabled>
 8002736:	4604      	mov	r4, r0
 8002738:	4861      	ldr	r0, [pc, #388]	@ (80028c0 <HAL_ADC_Init+0x290>)
 800273a:	f7ff ff2b 	bl	8002594 <LL_ADC_IsEnabled>
 800273e:	4603      	mov	r3, r0
 8002740:	431c      	orrs	r4, r3
 8002742:	4860      	ldr	r0, [pc, #384]	@ (80028c4 <HAL_ADC_Init+0x294>)
 8002744:	f7ff ff26 	bl	8002594 <LL_ADC_IsEnabled>
 8002748:	4603      	mov	r3, r0
 800274a:	4323      	orrs	r3, r4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d105      	bne.n	800275c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	4619      	mov	r1, r3
 8002756:	485c      	ldr	r0, [pc, #368]	@ (80028c8 <HAL_ADC_Init+0x298>)
 8002758:	f7ff fd74 	bl	8002244 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	7e5b      	ldrb	r3, [r3, #25]
 8002760:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002766:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800276c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002772:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3020 	ldrb.w	r3, [r3, #32]
 800277a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d106      	bne.n	8002798 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278e:	3b01      	subs	r3, #1
 8002790:	045b      	lsls	r3, r3, #17
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279c:	2b00      	cmp	r3, #0
 800279e:	d009      	beq.n	80027b4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	4b44      	ldr	r3, [pc, #272]	@ (80028cc <HAL_ADC_Init+0x29c>)
 80027bc:	4013      	ands	r3, r2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6812      	ldr	r2, [r2, #0]
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	430b      	orrs	r3, r1
 80027c6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff1b 	bl	8002608 <LL_ADC_INJ_IsConversionOngoing>
 80027d2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d13d      	bne.n	8002856 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d13a      	bne.n	8002856 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027e4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027ec:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027fc:	f023 0302 	bic.w	r3, r3, #2
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	69b9      	ldr	r1, [r7, #24]
 8002806:	430b      	orrs	r3, r1
 8002808:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002810:	2b01      	cmp	r3, #1
 8002812:	d118      	bne.n	8002846 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800281e:	f023 0304 	bic.w	r3, r3, #4
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800282a:	4311      	orrs	r1, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002830:	4311      	orrs	r1, r2
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002836:	430a      	orrs	r2, r1
 8002838:	431a      	orrs	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0201 	orr.w	r2, r2, #1
 8002842:	611a      	str	r2, [r3, #16]
 8002844:	e007      	b.n	8002856 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0201 	bic.w	r2, r2, #1
 8002854:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d10c      	bne.n	8002878 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002864:	f023 010f 	bic.w	r1, r3, #15
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	1e5a      	subs	r2, r3, #1
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	631a      	str	r2, [r3, #48]	@ 0x30
 8002876:	e007      	b.n	8002888 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 020f 	bic.w	r2, r2, #15
 8002886:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800288c:	f023 0303 	bic.w	r3, r3, #3
 8002890:	f043 0201 	orr.w	r2, r3, #1
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	655a      	str	r2, [r3, #84]	@ 0x54
 8002898:	e007      	b.n	80028aa <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800289e:	f043 0210 	orr.w	r2, r3, #16
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3724      	adds	r7, #36	@ 0x24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd90      	pop	{r4, r7, pc}
 80028b4:	2000000c 	.word	0x2000000c
 80028b8:	053e2d63 	.word	0x053e2d63
 80028bc:	50040000 	.word	0x50040000
 80028c0:	50040100 	.word	0x50040100
 80028c4:	50040200 	.word	0x50040200
 80028c8:	50040300 	.word	0x50040300
 80028cc:	fff0c007 	.word	0xfff0c007

080028d0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028d8:	4891      	ldr	r0, [pc, #580]	@ (8002b20 <HAL_ADC_Start_IT+0x250>)
 80028da:	f7ff fddd 	bl	8002498 <LL_ADC_GetMultimode>
 80028de:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff fe7c 	bl	80025e2 <LL_ADC_REG_IsConversionOngoing>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f040 8110 	bne.w	8002b12 <HAL_ADC_Start_IT+0x242>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d101      	bne.n	8002900 <HAL_ADC_Start_IT+0x30>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e10b      	b.n	8002b18 <HAL_ADC_Start_IT+0x248>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 ff3d 	bl	8003788 <ADC_Enable>
 800290e:	4603      	mov	r3, r0
 8002910:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002912:	7dfb      	ldrb	r3, [r7, #23]
 8002914:	2b00      	cmp	r3, #0
 8002916:	f040 80f7 	bne.w	8002b08 <HAL_ADC_Start_IT+0x238>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002922:	f023 0301 	bic.w	r3, r3, #1
 8002926:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a7c      	ldr	r2, [pc, #496]	@ (8002b24 <HAL_ADC_Start_IT+0x254>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d002      	beq.n	800293e <HAL_ADC_Start_IT+0x6e>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	e000      	b.n	8002940 <HAL_ADC_Start_IT+0x70>
 800293e:	4b7a      	ldr	r3, [pc, #488]	@ (8002b28 <HAL_ADC_Start_IT+0x258>)
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	6812      	ldr	r2, [r2, #0]
 8002944:	4293      	cmp	r3, r2
 8002946:	d002      	beq.n	800294e <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d105      	bne.n	800295a <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002952:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800295e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d006      	beq.n	8002974 <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296a:	f023 0206 	bic.w	r2, r3, #6
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	659a      	str	r2, [r3, #88]	@ 0x58
 8002972:	e002      	b.n	800297a <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	221c      	movs	r2, #28
 8002980:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 021c 	bic.w	r2, r2, #28
 8002998:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d108      	bne.n	80029b4 <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f042 0208 	orr.w	r2, r2, #8
 80029b0:	605a      	str	r2, [r3, #4]
          break;
 80029b2:	e008      	b.n	80029c6 <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685a      	ldr	r2, [r3, #4]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f042 0204 	orr.w	r2, r2, #4
 80029c2:	605a      	str	r2, [r3, #4]
          break;
 80029c4:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d107      	bne.n	80029de <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f042 0210 	orr.w	r2, r2, #16
 80029dc:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a50      	ldr	r2, [pc, #320]	@ (8002b24 <HAL_ADC_Start_IT+0x254>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d002      	beq.n	80029ee <HAL_ADC_Start_IT+0x11e>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	e000      	b.n	80029f0 <HAL_ADC_Start_IT+0x120>
 80029ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002b28 <HAL_ADC_Start_IT+0x258>)
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	6812      	ldr	r2, [r2, #0]
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d008      	beq.n	8002a0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d005      	beq.n	8002a0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	2b05      	cmp	r3, #5
 8002a02:	d002      	beq.n	8002a0a <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	2b09      	cmp	r3, #9
 8002a08:	d13a      	bne.n	8002a80 <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d02d      	beq.n	8002a74 <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a1c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a20:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	2b08      	cmp	r3, #8
 8002a2e:	d110      	bne.n	8002a52 <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0220 	bic.w	r2, r2, #32
 8002a3e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a4e:	605a      	str	r2, [r3, #4]
              break;
 8002a50:	e010      	b.n	8002a74 <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a60:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f042 0220 	orr.w	r2, r2, #32
 8002a70:	605a      	str	r2, [r3, #4]
              break;
 8002a72:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fd9e 	bl	80025ba <LL_ADC_REG_StartConversion>
 8002a7e:	e04a      	b.n	8002b16 <HAL_ADC_Start_IT+0x246>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a84:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a24      	ldr	r2, [pc, #144]	@ (8002b24 <HAL_ADC_Start_IT+0x254>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d002      	beq.n	8002a9c <HAL_ADC_Start_IT+0x1cc>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	e000      	b.n	8002a9e <HAL_ADC_Start_IT+0x1ce>
 8002a9c:	4b22      	ldr	r3, [pc, #136]	@ (8002b28 <HAL_ADC_Start_IT+0x258>)
 8002a9e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d034      	beq.n	8002b16 <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ab4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	655a      	str	r2, [r3, #84]	@ 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d110      	bne.n	8002ae6 <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0220 	bic.w	r2, r2, #32
 8002ad2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ae2:	605a      	str	r2, [r3, #4]
              break;
 8002ae4:	e017      	b.n	8002b16 <HAL_ADC_Start_IT+0x246>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002af4:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 0220 	orr.w	r2, r2, #32
 8002b04:	605a      	str	r2, [r3, #4]
              break;
 8002b06:	e006      	b.n	8002b16 <HAL_ADC_Start_IT+0x246>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002b10:	e001      	b.n	8002b16 <HAL_ADC_Start_IT+0x246>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b12:	2302      	movs	r3, #2
 8002b14:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	50040300 	.word	0x50040300
 8002b24:	50040100 	.word	0x50040100
 8002b28:	50040000 	.word	0x50040000

08002b2c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
	...

08002b48 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b08a      	sub	sp, #40	@ 0x28
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002b50:	2300      	movs	r3, #0
 8002b52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b64:	4882      	ldr	r0, [pc, #520]	@ (8002d70 <HAL_ADC_IRQHandler+0x228>)
 8002b66:	f7ff fc97 	bl	8002498 <LL_ADC_GetMultimode>
 8002b6a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d017      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x5e>
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d012      	beq.n	8002ba6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b84:	f003 0310 	and.w	r3, r3, #16
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d105      	bne.n	8002b98 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b90:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 fec9 	bl	8003930 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	f003 0304 	and.w	r3, r3, #4
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d004      	beq.n	8002bba <HAL_ADC_IRQHandler+0x72>
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 8083 	beq.w	8002ccc <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	f003 0308 	and.w	r3, r3, #8
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d07d      	beq.n	8002ccc <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd4:	f003 0310 	and.w	r3, r3, #16
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff fbb2 	bl	8002356 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d062      	beq.n	8002cbe <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a5d      	ldr	r2, [pc, #372]	@ (8002d74 <HAL_ADC_IRQHandler+0x22c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d002      	beq.n	8002c08 <HAL_ADC_IRQHandler+0xc0>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	e000      	b.n	8002c0a <HAL_ADC_IRQHandler+0xc2>
 8002c08:	4b5b      	ldr	r3, [pc, #364]	@ (8002d78 <HAL_ADC_IRQHandler+0x230>)
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d008      	beq.n	8002c24 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d005      	beq.n	8002c24 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	d002      	beq.n	8002c24 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	2b09      	cmp	r3, #9
 8002c22:	d104      	bne.n	8002c2e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	623b      	str	r3, [r7, #32]
 8002c2c:	e00c      	b.n	8002c48 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a50      	ldr	r2, [pc, #320]	@ (8002d74 <HAL_ADC_IRQHandler+0x22c>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d002      	beq.n	8002c3e <HAL_ADC_IRQHandler+0xf6>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	e000      	b.n	8002c40 <HAL_ADC_IRQHandler+0xf8>
 8002c3e:	4b4e      	ldr	r3, [pc, #312]	@ (8002d78 <HAL_ADC_IRQHandler+0x230>)
 8002c40:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d135      	bne.n	8002cbe <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0308 	and.w	r3, r3, #8
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d12e      	bne.n	8002cbe <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fcbc 	bl	80025e2 <LL_ADC_REG_IsConversionOngoing>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d11a      	bne.n	8002ca6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 020c 	bic.w	r2, r2, #12
 8002c7e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d112      	bne.n	8002cbe <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c9c:	f043 0201 	orr.w	r2, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ca4:	e00b      	b.n	8002cbe <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002caa:	f043 0210 	orr.w	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb6:	f043 0201 	orr.w	r2, r3, #1
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7fe fa22 	bl	8001108 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	220c      	movs	r2, #12
 8002cca:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d004      	beq.n	8002ce0 <HAL_ADC_IRQHandler+0x198>
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f000 809f 	beq.w	8002e2a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f000 8099 	beq.w	8002e2a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d105      	bne.n	8002d10 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d08:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fb5d 	bl	80023d4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002d1a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fb18 	bl	8002356 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d26:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a11      	ldr	r2, [pc, #68]	@ (8002d74 <HAL_ADC_IRQHandler+0x22c>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d002      	beq.n	8002d38 <HAL_ADC_IRQHandler+0x1f0>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	e000      	b.n	8002d3a <HAL_ADC_IRQHandler+0x1f2>
 8002d38:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <HAL_ADC_IRQHandler+0x230>)
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d008      	beq.n	8002d54 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2b06      	cmp	r3, #6
 8002d4c:	d002      	beq.n	8002d54 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b07      	cmp	r3, #7
 8002d52:	d104      	bne.n	8002d5e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	623b      	str	r3, [r7, #32]
 8002d5c:	e013      	b.n	8002d86 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a04      	ldr	r2, [pc, #16]	@ (8002d74 <HAL_ADC_IRQHandler+0x22c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d009      	beq.n	8002d7c <HAL_ADC_IRQHandler+0x234>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	e007      	b.n	8002d7e <HAL_ADC_IRQHandler+0x236>
 8002d6e:	bf00      	nop
 8002d70:	50040300 	.word	0x50040300
 8002d74:	50040100 	.word	0x50040100
 8002d78:	50040000 	.word	0x50040000
 8002d7c:	4b7d      	ldr	r3, [pc, #500]	@ (8002f74 <HAL_ADC_IRQHandler+0x42c>)
 8002d7e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d047      	beq.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d007      	beq.n	8002da6 <HAL_ADC_IRQHandler+0x25e>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d03f      	beq.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d13a      	bne.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db0:	2b40      	cmp	r3, #64	@ 0x40
 8002db2:	d133      	bne.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002db4:	6a3b      	ldr	r3, [r7, #32]
 8002db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d12e      	bne.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7ff fc20 	bl	8002608 <LL_ADC_INJ_IsConversionOngoing>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d11a      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ddc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d112      	bne.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dfa:	f043 0201 	orr.w	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e02:	e00b      	b.n	8002e1c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e08:	f043 0210 	orr.w	r2, r3, #16
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	f043 0201 	orr.w	r2, r3, #1
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 fd5f 	bl	80038e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2260      	movs	r2, #96	@ 0x60
 8002e28:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d011      	beq.n	8002e58 <HAL_ADC_IRQHandler+0x310>
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00c      	beq.n	8002e58 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e42:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f896 	bl	8002f7c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2280      	movs	r2, #128	@ 0x80
 8002e56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d012      	beq.n	8002e88 <HAL_ADC_IRQHandler+0x340>
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00d      	beq.n	8002e88 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e70:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 fd45 	bl	8003908 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e86:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d012      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x370>
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00d      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 fd37 	bl	800391c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eb6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d036      	beq.n	8002f30 <HAL_ADC_IRQHandler+0x3e8>
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	f003 0310 	and.w	r3, r3, #16
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d031      	beq.n	8002f30 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d102      	bne.n	8002eda <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ed8:	e014      	b.n	8002f04 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d008      	beq.n	8002ef2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002ee0:	4825      	ldr	r0, [pc, #148]	@ (8002f78 <HAL_ADC_IRQHandler+0x430>)
 8002ee2:	f7ff fae7 	bl	80024b4 <LL_ADC_GetMultiDMATransfer>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00b      	beq.n	8002f04 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002eec:	2301      	movs	r3, #1
 8002eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef0:	e008      	b.n	8002f04 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002f00:	2301      	movs	r3, #1
 8002f02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10e      	bne.n	8002f28 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f043 0202 	orr.w	r2, r3, #2
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f834 	bl	8002f90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2210      	movs	r2, #16
 8002f2e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d018      	beq.n	8002f6c <HAL_ADC_IRQHandler+0x424>
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d013      	beq.n	8002f6c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f48:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f54:	f043 0208 	orr.w	r2, r3, #8
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f64:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 fcc4 	bl	80038f4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002f6c:	bf00      	nop
 8002f6e:	3728      	adds	r7, #40	@ 0x28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	50040000 	.word	0x50040000
 8002f78:	50040300 	.word	0x50040300

08002f7c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b0b6      	sub	sp, #216	@ 0xd8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x22>
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	e3c9      	b.n	800375a <HAL_ADC_ConfigChannel+0x7b6>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fb05 	bl	80025e2 <LL_ADC_REG_IsConversionOngoing>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f040 83aa 	bne.w	8003734 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b05      	cmp	r3, #5
 8002fee:	d824      	bhi.n	800303a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	3b02      	subs	r3, #2
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d81b      	bhi.n	8003032 <HAL_ADC_ConfigChannel+0x8e>
 8002ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8003000 <HAL_ADC_ConfigChannel+0x5c>)
 8002ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003000:	08003011 	.word	0x08003011
 8003004:	08003019 	.word	0x08003019
 8003008:	08003021 	.word	0x08003021
 800300c:	08003029 	.word	0x08003029
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003010:	230c      	movs	r3, #12
 8003012:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003016:	e010      	b.n	800303a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003018:	2312      	movs	r3, #18
 800301a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800301e:	e00c      	b.n	800303a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003020:	2318      	movs	r3, #24
 8003022:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003026:	e008      	b.n	800303a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800302c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003030:	e003      	b.n	800303a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003032:	2306      	movs	r3, #6
 8003034:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003038:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6818      	ldr	r0, [r3, #0]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003048:	f7ff f998 	bl	800237c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff fac6 	bl	80025e2 <LL_ADC_REG_IsConversionOngoing>
 8003056:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fad2 	bl	8002608 <LL_ADC_INJ_IsConversionOngoing>
 8003064:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003068:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800306c:	2b00      	cmp	r3, #0
 800306e:	f040 81a4 	bne.w	80033ba <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003072:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003076:	2b00      	cmp	r3, #0
 8003078:	f040 819f 	bne.w	80033ba <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6818      	ldr	r0, [r3, #0]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	6819      	ldr	r1, [r3, #0]
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	461a      	mov	r2, r3
 800308a:	f7ff f9b6 	bl	80023fa <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	695a      	ldr	r2, [r3, #20]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	08db      	lsrs	r3, r3, #3
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	2b04      	cmp	r3, #4
 80030ae:	d00a      	beq.n	80030c6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	6919      	ldr	r1, [r3, #16]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030c0:	f7ff f8f4 	bl	80022ac <LL_ADC_SetOffset>
 80030c4:	e179      	b.n	80033ba <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2100      	movs	r1, #0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff f911 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 80030d2:	4603      	mov	r3, r0
 80030d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10a      	bne.n	80030f2 <HAL_ADC_ConfigChannel+0x14e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2100      	movs	r1, #0
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff f906 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 80030e8:	4603      	mov	r3, r0
 80030ea:	0e9b      	lsrs	r3, r3, #26
 80030ec:	f003 021f 	and.w	r2, r3, #31
 80030f0:	e01e      	b.n	8003130 <HAL_ADC_ConfigChannel+0x18c>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2100      	movs	r1, #0
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff f8fb 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 80030fe:	4603      	mov	r3, r0
 8003100:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003104:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003110:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003114:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003118:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003120:	2320      	movs	r3, #32
 8003122:	e004      	b.n	800312e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003124:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003128:	fab3 f383 	clz	r3, r3
 800312c:	b2db      	uxtb	r3, r3
 800312e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003138:	2b00      	cmp	r3, #0
 800313a:	d105      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x1a4>
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	0e9b      	lsrs	r3, r3, #26
 8003142:	f003 031f 	and.w	r3, r3, #31
 8003146:	e018      	b.n	800317a <HAL_ADC_ConfigChannel+0x1d6>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003150:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003154:	fa93 f3a3 	rbit	r3, r3
 8003158:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800315c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003160:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003164:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800316c:	2320      	movs	r3, #32
 800316e:	e004      	b.n	800317a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003170:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003174:	fab3 f383 	clz	r3, r3
 8003178:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800317a:	429a      	cmp	r2, r3
 800317c:	d106      	bne.n	800318c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2200      	movs	r2, #0
 8003184:	2100      	movs	r1, #0
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff f8ca 	bl	8002320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2101      	movs	r1, #1
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff f8ae 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 8003198:	4603      	mov	r3, r0
 800319a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10a      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x214>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2101      	movs	r1, #1
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff f8a3 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 80031ae:	4603      	mov	r3, r0
 80031b0:	0e9b      	lsrs	r3, r3, #26
 80031b2:	f003 021f 	and.w	r2, r3, #31
 80031b6:	e01e      	b.n	80031f6 <HAL_ADC_ConfigChannel+0x252>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2101      	movs	r1, #1
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff f898 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031ce:	fa93 f3a3 	rbit	r3, r3
 80031d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80031d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80031de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80031e6:	2320      	movs	r3, #32
 80031e8:	e004      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80031ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80031ee:	fab3 f383 	clz	r3, r3
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d105      	bne.n	800320e <HAL_ADC_ConfigChannel+0x26a>
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	0e9b      	lsrs	r3, r3, #26
 8003208:	f003 031f 	and.w	r3, r3, #31
 800320c:	e018      	b.n	8003240 <HAL_ADC_ConfigChannel+0x29c>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003222:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003226:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800322a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003232:	2320      	movs	r3, #32
 8003234:	e004      	b.n	8003240 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003236:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800323a:	fab3 f383 	clz	r3, r3
 800323e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003240:	429a      	cmp	r2, r3
 8003242:	d106      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2200      	movs	r2, #0
 800324a:	2101      	movs	r1, #1
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff f867 	bl	8002320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2102      	movs	r1, #2
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff f84b 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 800325e:	4603      	mov	r3, r0
 8003260:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10a      	bne.n	800327e <HAL_ADC_ConfigChannel+0x2da>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2102      	movs	r1, #2
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff f840 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 8003274:	4603      	mov	r3, r0
 8003276:	0e9b      	lsrs	r3, r3, #26
 8003278:	f003 021f 	and.w	r2, r3, #31
 800327c:	e01e      	b.n	80032bc <HAL_ADC_ConfigChannel+0x318>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2102      	movs	r1, #2
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff f835 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 800328a:	4603      	mov	r3, r0
 800328c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003290:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003294:	fa93 f3a3 	rbit	r3, r3
 8003298:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800329c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80032a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80032ac:	2320      	movs	r3, #32
 80032ae:	e004      	b.n	80032ba <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80032b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032b4:	fab3 f383 	clz	r3, r3
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d105      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x330>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	0e9b      	lsrs	r3, r3, #26
 80032ce:	f003 031f 	and.w	r3, r3, #31
 80032d2:	e014      	b.n	80032fe <HAL_ADC_ConfigChannel+0x35a>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032dc:	fa93 f3a3 	rbit	r3, r3
 80032e0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80032e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80032e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80032f0:	2320      	movs	r3, #32
 80032f2:	e004      	b.n	80032fe <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80032f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032f8:	fab3 f383 	clz	r3, r3
 80032fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032fe:	429a      	cmp	r2, r3
 8003300:	d106      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2200      	movs	r2, #0
 8003308:	2102      	movs	r1, #2
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff f808 	bl	8002320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2103      	movs	r1, #3
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe ffec 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 800331c:	4603      	mov	r3, r0
 800331e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10a      	bne.n	800333c <HAL_ADC_ConfigChannel+0x398>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2103      	movs	r1, #3
 800332c:	4618      	mov	r0, r3
 800332e:	f7fe ffe1 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 8003332:	4603      	mov	r3, r0
 8003334:	0e9b      	lsrs	r3, r3, #26
 8003336:	f003 021f 	and.w	r2, r3, #31
 800333a:	e017      	b.n	800336c <HAL_ADC_ConfigChannel+0x3c8>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2103      	movs	r1, #3
 8003342:	4618      	mov	r0, r3
 8003344:	f7fe ffd6 	bl	80022f4 <LL_ADC_GetOffsetChannel>
 8003348:	4603      	mov	r3, r0
 800334a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800334e:	fa93 f3a3 	rbit	r3, r3
 8003352:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003354:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003356:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003358:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800335e:	2320      	movs	r3, #32
 8003360:	e003      	b.n	800336a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003364:	fab3 f383 	clz	r3, r3
 8003368:	b2db      	uxtb	r3, r3
 800336a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003374:	2b00      	cmp	r3, #0
 8003376:	d105      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x3e0>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	0e9b      	lsrs	r3, r3, #26
 800337e:	f003 031f 	and.w	r3, r3, #31
 8003382:	e011      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x404>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800338c:	fa93 f3a3 	rbit	r3, r3
 8003390:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003392:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003394:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003396:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800339c:	2320      	movs	r3, #32
 800339e:	e003      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80033a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033a2:	fab3 f383 	clz	r3, r3
 80033a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d106      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2200      	movs	r2, #0
 80033b2:	2103      	movs	r1, #3
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fe ffb3 	bl	8002320 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff f8e8 	bl	8002594 <LL_ADC_IsEnabled>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f040 8140 	bne.w	800364c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6818      	ldr	r0, [r3, #0]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	6819      	ldr	r1, [r3, #0]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	461a      	mov	r2, r3
 80033da:	f7ff f839 	bl	8002450 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	4a8f      	ldr	r2, [pc, #572]	@ (8003620 <HAL_ADC_ConfigChannel+0x67c>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	f040 8131 	bne.w	800364c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d10b      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x46e>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	0e9b      	lsrs	r3, r3, #26
 8003400:	3301      	adds	r3, #1
 8003402:	f003 031f 	and.w	r3, r3, #31
 8003406:	2b09      	cmp	r3, #9
 8003408:	bf94      	ite	ls
 800340a:	2301      	movls	r3, #1
 800340c:	2300      	movhi	r3, #0
 800340e:	b2db      	uxtb	r3, r3
 8003410:	e019      	b.n	8003446 <HAL_ADC_ConfigChannel+0x4a2>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003422:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003424:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800342a:	2320      	movs	r3, #32
 800342c:	e003      	b.n	8003436 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800342e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003430:	fab3 f383 	clz	r3, r3
 8003434:	b2db      	uxtb	r3, r3
 8003436:	3301      	adds	r3, #1
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	2b09      	cmp	r3, #9
 800343e:	bf94      	ite	ls
 8003440:	2301      	movls	r3, #1
 8003442:	2300      	movhi	r3, #0
 8003444:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003446:	2b00      	cmp	r3, #0
 8003448:	d079      	beq.n	800353e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003452:	2b00      	cmp	r3, #0
 8003454:	d107      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x4c2>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	0e9b      	lsrs	r3, r3, #26
 800345c:	3301      	adds	r3, #1
 800345e:	069b      	lsls	r3, r3, #26
 8003460:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003464:	e015      	b.n	8003492 <HAL_ADC_ConfigChannel+0x4ee>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800346e:	fa93 f3a3 	rbit	r3, r3
 8003472:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003474:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003476:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003478:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800347e:	2320      	movs	r3, #32
 8003480:	e003      	b.n	800348a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003484:	fab3 f383 	clz	r3, r3
 8003488:	b2db      	uxtb	r3, r3
 800348a:	3301      	adds	r3, #1
 800348c:	069b      	lsls	r3, r3, #26
 800348e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800349a:	2b00      	cmp	r3, #0
 800349c:	d109      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x50e>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	0e9b      	lsrs	r3, r3, #26
 80034a4:	3301      	adds	r3, #1
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	2101      	movs	r1, #1
 80034ac:	fa01 f303 	lsl.w	r3, r1, r3
 80034b0:	e017      	b.n	80034e2 <HAL_ADC_ConfigChannel+0x53e>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80034c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034c2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80034c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80034ca:	2320      	movs	r3, #32
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80034ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	3301      	adds	r3, #1
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	2101      	movs	r1, #1
 80034de:	fa01 f303 	lsl.w	r3, r1, r3
 80034e2:	ea42 0103 	orr.w	r1, r2, r3
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10a      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x564>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	0e9b      	lsrs	r3, r3, #26
 80034f8:	3301      	adds	r3, #1
 80034fa:	f003 021f 	and.w	r2, r3, #31
 80034fe:	4613      	mov	r3, r2
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	4413      	add	r3, r2
 8003504:	051b      	lsls	r3, r3, #20
 8003506:	e018      	b.n	800353a <HAL_ADC_ConfigChannel+0x596>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003510:	fa93 f3a3 	rbit	r3, r3
 8003514:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003518:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800351a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003520:	2320      	movs	r3, #32
 8003522:	e003      	b.n	800352c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003526:	fab3 f383 	clz	r3, r3
 800352a:	b2db      	uxtb	r3, r3
 800352c:	3301      	adds	r3, #1
 800352e:	f003 021f 	and.w	r2, r3, #31
 8003532:	4613      	mov	r3, r2
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	4413      	add	r3, r2
 8003538:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800353a:	430b      	orrs	r3, r1
 800353c:	e081      	b.n	8003642 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003546:	2b00      	cmp	r3, #0
 8003548:	d107      	bne.n	800355a <HAL_ADC_ConfigChannel+0x5b6>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	0e9b      	lsrs	r3, r3, #26
 8003550:	3301      	adds	r3, #1
 8003552:	069b      	lsls	r3, r3, #26
 8003554:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003558:	e015      	b.n	8003586 <HAL_ADC_ConfigChannel+0x5e2>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003562:	fa93 f3a3 	rbit	r3, r3
 8003566:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800356c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003572:	2320      	movs	r3, #32
 8003574:	e003      	b.n	800357e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003578:	fab3 f383 	clz	r3, r3
 800357c:	b2db      	uxtb	r3, r3
 800357e:	3301      	adds	r3, #1
 8003580:	069b      	lsls	r3, r3, #26
 8003582:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800358e:	2b00      	cmp	r3, #0
 8003590:	d109      	bne.n	80035a6 <HAL_ADC_ConfigChannel+0x602>
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	0e9b      	lsrs	r3, r3, #26
 8003598:	3301      	adds	r3, #1
 800359a:	f003 031f 	and.w	r3, r3, #31
 800359e:	2101      	movs	r1, #1
 80035a0:	fa01 f303 	lsl.w	r3, r1, r3
 80035a4:	e017      	b.n	80035d6 <HAL_ADC_ConfigChannel+0x632>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	fa93 f3a3 	rbit	r3, r3
 80035b2:	61bb      	str	r3, [r7, #24]
  return result;
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80035be:	2320      	movs	r3, #32
 80035c0:	e003      	b.n	80035ca <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80035c2:	6a3b      	ldr	r3, [r7, #32]
 80035c4:	fab3 f383 	clz	r3, r3
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	3301      	adds	r3, #1
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2101      	movs	r1, #1
 80035d2:	fa01 f303 	lsl.w	r3, r1, r3
 80035d6:	ea42 0103 	orr.w	r1, r2, r3
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10d      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x65e>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	0e9b      	lsrs	r3, r3, #26
 80035ec:	3301      	adds	r3, #1
 80035ee:	f003 021f 	and.w	r2, r3, #31
 80035f2:	4613      	mov	r3, r2
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4413      	add	r3, r2
 80035f8:	3b1e      	subs	r3, #30
 80035fa:	051b      	lsls	r3, r3, #20
 80035fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003600:	e01e      	b.n	8003640 <HAL_ADC_ConfigChannel+0x69c>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	60fb      	str	r3, [r7, #12]
  return result;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d104      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800361a:	2320      	movs	r3, #32
 800361c:	e006      	b.n	800362c <HAL_ADC_ConfigChannel+0x688>
 800361e:	bf00      	nop
 8003620:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	fab3 f383 	clz	r3, r3
 800362a:	b2db      	uxtb	r3, r3
 800362c:	3301      	adds	r3, #1
 800362e:	f003 021f 	and.w	r2, r3, #31
 8003632:	4613      	mov	r3, r2
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4413      	add	r3, r2
 8003638:	3b1e      	subs	r3, #30
 800363a:	051b      	lsls	r3, r3, #20
 800363c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003640:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003646:	4619      	mov	r1, r3
 8003648:	f7fe fed7 	bl	80023fa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4b44      	ldr	r3, [pc, #272]	@ (8003764 <HAL_ADC_ConfigChannel+0x7c0>)
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d07a      	beq.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003658:	4843      	ldr	r0, [pc, #268]	@ (8003768 <HAL_ADC_ConfigChannel+0x7c4>)
 800365a:	f7fe fe19 	bl	8002290 <LL_ADC_GetCommonPathInternalCh>
 800365e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a41      	ldr	r2, [pc, #260]	@ (800376c <HAL_ADC_ConfigChannel+0x7c8>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d12c      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800366c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003670:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d126      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a3c      	ldr	r2, [pc, #240]	@ (8003770 <HAL_ADC_ConfigChannel+0x7cc>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d004      	beq.n	800368c <HAL_ADC_ConfigChannel+0x6e8>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a3b      	ldr	r2, [pc, #236]	@ (8003774 <HAL_ADC_ConfigChannel+0x7d0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d15d      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800368c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003690:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003694:	4619      	mov	r1, r3
 8003696:	4834      	ldr	r0, [pc, #208]	@ (8003768 <HAL_ADC_ConfigChannel+0x7c4>)
 8003698:	f7fe fde7 	bl	800226a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800369c:	4b36      	ldr	r3, [pc, #216]	@ (8003778 <HAL_ADC_ConfigChannel+0x7d4>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	099b      	lsrs	r3, r3, #6
 80036a2:	4a36      	ldr	r2, [pc, #216]	@ (800377c <HAL_ADC_ConfigChannel+0x7d8>)
 80036a4:	fba2 2303 	umull	r2, r3, r2, r3
 80036a8:	099b      	lsrs	r3, r3, #6
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	4613      	mov	r3, r2
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	4413      	add	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80036b6:	e002      	b.n	80036be <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	3b01      	subs	r3, #1
 80036bc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1f9      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036c4:	e040      	b.n	8003748 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a2d      	ldr	r2, [pc, #180]	@ (8003780 <HAL_ADC_ConfigChannel+0x7dc>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d118      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80036d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d112      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a23      	ldr	r2, [pc, #140]	@ (8003770 <HAL_ADC_ConfigChannel+0x7cc>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d004      	beq.n	80036f0 <HAL_ADC_ConfigChannel+0x74c>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a22      	ldr	r2, [pc, #136]	@ (8003774 <HAL_ADC_ConfigChannel+0x7d0>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d12d      	bne.n	800374c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036f8:	4619      	mov	r1, r3
 80036fa:	481b      	ldr	r0, [pc, #108]	@ (8003768 <HAL_ADC_ConfigChannel+0x7c4>)
 80036fc:	f7fe fdb5 	bl	800226a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003700:	e024      	b.n	800374c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1f      	ldr	r2, [pc, #124]	@ (8003784 <HAL_ADC_ConfigChannel+0x7e0>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d120      	bne.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800370c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003710:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d11a      	bne.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a14      	ldr	r2, [pc, #80]	@ (8003770 <HAL_ADC_ConfigChannel+0x7cc>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d115      	bne.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003722:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003726:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800372a:	4619      	mov	r1, r3
 800372c:	480e      	ldr	r0, [pc, #56]	@ (8003768 <HAL_ADC_ConfigChannel+0x7c4>)
 800372e:	f7fe fd9c 	bl	800226a <LL_ADC_SetCommonPathInternalCh>
 8003732:	e00c      	b.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003738:	f043 0220 	orr.w	r2, r3, #32
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003746:	e002      	b.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003748:	bf00      	nop
 800374a:	e000      	b.n	800374e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800374c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003756:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800375a:	4618      	mov	r0, r3
 800375c:	37d8      	adds	r7, #216	@ 0xd8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	80080000 	.word	0x80080000
 8003768:	50040300 	.word	0x50040300
 800376c:	c7520000 	.word	0xc7520000
 8003770:	50040000 	.word	0x50040000
 8003774:	50040200 	.word	0x50040200
 8003778:	2000000c 	.word	0x2000000c
 800377c:	053e2d63 	.word	0x053e2d63
 8003780:	cb840000 	.word	0xcb840000
 8003784:	80000001 	.word	0x80000001

08003788 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003790:	2300      	movs	r3, #0
 8003792:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f7fe fefb 	bl	8002594 <LL_ADC_IsEnabled>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d169      	bne.n	8003878 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	689a      	ldr	r2, [r3, #8]
 80037aa:	4b36      	ldr	r3, [pc, #216]	@ (8003884 <ADC_Enable+0xfc>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00d      	beq.n	80037ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b6:	f043 0210 	orr.w	r2, r3, #16
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c2:	f043 0201 	orr.w	r2, r3, #1
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e055      	b.n	800387a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe feca 	bl	800256c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037d8:	482b      	ldr	r0, [pc, #172]	@ (8003888 <ADC_Enable+0x100>)
 80037da:	f7fe fd59 	bl	8002290 <LL_ADC_GetCommonPathInternalCh>
 80037de:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80037e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d013      	beq.n	8003810 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037e8:	4b28      	ldr	r3, [pc, #160]	@ (800388c <ADC_Enable+0x104>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	099b      	lsrs	r3, r3, #6
 80037ee:	4a28      	ldr	r2, [pc, #160]	@ (8003890 <ADC_Enable+0x108>)
 80037f0:	fba2 2303 	umull	r2, r3, r2, r3
 80037f4:	099b      	lsrs	r3, r3, #6
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	4613      	mov	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003802:	e002      	b.n	800380a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	3b01      	subs	r3, #1
 8003808:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f9      	bne.n	8003804 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003810:	f7fe fce8 	bl	80021e4 <HAL_GetTick>
 8003814:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003816:	e028      	b.n	800386a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f7fe feb9 	bl	8002594 <LL_ADC_IsEnabled>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d104      	bne.n	8003832 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4618      	mov	r0, r3
 800382e:	f7fe fe9d 	bl	800256c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003832:	f7fe fcd7 	bl	80021e4 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d914      	bls.n	800386a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b01      	cmp	r3, #1
 800384c:	d00d      	beq.n	800386a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003852:	f043 0210 	orr.w	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385e:	f043 0201 	orr.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e007      	b.n	800387a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	2b01      	cmp	r3, #1
 8003876:	d1cf      	bne.n	8003818 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	8000003f 	.word	0x8000003f
 8003888:	50040300 	.word	0x50040300
 800388c:	2000000c 	.word	0x2000000c
 8003890:	053e2d63 	.word	0x053e2d63

08003894 <LL_ADC_IsEnabled>:
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d101      	bne.n	80038ac <LL_ADC_IsEnabled+0x18>
 80038a8:	2301      	movs	r3, #1
 80038aa:	e000      	b.n	80038ae <LL_ADC_IsEnabled+0x1a>
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <LL_ADC_REG_IsConversionOngoing>:
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d101      	bne.n	80038d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003944:	b590      	push	{r4, r7, lr}
 8003946:	b09f      	sub	sp, #124	@ 0x7c
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800395a:	2b01      	cmp	r3, #1
 800395c:	d101      	bne.n	8003962 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800395e:	2302      	movs	r3, #2
 8003960:	e093      	b.n	8003a8a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800396a:	2300      	movs	r3, #0
 800396c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800396e:	2300      	movs	r3, #0
 8003970:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a47      	ldr	r2, [pc, #284]	@ (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d102      	bne.n	8003982 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800397c:	4b46      	ldr	r3, [pc, #280]	@ (8003a98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800397e:	60bb      	str	r3, [r7, #8]
 8003980:	e001      	b.n	8003986 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003982:	2300      	movs	r3, #0
 8003984:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10b      	bne.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003990:	f043 0220 	orr.w	r2, r3, #32
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e072      	b.n	8003a8a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff ff87 	bl	80038ba <LL_ADC_REG_IsConversionOngoing>
 80039ac:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff ff81 	bl	80038ba <LL_ADC_REG_IsConversionOngoing>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d154      	bne.n	8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80039be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d151      	bne.n	8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039c4:	4b35      	ldr	r3, [pc, #212]	@ (8003a9c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80039c6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d02c      	beq.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80039d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	6859      	ldr	r1, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80039e2:	035b      	lsls	r3, r3, #13
 80039e4:	430b      	orrs	r3, r1
 80039e6:	431a      	orrs	r2, r3
 80039e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039ec:	4829      	ldr	r0, [pc, #164]	@ (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80039ee:	f7ff ff51 	bl	8003894 <LL_ADC_IsEnabled>
 80039f2:	4604      	mov	r4, r0
 80039f4:	4828      	ldr	r0, [pc, #160]	@ (8003a98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80039f6:	f7ff ff4d 	bl	8003894 <LL_ADC_IsEnabled>
 80039fa:	4603      	mov	r3, r0
 80039fc:	431c      	orrs	r4, r3
 80039fe:	4828      	ldr	r0, [pc, #160]	@ (8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003a00:	f7ff ff48 	bl	8003894 <LL_ADC_IsEnabled>
 8003a04:	4603      	mov	r3, r0
 8003a06:	4323      	orrs	r3, r4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d137      	bne.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a14:	f023 030f 	bic.w	r3, r3, #15
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	6811      	ldr	r1, [r2, #0]
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	6892      	ldr	r2, [r2, #8]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	431a      	orrs	r2, r3
 8003a24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a26:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a28:	e028      	b.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a34:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a36:	4817      	ldr	r0, [pc, #92]	@ (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003a38:	f7ff ff2c 	bl	8003894 <LL_ADC_IsEnabled>
 8003a3c:	4604      	mov	r4, r0
 8003a3e:	4816      	ldr	r0, [pc, #88]	@ (8003a98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003a40:	f7ff ff28 	bl	8003894 <LL_ADC_IsEnabled>
 8003a44:	4603      	mov	r3, r0
 8003a46:	431c      	orrs	r4, r3
 8003a48:	4815      	ldr	r0, [pc, #84]	@ (8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003a4a:	f7ff ff23 	bl	8003894 <LL_ADC_IsEnabled>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4323      	orrs	r3, r4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d112      	bne.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a5e:	f023 030f 	bic.w	r3, r3, #15
 8003a62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a64:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a66:	e009      	b.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6c:	f043 0220 	orr.w	r2, r3, #32
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003a7a:	e000      	b.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a86:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	377c      	adds	r7, #124	@ 0x7c
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd90      	pop	{r4, r7, pc}
 8003a92:	bf00      	nop
 8003a94:	50040000 	.word	0x50040000
 8003a98:	50040100 	.word	0x50040100
 8003a9c:	50040300 	.word	0x50040300
 8003aa0:	50040200 	.word	0x50040200

08003aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ad6:	4a04      	ldr	r2, [pc, #16]	@ (8003ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	60d3      	str	r3, [r2, #12]
}
 8003adc:	bf00      	nop
 8003ade:	3714      	adds	r7, #20
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003af0:	4b04      	ldr	r3, [pc, #16]	@ (8003b04 <__NVIC_GetPriorityGrouping+0x18>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	0a1b      	lsrs	r3, r3, #8
 8003af6:	f003 0307 	and.w	r3, r3, #7
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	db0b      	blt.n	8003b32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	f003 021f 	and.w	r2, r3, #31
 8003b20:	4907      	ldr	r1, [pc, #28]	@ (8003b40 <__NVIC_EnableIRQ+0x38>)
 8003b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b26:	095b      	lsrs	r3, r3, #5
 8003b28:	2001      	movs	r0, #1
 8003b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	e000e100 	.word	0xe000e100

08003b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	6039      	str	r1, [r7, #0]
 8003b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	db0a      	blt.n	8003b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	490c      	ldr	r1, [pc, #48]	@ (8003b90 <__NVIC_SetPriority+0x4c>)
 8003b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b62:	0112      	lsls	r2, r2, #4
 8003b64:	b2d2      	uxtb	r2, r2
 8003b66:	440b      	add	r3, r1
 8003b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b6c:	e00a      	b.n	8003b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	4908      	ldr	r1, [pc, #32]	@ (8003b94 <__NVIC_SetPriority+0x50>)
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	3b04      	subs	r3, #4
 8003b7c:	0112      	lsls	r2, r2, #4
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	440b      	add	r3, r1
 8003b82:	761a      	strb	r2, [r3, #24]
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000e100 	.word	0xe000e100
 8003b94:	e000ed00 	.word	0xe000ed00

08003b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b089      	sub	sp, #36	@ 0x24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f003 0307 	and.w	r3, r3, #7
 8003baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	f1c3 0307 	rsb	r3, r3, #7
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	bf28      	it	cs
 8003bb6:	2304      	movcs	r3, #4
 8003bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	2b06      	cmp	r3, #6
 8003bc0:	d902      	bls.n	8003bc8 <NVIC_EncodePriority+0x30>
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	3b03      	subs	r3, #3
 8003bc6:	e000      	b.n	8003bca <NVIC_EncodePriority+0x32>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43da      	mvns	r2, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	401a      	ands	r2, r3
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003be0:	f04f 31ff 	mov.w	r1, #4294967295
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bea:	43d9      	mvns	r1, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf0:	4313      	orrs	r3, r2
         );
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3724      	adds	r7, #36	@ 0x24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
	...

08003c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c10:	d301      	bcc.n	8003c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c12:	2301      	movs	r3, #1
 8003c14:	e00f      	b.n	8003c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c16:	4a0a      	ldr	r2, [pc, #40]	@ (8003c40 <SysTick_Config+0x40>)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c1e:	210f      	movs	r1, #15
 8003c20:	f04f 30ff 	mov.w	r0, #4294967295
 8003c24:	f7ff ff8e 	bl	8003b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c28:	4b05      	ldr	r3, [pc, #20]	@ (8003c40 <SysTick_Config+0x40>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c2e:	4b04      	ldr	r3, [pc, #16]	@ (8003c40 <SysTick_Config+0x40>)
 8003c30:	2207      	movs	r2, #7
 8003c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3708      	adds	r7, #8
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	e000e010 	.word	0xe000e010

08003c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7ff ff29 	bl	8003aa4 <__NVIC_SetPriorityGrouping>
}
 8003c52:	bf00      	nop
 8003c54:	3708      	adds	r7, #8
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b086      	sub	sp, #24
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	4603      	mov	r3, r0
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	607a      	str	r2, [r7, #4]
 8003c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c6c:	f7ff ff3e 	bl	8003aec <__NVIC_GetPriorityGrouping>
 8003c70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	6978      	ldr	r0, [r7, #20]
 8003c78:	f7ff ff8e 	bl	8003b98 <NVIC_EncodePriority>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c82:	4611      	mov	r1, r2
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff ff5d 	bl	8003b44 <__NVIC_SetPriority>
}
 8003c8a:	bf00      	nop
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b082      	sub	sp, #8
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	4603      	mov	r3, r0
 8003c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7ff ff31 	bl	8003b08 <__NVIC_EnableIRQ>
}
 8003ca6:	bf00      	nop
 8003ca8:	3708      	adds	r7, #8
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7ff ffa2 	bl	8003c00 <SysTick_Config>
 8003cbc:	4603      	mov	r3, r0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b085      	sub	sp, #20
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d008      	beq.n	8003cf0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2204      	movs	r2, #4
 8003ce2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e022      	b.n	8003d36 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 020e 	bic.w	r2, r2, #14
 8003cfe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f022 0201 	bic.w	r2, r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d14:	f003 021c 	and.w	r2, r3, #28
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d22:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d005      	beq.n	8003d66 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2204      	movs	r2, #4
 8003d5e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]
 8003d64:	e029      	b.n	8003dba <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 020e 	bic.w	r2, r2, #14
 8003d74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f022 0201 	bic.w	r2, r2, #1
 8003d84:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f003 021c 	and.w	r2, r3, #28
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	2101      	movs	r1, #1
 8003d94:	fa01 f202 	lsl.w	r2, r1, r2
 8003d98:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	4798      	blx	r3
    }
  }
  return status;
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dd2:	e17f      	b.n	80040d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	2101      	movs	r1, #1
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8003de0:	4013      	ands	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8171 	beq.w	80040ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d005      	beq.n	8003e04 <HAL_GPIO_Init+0x40>
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f003 0303 	and.w	r3, r3, #3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d130      	bne.n	8003e66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	2203      	movs	r2, #3
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	43db      	mvns	r3, r3
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	005b      	lsls	r3, r3, #1
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	4013      	ands	r3, r2
 8003e48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	091b      	lsrs	r3, r3, #4
 8003e50:	f003 0201 	and.w	r2, r3, #1
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	d118      	bne.n	8003ea4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e78:	2201      	movs	r2, #1
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e80:	43db      	mvns	r3, r3
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	4013      	ands	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	08db      	lsrs	r3, r3, #3
 8003e8e:	f003 0201 	and.w	r2, r3, #1
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 0303 	and.w	r3, r3, #3
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	d017      	beq.n	8003ee0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	2203      	movs	r2, #3
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f003 0303 	and.w	r3, r3, #3
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d123      	bne.n	8003f34 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	08da      	lsrs	r2, r3, #3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3208      	adds	r2, #8
 8003ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	220f      	movs	r2, #15
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	691a      	ldr	r2, [r3, #16]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	08da      	lsrs	r2, r3, #3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3208      	adds	r2, #8
 8003f2e:	6939      	ldr	r1, [r7, #16]
 8003f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	2203      	movs	r2, #3
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	43db      	mvns	r3, r3
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 0203 	and.w	r2, r3, #3
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 80ac 	beq.w	80040ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f76:	4b5f      	ldr	r3, [pc, #380]	@ (80040f4 <HAL_GPIO_Init+0x330>)
 8003f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f7a:	4a5e      	ldr	r2, [pc, #376]	@ (80040f4 <HAL_GPIO_Init+0x330>)
 8003f7c:	f043 0301 	orr.w	r3, r3, #1
 8003f80:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f82:	4b5c      	ldr	r3, [pc, #368]	@ (80040f4 <HAL_GPIO_Init+0x330>)
 8003f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f8e:	4a5a      	ldr	r2, [pc, #360]	@ (80040f8 <HAL_GPIO_Init+0x334>)
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	089b      	lsrs	r3, r3, #2
 8003f94:	3302      	adds	r3, #2
 8003f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	220f      	movs	r2, #15
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	43db      	mvns	r3, r3
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003fb8:	d025      	beq.n	8004006 <HAL_GPIO_Init+0x242>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a4f      	ldr	r2, [pc, #316]	@ (80040fc <HAL_GPIO_Init+0x338>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d01f      	beq.n	8004002 <HAL_GPIO_Init+0x23e>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a4e      	ldr	r2, [pc, #312]	@ (8004100 <HAL_GPIO_Init+0x33c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d019      	beq.n	8003ffe <HAL_GPIO_Init+0x23a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a4d      	ldr	r2, [pc, #308]	@ (8004104 <HAL_GPIO_Init+0x340>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d013      	beq.n	8003ffa <HAL_GPIO_Init+0x236>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a4c      	ldr	r2, [pc, #304]	@ (8004108 <HAL_GPIO_Init+0x344>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00d      	beq.n	8003ff6 <HAL_GPIO_Init+0x232>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800410c <HAL_GPIO_Init+0x348>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d007      	beq.n	8003ff2 <HAL_GPIO_Init+0x22e>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a4a      	ldr	r2, [pc, #296]	@ (8004110 <HAL_GPIO_Init+0x34c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d101      	bne.n	8003fee <HAL_GPIO_Init+0x22a>
 8003fea:	2306      	movs	r3, #6
 8003fec:	e00c      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8003fee:	2307      	movs	r3, #7
 8003ff0:	e00a      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8003ff2:	2305      	movs	r3, #5
 8003ff4:	e008      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8003ff6:	2304      	movs	r3, #4
 8003ff8:	e006      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e004      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e002      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8004002:	2301      	movs	r3, #1
 8004004:	e000      	b.n	8004008 <HAL_GPIO_Init+0x244>
 8004006:	2300      	movs	r3, #0
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	f002 0203 	and.w	r2, r2, #3
 800400e:	0092      	lsls	r2, r2, #2
 8004010:	4093      	lsls	r3, r2
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004018:	4937      	ldr	r1, [pc, #220]	@ (80040f8 <HAL_GPIO_Init+0x334>)
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	089b      	lsrs	r3, r3, #2
 800401e:	3302      	adds	r3, #2
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004026:	4b3b      	ldr	r3, [pc, #236]	@ (8004114 <HAL_GPIO_Init+0x350>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	43db      	mvns	r3, r3
 8004030:	693a      	ldr	r2, [r7, #16]
 8004032:	4013      	ands	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4313      	orrs	r3, r2
 8004048:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800404a:	4a32      	ldr	r2, [pc, #200]	@ (8004114 <HAL_GPIO_Init+0x350>)
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004050:	4b30      	ldr	r3, [pc, #192]	@ (8004114 <HAL_GPIO_Init+0x350>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	43db      	mvns	r3, r3
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	4013      	ands	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	4313      	orrs	r3, r2
 8004072:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004074:	4a27      	ldr	r2, [pc, #156]	@ (8004114 <HAL_GPIO_Init+0x350>)
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800407a:	4b26      	ldr	r3, [pc, #152]	@ (8004114 <HAL_GPIO_Init+0x350>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	43db      	mvns	r3, r3
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	4013      	ands	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4313      	orrs	r3, r2
 800409c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800409e:	4a1d      	ldr	r2, [pc, #116]	@ (8004114 <HAL_GPIO_Init+0x350>)
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80040a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004114 <HAL_GPIO_Init+0x350>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	43db      	mvns	r3, r3
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	4013      	ands	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80040c8:	4a12      	ldr	r2, [pc, #72]	@ (8004114 <HAL_GPIO_Init+0x350>)
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	3301      	adds	r3, #1
 80040d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	fa22 f303 	lsr.w	r3, r2, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f47f ae78 	bne.w	8003dd4 <HAL_GPIO_Init+0x10>
  }
}
 80040e4:	bf00      	nop
 80040e6:	bf00      	nop
 80040e8:	371c      	adds	r7, #28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40021000 	.word	0x40021000
 80040f8:	40010000 	.word	0x40010000
 80040fc:	48000400 	.word	0x48000400
 8004100:	48000800 	.word	0x48000800
 8004104:	48000c00 	.word	0x48000c00
 8004108:	48001000 	.word	0x48001000
 800410c:	48001400 	.word	0x48001400
 8004110:	48001800 	.word	0x48001800
 8004114:	40010400 	.word	0x40010400

08004118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	460b      	mov	r3, r1
 8004122:	807b      	strh	r3, [r7, #2]
 8004124:	4613      	mov	r3, r2
 8004126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004128:	787b      	ldrb	r3, [r7, #1]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800412e:	887a      	ldrh	r2, [r7, #2]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004134:	e002      	b.n	800413c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004136:	887a      	ldrh	r2, [r7, #2]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	460b      	mov	r3, r1
 8004152:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800415a:	887a      	ldrh	r2, [r7, #2]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4013      	ands	r3, r2
 8004160:	041a      	lsls	r2, r3, #16
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	43d9      	mvns	r1, r3
 8004166:	887b      	ldrh	r3, [r7, #2]
 8004168:	400b      	ands	r3, r1
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	619a      	str	r2, [r3, #24]
}
 8004170:	bf00      	nop
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	4603      	mov	r3, r0
 8004184:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004186:	4b08      	ldr	r3, [pc, #32]	@ (80041a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004188:	695a      	ldr	r2, [r3, #20]
 800418a:	88fb      	ldrh	r3, [r7, #6]
 800418c:	4013      	ands	r3, r2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d006      	beq.n	80041a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004192:	4a05      	ldr	r2, [pc, #20]	@ (80041a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004194:	88fb      	ldrh	r3, [r7, #6]
 8004196:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fc ff96 	bl	80010cc <HAL_GPIO_EXTI_Callback>
  }
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40010400 	.word	0x40010400

080041ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e08d      	b.n	80042da <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fd fb4c 	bl	8001870 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2224      	movs	r2, #36	@ 0x24
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0201 	bic.w	r2, r2, #1
 80041ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80041fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689a      	ldr	r2, [r3, #8]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800420c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d107      	bne.n	8004226 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	689a      	ldr	r2, [r3, #8]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004222:	609a      	str	r2, [r3, #8]
 8004224:	e006      	b.n	8004234 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689a      	ldr	r2, [r3, #8]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004232:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	2b02      	cmp	r3, #2
 800423a:	d108      	bne.n	800424e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800424a:	605a      	str	r2, [r3, #4]
 800424c:	e007      	b.n	800425e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800425c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6812      	ldr	r2, [r2, #0]
 8004268:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800426c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004270:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004280:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691a      	ldr	r2, [r3, #16]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	430a      	orrs	r2, r1
 800429a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69d9      	ldr	r1, [r3, #28]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a1a      	ldr	r2, [r3, #32]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	430a      	orrs	r2, r1
 80042aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 0201 	orr.w	r2, r2, #1
 80042ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2220      	movs	r2, #32
 80042c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3708      	adds	r7, #8
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
	...

080042e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b088      	sub	sp, #32
 80042e8:	af02      	add	r7, sp, #8
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	4608      	mov	r0, r1
 80042ee:	4611      	mov	r1, r2
 80042f0:	461a      	mov	r2, r3
 80042f2:	4603      	mov	r3, r0
 80042f4:	817b      	strh	r3, [r7, #10]
 80042f6:	460b      	mov	r3, r1
 80042f8:	813b      	strh	r3, [r7, #8]
 80042fa:	4613      	mov	r3, r2
 80042fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b20      	cmp	r3, #32
 8004308:	f040 80f9 	bne.w	80044fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <HAL_I2C_Mem_Write+0x34>
 8004312:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004314:	2b00      	cmp	r3, #0
 8004316:	d105      	bne.n	8004324 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800431e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e0ed      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <HAL_I2C_Mem_Write+0x4e>
 800432e:	2302      	movs	r3, #2
 8004330:	e0e6      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800433a:	f7fd ff53 	bl	80021e4 <HAL_GetTick>
 800433e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	9300      	str	r3, [sp, #0]
 8004344:	2319      	movs	r3, #25
 8004346:	2201      	movs	r2, #1
 8004348:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 f955 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d001      	beq.n	800435c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0d1      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2221      	movs	r2, #33	@ 0x21
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2240      	movs	r2, #64	@ 0x40
 8004368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6a3a      	ldr	r2, [r7, #32]
 8004376:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800437c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004384:	88f8      	ldrh	r0, [r7, #6]
 8004386:	893a      	ldrh	r2, [r7, #8]
 8004388:	8979      	ldrh	r1, [r7, #10]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	9301      	str	r3, [sp, #4]
 800438e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	4603      	mov	r3, r0
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 f8b9 	bl	800450c <I2C_RequestMemoryWrite>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e0a9      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2bff      	cmp	r3, #255	@ 0xff
 80043b4:	d90e      	bls.n	80043d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	22ff      	movs	r2, #255	@ 0xff
 80043ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	8979      	ldrh	r1, [r7, #10]
 80043c4:	2300      	movs	r3, #0
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 fad9 	bl	8004984 <I2C_TransferConfig>
 80043d2:	e00f      	b.n	80043f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	8979      	ldrh	r1, [r7, #10]
 80043e6:	2300      	movs	r3, #0
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 fac8 	bl	8004984 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 f958 	bl	80046ae <I2C_WaitOnTXISFlagUntilTimeout>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e07b      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440c:	781a      	ldrb	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004418:	1c5a      	adds	r2, r3, #1
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004422:	b29b      	uxth	r3, r3
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d034      	beq.n	80044ac <HAL_I2C_Mem_Write+0x1c8>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004446:	2b00      	cmp	r3, #0
 8004448:	d130      	bne.n	80044ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	9300      	str	r3, [sp, #0]
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	2200      	movs	r2, #0
 8004452:	2180      	movs	r1, #128	@ 0x80
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 f8d1 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e04d      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	2bff      	cmp	r3, #255	@ 0xff
 800446c:	d90e      	bls.n	800448c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	22ff      	movs	r2, #255	@ 0xff
 8004472:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004478:	b2da      	uxtb	r2, r3
 800447a:	8979      	ldrh	r1, [r7, #10]
 800447c:	2300      	movs	r3, #0
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 fa7d 	bl	8004984 <I2C_TransferConfig>
 800448a:	e00f      	b.n	80044ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004490:	b29a      	uxth	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800449a:	b2da      	uxtb	r2, r3
 800449c:	8979      	ldrh	r1, [r7, #10]
 800449e:	2300      	movs	r3, #0
 80044a0:	9300      	str	r3, [sp, #0]
 80044a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044a6:	68f8      	ldr	r0, [r7, #12]
 80044a8:	f000 fa6c 	bl	8004984 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d19e      	bne.n	80043f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 f93e 	bl	800473c <I2C_WaitOnSTOPFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e01a      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2220      	movs	r2, #32
 80044d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6859      	ldr	r1, [r3, #4]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004508 <HAL_I2C_Mem_Write+0x224>)
 80044de:	400b      	ands	r3, r1
 80044e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e000      	b.n	8004500 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80044fe:	2302      	movs	r3, #2
  }
}
 8004500:	4618      	mov	r0, r3
 8004502:	3718      	adds	r7, #24
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	fe00e800 	.word	0xfe00e800

0800450c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af02      	add	r7, sp, #8
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	4608      	mov	r0, r1
 8004516:	4611      	mov	r1, r2
 8004518:	461a      	mov	r2, r3
 800451a:	4603      	mov	r3, r0
 800451c:	817b      	strh	r3, [r7, #10]
 800451e:	460b      	mov	r3, r1
 8004520:	813b      	strh	r3, [r7, #8]
 8004522:	4613      	mov	r3, r2
 8004524:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	b2da      	uxtb	r2, r3
 800452a:	8979      	ldrh	r1, [r7, #10]
 800452c:	4b20      	ldr	r3, [pc, #128]	@ (80045b0 <I2C_RequestMemoryWrite+0xa4>)
 800452e:	9300      	str	r3, [sp, #0]
 8004530:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 fa25 	bl	8004984 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	69b9      	ldr	r1, [r7, #24]
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f8b5 	bl	80046ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e02c      	b.n	80045a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800454e:	88fb      	ldrh	r3, [r7, #6]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d105      	bne.n	8004560 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004554:	893b      	ldrh	r3, [r7, #8]
 8004556:	b2da      	uxtb	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	629a      	str	r2, [r3, #40]	@ 0x28
 800455e:	e015      	b.n	800458c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004560:	893b      	ldrh	r3, [r7, #8]
 8004562:	0a1b      	lsrs	r3, r3, #8
 8004564:	b29b      	uxth	r3, r3
 8004566:	b2da      	uxtb	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800456e:	69fa      	ldr	r2, [r7, #28]
 8004570:	69b9      	ldr	r1, [r7, #24]
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 f89b 	bl	80046ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e012      	b.n	80045a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004582:	893b      	ldrh	r3, [r7, #8]
 8004584:	b2da      	uxtb	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	2200      	movs	r2, #0
 8004594:	2180      	movs	r1, #128	@ 0x80
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f830 	bl	80045fc <I2C_WaitOnFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e000      	b.n	80045a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	80002000 	.word	0x80002000

080045b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d103      	bne.n	80045d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2200      	movs	r2, #0
 80045d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d007      	beq.n	80045f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	699a      	ldr	r2, [r3, #24]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 0201 	orr.w	r2, r2, #1
 80045ee:	619a      	str	r2, [r3, #24]
  }
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	4613      	mov	r3, r2
 800460a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800460c:	e03b      	b.n	8004686 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	6839      	ldr	r1, [r7, #0]
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f8d6 	bl	80047c4 <I2C_IsErrorOccurred>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e041      	b.n	80046a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004628:	d02d      	beq.n	8004686 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800462a:	f7fd fddb 	bl	80021e4 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	429a      	cmp	r2, r3
 8004638:	d302      	bcc.n	8004640 <I2C_WaitOnFlagUntilTimeout+0x44>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d122      	bne.n	8004686 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699a      	ldr	r2, [r3, #24]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	4013      	ands	r3, r2
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	429a      	cmp	r2, r3
 800464e:	bf0c      	ite	eq
 8004650:	2301      	moveq	r3, #1
 8004652:	2300      	movne	r3, #0
 8004654:	b2db      	uxtb	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	79fb      	ldrb	r3, [r7, #7]
 800465a:	429a      	cmp	r2, r3
 800465c:	d113      	bne.n	8004686 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004662:	f043 0220 	orr.w	r2, r3, #32
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e00f      	b.n	80046a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699a      	ldr	r2, [r3, #24]
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4013      	ands	r3, r2
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	429a      	cmp	r2, r3
 8004694:	bf0c      	ite	eq
 8004696:	2301      	moveq	r3, #1
 8004698:	2300      	movne	r3, #0
 800469a:	b2db      	uxtb	r3, r3
 800469c:	461a      	mov	r2, r3
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d0b4      	beq.n	800460e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3710      	adds	r7, #16
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046ae:	b580      	push	{r7, lr}
 80046b0:	b084      	sub	sp, #16
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	60f8      	str	r0, [r7, #12]
 80046b6:	60b9      	str	r1, [r7, #8]
 80046b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046ba:	e033      	b.n	8004724 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	68b9      	ldr	r1, [r7, #8]
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 f87f 	bl	80047c4 <I2C_IsErrorOccurred>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e031      	b.n	8004734 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d6:	d025      	beq.n	8004724 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d8:	f7fd fd84 	bl	80021e4 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d302      	bcc.n	80046ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d11a      	bne.n	8004724 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	699b      	ldr	r3, [r3, #24]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d013      	beq.n	8004724 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004700:	f043 0220 	orr.w	r2, r3, #32
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2220      	movs	r2, #32
 800470c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e007      	b.n	8004734 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b02      	cmp	r3, #2
 8004730:	d1c4      	bne.n	80046bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004748:	e02f      	b.n	80047aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 f838 	bl	80047c4 <I2C_IsErrorOccurred>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e02d      	b.n	80047ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475e:	f7fd fd41 	bl	80021e4 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	d302      	bcc.n	8004774 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d11a      	bne.n	80047aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	f003 0320 	and.w	r3, r3, #32
 800477e:	2b20      	cmp	r3, #32
 8004780:	d013      	beq.n	80047aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004786:	f043 0220 	orr.w	r2, r3, #32
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2220      	movs	r2, #32
 8004792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e007      	b.n	80047ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	f003 0320 	and.w	r3, r3, #32
 80047b4:	2b20      	cmp	r3, #32
 80047b6:	d1c8      	bne.n	800474a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
	...

080047c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08a      	sub	sp, #40	@ 0x28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80047de:	2300      	movs	r3, #0
 80047e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	f003 0310 	and.w	r3, r3, #16
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d068      	beq.n	80048c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2210      	movs	r2, #16
 80047f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047f8:	e049      	b.n	800488e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004800:	d045      	beq.n	800488e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004802:	f7fd fcef 	bl	80021e4 <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	429a      	cmp	r2, r3
 8004810:	d302      	bcc.n	8004818 <I2C_IsErrorOccurred+0x54>
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d13a      	bne.n	800488e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004822:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800482a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004836:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800483a:	d121      	bne.n	8004880 <I2C_IsErrorOccurred+0xbc>
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004842:	d01d      	beq.n	8004880 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004844:	7cfb      	ldrb	r3, [r7, #19]
 8004846:	2b20      	cmp	r3, #32
 8004848:	d01a      	beq.n	8004880 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004858:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800485a:	f7fd fcc3 	bl	80021e4 <HAL_GetTick>
 800485e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004860:	e00e      	b.n	8004880 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004862:	f7fd fcbf 	bl	80021e4 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b19      	cmp	r3, #25
 800486e:	d907      	bls.n	8004880 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004870:	6a3b      	ldr	r3, [r7, #32]
 8004872:	f043 0320 	orr.w	r3, r3, #32
 8004876:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800487e:	e006      	b.n	800488e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	f003 0320 	and.w	r3, r3, #32
 800488a:	2b20      	cmp	r3, #32
 800488c:	d1e9      	bne.n	8004862 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	f003 0320 	and.w	r3, r3, #32
 8004898:	2b20      	cmp	r3, #32
 800489a:	d003      	beq.n	80048a4 <I2C_IsErrorOccurred+0xe0>
 800489c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0aa      	beq.n	80047fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80048a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d103      	bne.n	80048b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2220      	movs	r2, #32
 80048b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	f043 0304 	orr.w	r3, r3, #4
 80048ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00b      	beq.n	80048ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80048d4:	6a3b      	ldr	r3, [r7, #32]
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00b      	beq.n	800490e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	f043 0308 	orr.w	r3, r3, #8
 80048fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004906:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00b      	beq.n	8004930 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004918:	6a3b      	ldr	r3, [r7, #32]
 800491a:	f043 0302 	orr.w	r3, r3, #2
 800491e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004928:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004934:	2b00      	cmp	r3, #0
 8004936:	d01c      	beq.n	8004972 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f7ff fe3b 	bl	80045b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	6859      	ldr	r1, [r3, #4]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4b0d      	ldr	r3, [pc, #52]	@ (8004980 <I2C_IsErrorOccurred+0x1bc>)
 800494a:	400b      	ands	r3, r1
 800494c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	431a      	orrs	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2220      	movs	r2, #32
 800495e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004972:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004976:	4618      	mov	r0, r3
 8004978:	3728      	adds	r7, #40	@ 0x28
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	fe00e800 	.word	0xfe00e800

08004984 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	607b      	str	r3, [r7, #4]
 800498e:	460b      	mov	r3, r1
 8004990:	817b      	strh	r3, [r7, #10]
 8004992:	4613      	mov	r3, r2
 8004994:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004996:	897b      	ldrh	r3, [r7, #10]
 8004998:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800499c:	7a7b      	ldrb	r3, [r7, #9]
 800499e:	041b      	lsls	r3, r3, #16
 80049a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	0d5b      	lsrs	r3, r3, #21
 80049be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80049c2:	4b08      	ldr	r3, [pc, #32]	@ (80049e4 <I2C_TransferConfig+0x60>)
 80049c4:	430b      	orrs	r3, r1
 80049c6:	43db      	mvns	r3, r3
 80049c8:	ea02 0103 	and.w	r1, r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049d6:	bf00      	nop
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	03ff63ff 	.word	0x03ff63ff

080049e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b20      	cmp	r3, #32
 80049fc:	d138      	bne.n	8004a70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e032      	b.n	8004a72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2224      	movs	r2, #36	@ 0x24
 8004a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f022 0201 	bic.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	6819      	ldr	r1, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	e000      	b.n	8004a72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a70:	2302      	movs	r3, #2
  }
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b085      	sub	sp, #20
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
 8004a86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b20      	cmp	r3, #32
 8004a92:	d139      	bne.n	8004b08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d101      	bne.n	8004aa2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	e033      	b.n	8004b0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2224      	movs	r2, #36	@ 0x24
 8004aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 0201 	bic.w	r2, r2, #1
 8004ac0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ad0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	021b      	lsls	r3, r3, #8
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f042 0201 	orr.w	r2, r2, #1
 8004af2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2220      	movs	r2, #32
 8004af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	e000      	b.n	8004b0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b08:	2302      	movs	r3, #2
  }
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
	...

08004b18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004b1c:	4b04      	ldr	r3, [pc, #16]	@ (8004b30 <HAL_PWREx_GetVoltageRange+0x18>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40007000 	.word	0x40007000

08004b34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b42:	d130      	bne.n	8004ba6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b44:	4b23      	ldr	r3, [pc, #140]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b50:	d038      	beq.n	8004bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b52:	4b20      	ldr	r3, [pc, #128]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b62:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2232      	movs	r2, #50	@ 0x32
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8004bdc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	0c9b      	lsrs	r3, r3, #18
 8004b74:	3301      	adds	r3, #1
 8004b76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b78:	e002      	b.n	8004b80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b80:	4b14      	ldr	r3, [pc, #80]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b8c:	d102      	bne.n	8004b94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1f2      	bne.n	8004b7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b94:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ba0:	d110      	bne.n	8004bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e00f      	b.n	8004bc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb2:	d007      	beq.n	8004bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004bb4:	4b07      	ldr	r3, [pc, #28]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004bbc:	4a05      	ldr	r2, [pc, #20]	@ (8004bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004bc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3714      	adds	r7, #20
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	40007000 	.word	0x40007000
 8004bd8:	2000000c 	.word	0x2000000c
 8004bdc:	431bde83 	.word	0x431bde83

08004be0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b088      	sub	sp, #32
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e3ca      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bf2:	4b97      	ldr	r3, [pc, #604]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 030c 	and.w	r3, r3, #12
 8004bfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bfc:	4b94      	ldr	r3, [pc, #592]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	f003 0303 	and.w	r3, r3, #3
 8004c04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0310 	and.w	r3, r3, #16
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	f000 80e4 	beq.w	8004ddc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d007      	beq.n	8004c2a <HAL_RCC_OscConfig+0x4a>
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	2b0c      	cmp	r3, #12
 8004c1e:	f040 808b 	bne.w	8004d38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	f040 8087 	bne.w	8004d38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c2a:	4b89      	ldr	r3, [pc, #548]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d005      	beq.n	8004c42 <HAL_RCC_OscConfig+0x62>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e3a2      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1a      	ldr	r2, [r3, #32]
 8004c46:	4b82      	ldr	r3, [pc, #520]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0308 	and.w	r3, r3, #8
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d004      	beq.n	8004c5c <HAL_RCC_OscConfig+0x7c>
 8004c52:	4b7f      	ldr	r3, [pc, #508]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c5a:	e005      	b.n	8004c68 <HAL_RCC_OscConfig+0x88>
 8004c5c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c62:	091b      	lsrs	r3, r3, #4
 8004c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d223      	bcs.n	8004cb4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fd55 	bl	8005720 <RCC_SetFlashLatencyFromMSIRange>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e383      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c80:	4b73      	ldr	r3, [pc, #460]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a72      	ldr	r2, [pc, #456]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c86:	f043 0308 	orr.w	r3, r3, #8
 8004c8a:	6013      	str	r3, [r2, #0]
 8004c8c:	4b70      	ldr	r3, [pc, #448]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	496d      	ldr	r1, [pc, #436]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c9e:	4b6c      	ldr	r3, [pc, #432]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	021b      	lsls	r3, r3, #8
 8004cac:	4968      	ldr	r1, [pc, #416]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	604b      	str	r3, [r1, #4]
 8004cb2:	e025      	b.n	8004d00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cb4:	4b66      	ldr	r3, [pc, #408]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a65      	ldr	r2, [pc, #404]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004cba:	f043 0308 	orr.w	r3, r3, #8
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	4b63      	ldr	r3, [pc, #396]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4960      	ldr	r1, [pc, #384]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	021b      	lsls	r3, r3, #8
 8004ce0:	495b      	ldr	r1, [pc, #364]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d109      	bne.n	8004d00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fd15 	bl	8005720 <RCC_SetFlashLatencyFromMSIRange>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e343      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d00:	f000 fc4a 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8004d04:	4602      	mov	r2, r0
 8004d06:	4b52      	ldr	r3, [pc, #328]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	091b      	lsrs	r3, r3, #4
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	4950      	ldr	r1, [pc, #320]	@ (8004e54 <HAL_RCC_OscConfig+0x274>)
 8004d12:	5ccb      	ldrb	r3, [r1, r3]
 8004d14:	f003 031f 	and.w	r3, r3, #31
 8004d18:	fa22 f303 	lsr.w	r3, r2, r3
 8004d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8004e58 <HAL_RCC_OscConfig+0x278>)
 8004d1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d20:	4b4e      	ldr	r3, [pc, #312]	@ (8004e5c <HAL_RCC_OscConfig+0x27c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7fd fa0d 	bl	8002144 <HAL_InitTick>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d052      	beq.n	8004dda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004d34:	7bfb      	ldrb	r3, [r7, #15]
 8004d36:	e327      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d032      	beq.n	8004da6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d40:	4b43      	ldr	r3, [pc, #268]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a42      	ldr	r2, [pc, #264]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d4c:	f7fd fa4a 	bl	80021e4 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d54:	f7fd fa46 	bl	80021e4 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e310      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d66:	4b3a      	ldr	r3, [pc, #232]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f0      	beq.n	8004d54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d72:	4b37      	ldr	r3, [pc, #220]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a36      	ldr	r2, [pc, #216]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d78:	f043 0308 	orr.w	r3, r3, #8
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	4b34      	ldr	r3, [pc, #208]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	4931      	ldr	r1, [pc, #196]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d90:	4b2f      	ldr	r3, [pc, #188]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	021b      	lsls	r3, r3, #8
 8004d9e:	492c      	ldr	r1, [pc, #176]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	604b      	str	r3, [r1, #4]
 8004da4:	e01a      	b.n	8004ddc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004da6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a29      	ldr	r2, [pc, #164]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004db2:	f7fd fa17 	bl	80021e4 <HAL_GetTick>
 8004db6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004db8:	e008      	b.n	8004dcc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004dba:	f7fd fa13 	bl	80021e4 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e2dd      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dcc:	4b20      	ldr	r3, [pc, #128]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1f0      	bne.n	8004dba <HAL_RCC_OscConfig+0x1da>
 8004dd8:	e000      	b.n	8004ddc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004dda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d074      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	2b08      	cmp	r3, #8
 8004dec:	d005      	beq.n	8004dfa <HAL_RCC_OscConfig+0x21a>
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b0c      	cmp	r3, #12
 8004df2:	d10e      	bne.n	8004e12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	2b03      	cmp	r3, #3
 8004df8:	d10b      	bne.n	8004e12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dfa:	4b15      	ldr	r3, [pc, #84]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d064      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x2f0>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d160      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e2ba      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e1a:	d106      	bne.n	8004e2a <HAL_RCC_OscConfig+0x24a>
 8004e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a0b      	ldr	r2, [pc, #44]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e26:	6013      	str	r3, [r2, #0]
 8004e28:	e026      	b.n	8004e78 <HAL_RCC_OscConfig+0x298>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e32:	d115      	bne.n	8004e60 <HAL_RCC_OscConfig+0x280>
 8004e34:	4b06      	ldr	r3, [pc, #24]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a05      	ldr	r2, [pc, #20]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004e3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e3e:	6013      	str	r3, [r2, #0]
 8004e40:	4b03      	ldr	r3, [pc, #12]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a02      	ldr	r2, [pc, #8]	@ (8004e50 <HAL_RCC_OscConfig+0x270>)
 8004e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e4a:	6013      	str	r3, [r2, #0]
 8004e4c:	e014      	b.n	8004e78 <HAL_RCC_OscConfig+0x298>
 8004e4e:	bf00      	nop
 8004e50:	40021000 	.word	0x40021000
 8004e54:	080088cc 	.word	0x080088cc
 8004e58:	2000000c 	.word	0x2000000c
 8004e5c:	20000010 	.word	0x20000010
 8004e60:	4ba0      	ldr	r3, [pc, #640]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a9f      	ldr	r2, [pc, #636]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	4b9d      	ldr	r3, [pc, #628]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a9c      	ldr	r2, [pc, #624]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d013      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e80:	f7fd f9b0 	bl	80021e4 <HAL_GetTick>
 8004e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e86:	e008      	b.n	8004e9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e88:	f7fd f9ac 	bl	80021e4 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b64      	cmp	r3, #100	@ 0x64
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e276      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e9a:	4b92      	ldr	r3, [pc, #584]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCC_OscConfig+0x2a8>
 8004ea6:	e014      	b.n	8004ed2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea8:	f7fd f99c 	bl	80021e4 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004eb0:	f7fd f998 	bl	80021e4 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b64      	cmp	r3, #100	@ 0x64
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e262      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ec2:	4b88      	ldr	r3, [pc, #544]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x2d0>
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d060      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d005      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x310>
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	2b0c      	cmp	r3, #12
 8004ee8:	d119      	bne.n	8004f1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d116      	bne.n	8004f1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ef0:	4b7c      	ldr	r3, [pc, #496]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d005      	beq.n	8004f08 <HAL_RCC_OscConfig+0x328>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e23f      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f08:	4b76      	ldr	r3, [pc, #472]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	061b      	lsls	r3, r3, #24
 8004f16:	4973      	ldr	r1, [pc, #460]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f1c:	e040      	b.n	8004fa0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d023      	beq.n	8004f6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f26:	4b6f      	ldr	r3, [pc, #444]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a6e      	ldr	r2, [pc, #440]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f32:	f7fd f957 	bl	80021e4 <HAL_GetTick>
 8004f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f38:	e008      	b.n	8004f4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f3a:	f7fd f953 	bl	80021e4 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e21d      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f4c:	4b65      	ldr	r3, [pc, #404]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d0f0      	beq.n	8004f3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f58:	4b62      	ldr	r3, [pc, #392]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	061b      	lsls	r3, r3, #24
 8004f66:	495f      	ldr	r1, [pc, #380]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	604b      	str	r3, [r1, #4]
 8004f6c:	e018      	b.n	8004fa0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f6e:	4b5d      	ldr	r3, [pc, #372]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a5c      	ldr	r2, [pc, #368]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7a:	f7fd f933 	bl	80021e4 <HAL_GetTick>
 8004f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f80:	e008      	b.n	8004f94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f82:	f7fd f92f 	bl	80021e4 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d901      	bls.n	8004f94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e1f9      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f94:	4b53      	ldr	r3, [pc, #332]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1f0      	bne.n	8004f82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d03c      	beq.n	8005026 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d01c      	beq.n	8004fee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fba:	4a4a      	ldr	r2, [pc, #296]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004fbc:	f043 0301 	orr.w	r3, r3, #1
 8004fc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc4:	f7fd f90e 	bl	80021e4 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fcc:	f7fd f90a 	bl	80021e4 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e1d4      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fde:	4b41      	ldr	r3, [pc, #260]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0ef      	beq.n	8004fcc <HAL_RCC_OscConfig+0x3ec>
 8004fec:	e01b      	b.n	8005026 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fee:	4b3d      	ldr	r3, [pc, #244]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffe:	f7fd f8f1 	bl	80021e4 <HAL_GetTick>
 8005002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005004:	e008      	b.n	8005018 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005006:	f7fd f8ed 	bl	80021e4 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e1b7      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005018:	4b32      	ldr	r3, [pc, #200]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 800501a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1ef      	bne.n	8005006 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0304 	and.w	r3, r3, #4
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 80a6 	beq.w	8005180 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005034:	2300      	movs	r3, #0
 8005036:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005038:	4b2a      	ldr	r3, [pc, #168]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 800503a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10d      	bne.n	8005060 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005044:	4b27      	ldr	r3, [pc, #156]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8005046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005048:	4a26      	ldr	r2, [pc, #152]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 800504a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800504e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005050:	4b24      	ldr	r3, [pc, #144]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 8005052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800505c:	2301      	movs	r3, #1
 800505e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005060:	4b21      	ldr	r3, [pc, #132]	@ (80050e8 <HAL_RCC_OscConfig+0x508>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005068:	2b00      	cmp	r3, #0
 800506a:	d118      	bne.n	800509e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800506c:	4b1e      	ldr	r3, [pc, #120]	@ (80050e8 <HAL_RCC_OscConfig+0x508>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a1d      	ldr	r2, [pc, #116]	@ (80050e8 <HAL_RCC_OscConfig+0x508>)
 8005072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005078:	f7fd f8b4 	bl	80021e4 <HAL_GetTick>
 800507c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800507e:	e008      	b.n	8005092 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005080:	f7fd f8b0 	bl	80021e4 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d901      	bls.n	8005092 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e17a      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005092:	4b15      	ldr	r3, [pc, #84]	@ (80050e8 <HAL_RCC_OscConfig+0x508>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509a:	2b00      	cmp	r3, #0
 800509c:	d0f0      	beq.n	8005080 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d108      	bne.n	80050b8 <HAL_RCC_OscConfig+0x4d8>
 80050a6:	4b0f      	ldr	r3, [pc, #60]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 80050a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ac:	4a0d      	ldr	r2, [pc, #52]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050b6:	e029      	b.n	800510c <HAL_RCC_OscConfig+0x52c>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	2b05      	cmp	r3, #5
 80050be:	d115      	bne.n	80050ec <HAL_RCC_OscConfig+0x50c>
 80050c0:	4b08      	ldr	r3, [pc, #32]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 80050c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c6:	4a07      	ldr	r2, [pc, #28]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 80050c8:	f043 0304 	orr.w	r3, r3, #4
 80050cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050d0:	4b04      	ldr	r3, [pc, #16]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 80050d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d6:	4a03      	ldr	r2, [pc, #12]	@ (80050e4 <HAL_RCC_OscConfig+0x504>)
 80050d8:	f043 0301 	orr.w	r3, r3, #1
 80050dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050e0:	e014      	b.n	800510c <HAL_RCC_OscConfig+0x52c>
 80050e2:	bf00      	nop
 80050e4:	40021000 	.word	0x40021000
 80050e8:	40007000 	.word	0x40007000
 80050ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80050ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f2:	4a9b      	ldr	r2, [pc, #620]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80050f4:	f023 0301 	bic.w	r3, r3, #1
 80050f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050fc:	4b98      	ldr	r3, [pc, #608]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005102:	4a97      	ldr	r2, [pc, #604]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005104:	f023 0304 	bic.w	r3, r3, #4
 8005108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d016      	beq.n	8005142 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005114:	f7fd f866 	bl	80021e4 <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800511a:	e00a      	b.n	8005132 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800511c:	f7fd f862 	bl	80021e4 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800512a:	4293      	cmp	r3, r2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e12a      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005132:	4b8b      	ldr	r3, [pc, #556]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d0ed      	beq.n	800511c <HAL_RCC_OscConfig+0x53c>
 8005140:	e015      	b.n	800516e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005142:	f7fd f84f 	bl	80021e4 <HAL_GetTick>
 8005146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005148:	e00a      	b.n	8005160 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800514a:	f7fd f84b 	bl	80021e4 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005158:	4293      	cmp	r3, r2
 800515a:	d901      	bls.n	8005160 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e113      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005160:	4b7f      	ldr	r3, [pc, #508]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1ed      	bne.n	800514a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800516e:	7ffb      	ldrb	r3, [r7, #31]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d105      	bne.n	8005180 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005174:	4b7a      	ldr	r3, [pc, #488]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005178:	4a79      	ldr	r2, [pc, #484]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 800517a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800517e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 80fe 	beq.w	8005386 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518e:	2b02      	cmp	r3, #2
 8005190:	f040 80d0 	bne.w	8005334 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005194:	4b72      	ldr	r3, [pc, #456]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f003 0203 	and.w	r2, r3, #3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d130      	bne.n	800520a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b2:	3b01      	subs	r3, #1
 80051b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d127      	bne.n	800520a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d11f      	bne.n	800520a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051d4:	2a07      	cmp	r2, #7
 80051d6:	bf14      	ite	ne
 80051d8:	2201      	movne	r2, #1
 80051da:	2200      	moveq	r2, #0
 80051dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051de:	4293      	cmp	r3, r2
 80051e0:	d113      	bne.n	800520a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ec:	085b      	lsrs	r3, r3, #1
 80051ee:	3b01      	subs	r3, #1
 80051f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d109      	bne.n	800520a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005200:	085b      	lsrs	r3, r3, #1
 8005202:	3b01      	subs	r3, #1
 8005204:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005206:	429a      	cmp	r2, r3
 8005208:	d06e      	beq.n	80052e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	2b0c      	cmp	r3, #12
 800520e:	d069      	beq.n	80052e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005210:	4b53      	ldr	r3, [pc, #332]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d105      	bne.n	8005228 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800521c:	4b50      	ldr	r3, [pc, #320]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e0ad      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800522c:	4b4c      	ldr	r3, [pc, #304]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a4b      	ldr	r2, [pc, #300]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005236:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005238:	f7fc ffd4 	bl	80021e4 <HAL_GetTick>
 800523c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800523e:	e008      	b.n	8005252 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005240:	f7fc ffd0 	bl	80021e4 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b02      	cmp	r3, #2
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e09a      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005252:	4b43      	ldr	r3, [pc, #268]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1f0      	bne.n	8005240 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800525e:	4b40      	ldr	r3, [pc, #256]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005260:	68da      	ldr	r2, [r3, #12]
 8005262:	4b40      	ldr	r3, [pc, #256]	@ (8005364 <HAL_RCC_OscConfig+0x784>)
 8005264:	4013      	ands	r3, r2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800526e:	3a01      	subs	r2, #1
 8005270:	0112      	lsls	r2, r2, #4
 8005272:	4311      	orrs	r1, r2
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005278:	0212      	lsls	r2, r2, #8
 800527a:	4311      	orrs	r1, r2
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005280:	0852      	lsrs	r2, r2, #1
 8005282:	3a01      	subs	r2, #1
 8005284:	0552      	lsls	r2, r2, #21
 8005286:	4311      	orrs	r1, r2
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800528c:	0852      	lsrs	r2, r2, #1
 800528e:	3a01      	subs	r2, #1
 8005290:	0652      	lsls	r2, r2, #25
 8005292:	4311      	orrs	r1, r2
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005298:	0912      	lsrs	r2, r2, #4
 800529a:	0452      	lsls	r2, r2, #17
 800529c:	430a      	orrs	r2, r1
 800529e:	4930      	ldr	r1, [pc, #192]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052b0:	4b2b      	ldr	r3, [pc, #172]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	4a2a      	ldr	r2, [pc, #168]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052bc:	f7fc ff92 	bl	80021e4 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052c4:	f7fc ff8e 	bl	80021e4 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e058      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052d6:	4b22      	ldr	r3, [pc, #136]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d0f0      	beq.n	80052c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052e2:	e050      	b.n	8005386 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e04f      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d148      	bne.n	8005386 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80052f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a19      	ldr	r2, [pc, #100]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 80052fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005300:	4b17      	ldr	r3, [pc, #92]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	4a16      	ldr	r2, [pc, #88]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005306:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800530a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800530c:	f7fc ff6a 	bl	80021e4 <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005314:	f7fc ff66 	bl	80021e4 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e030      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005326:	4b0e      	ldr	r3, [pc, #56]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0f0      	beq.n	8005314 <HAL_RCC_OscConfig+0x734>
 8005332:	e028      	b.n	8005386 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	2b0c      	cmp	r3, #12
 8005338:	d023      	beq.n	8005382 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800533a:	4b09      	ldr	r3, [pc, #36]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a08      	ldr	r2, [pc, #32]	@ (8005360 <HAL_RCC_OscConfig+0x780>)
 8005340:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005346:	f7fc ff4d 	bl	80021e4 <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800534c:	e00c      	b.n	8005368 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800534e:	f7fc ff49 	bl	80021e4 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d905      	bls.n	8005368 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e013      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
 8005360:	40021000 	.word	0x40021000
 8005364:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005368:	4b09      	ldr	r3, [pc, #36]	@ (8005390 <HAL_RCC_OscConfig+0x7b0>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1ec      	bne.n	800534e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005374:	4b06      	ldr	r3, [pc, #24]	@ (8005390 <HAL_RCC_OscConfig+0x7b0>)
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	4905      	ldr	r1, [pc, #20]	@ (8005390 <HAL_RCC_OscConfig+0x7b0>)
 800537a:	4b06      	ldr	r3, [pc, #24]	@ (8005394 <HAL_RCC_OscConfig+0x7b4>)
 800537c:	4013      	ands	r3, r2
 800537e:	60cb      	str	r3, [r1, #12]
 8005380:	e001      	b.n	8005386 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e000      	b.n	8005388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3720      	adds	r7, #32
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40021000 	.word	0x40021000
 8005394:	feeefffc 	.word	0xfeeefffc

08005398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d101      	bne.n	80053ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e0e7      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053ac:	4b75      	ldr	r3, [pc, #468]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0307 	and.w	r3, r3, #7
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d910      	bls.n	80053dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ba:	4b72      	ldr	r3, [pc, #456]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f023 0207 	bic.w	r2, r3, #7
 80053c2:	4970      	ldr	r1, [pc, #448]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ca:	4b6e      	ldr	r3, [pc, #440]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0307 	and.w	r3, r3, #7
 80053d2:	683a      	ldr	r2, [r7, #0]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d001      	beq.n	80053dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e0cf      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d010      	beq.n	800540a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	4b66      	ldr	r3, [pc, #408]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d908      	bls.n	800540a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053f8:	4b63      	ldr	r3, [pc, #396]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	4960      	ldr	r1, [pc, #384]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005406:	4313      	orrs	r3, r2
 8005408:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d04c      	beq.n	80054b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2b03      	cmp	r3, #3
 800541c:	d107      	bne.n	800542e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800541e:	4b5a      	ldr	r3, [pc, #360]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d121      	bne.n	800546e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e0a6      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b02      	cmp	r3, #2
 8005434:	d107      	bne.n	8005446 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005436:	4b54      	ldr	r3, [pc, #336]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d115      	bne.n	800546e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e09a      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d107      	bne.n	800545e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800544e:	4b4e      	ldr	r3, [pc, #312]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e08e      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800545e:	4b4a      	ldr	r3, [pc, #296]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e086      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800546e:	4b46      	ldr	r3, [pc, #280]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f023 0203 	bic.w	r2, r3, #3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	4943      	ldr	r1, [pc, #268]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 800547c:	4313      	orrs	r3, r2
 800547e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005480:	f7fc feb0 	bl	80021e4 <HAL_GetTick>
 8005484:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005486:	e00a      	b.n	800549e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005488:	f7fc feac 	bl	80021e4 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005496:	4293      	cmp	r3, r2
 8005498:	d901      	bls.n	800549e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e06e      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800549e:	4b3a      	ldr	r3, [pc, #232]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 020c 	and.w	r2, r3, #12
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d1eb      	bne.n	8005488 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d010      	beq.n	80054de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	4b31      	ldr	r3, [pc, #196]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d208      	bcs.n	80054de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054cc:	4b2e      	ldr	r3, [pc, #184]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	492b      	ldr	r1, [pc, #172]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054de:	4b29      	ldr	r3, [pc, #164]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0307 	and.w	r3, r3, #7
 80054e6:	683a      	ldr	r2, [r7, #0]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d210      	bcs.n	800550e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ec:	4b25      	ldr	r3, [pc, #148]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f023 0207 	bic.w	r2, r3, #7
 80054f4:	4923      	ldr	r1, [pc, #140]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fc:	4b21      	ldr	r3, [pc, #132]	@ (8005584 <HAL_RCC_ClockConfig+0x1ec>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0307 	and.w	r3, r3, #7
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d001      	beq.n	800550e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e036      	b.n	800557c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0304 	and.w	r3, r3, #4
 8005516:	2b00      	cmp	r3, #0
 8005518:	d008      	beq.n	800552c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800551a:	4b1b      	ldr	r3, [pc, #108]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	4918      	ldr	r1, [pc, #96]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005528:	4313      	orrs	r3, r2
 800552a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b00      	cmp	r3, #0
 8005536:	d009      	beq.n	800554c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005538:	4b13      	ldr	r3, [pc, #76]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4910      	ldr	r1, [pc, #64]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005548:	4313      	orrs	r3, r2
 800554a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800554c:	f000 f824 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8005550:	4602      	mov	r2, r0
 8005552:	4b0d      	ldr	r3, [pc, #52]	@ (8005588 <HAL_RCC_ClockConfig+0x1f0>)
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	f003 030f 	and.w	r3, r3, #15
 800555c:	490b      	ldr	r1, [pc, #44]	@ (800558c <HAL_RCC_ClockConfig+0x1f4>)
 800555e:	5ccb      	ldrb	r3, [r1, r3]
 8005560:	f003 031f 	and.w	r3, r3, #31
 8005564:	fa22 f303 	lsr.w	r3, r2, r3
 8005568:	4a09      	ldr	r2, [pc, #36]	@ (8005590 <HAL_RCC_ClockConfig+0x1f8>)
 800556a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800556c:	4b09      	ldr	r3, [pc, #36]	@ (8005594 <HAL_RCC_ClockConfig+0x1fc>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4618      	mov	r0, r3
 8005572:	f7fc fde7 	bl	8002144 <HAL_InitTick>
 8005576:	4603      	mov	r3, r0
 8005578:	72fb      	strb	r3, [r7, #11]

  return status;
 800557a:	7afb      	ldrb	r3, [r7, #11]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40022000 	.word	0x40022000
 8005588:	40021000 	.word	0x40021000
 800558c:	080088cc 	.word	0x080088cc
 8005590:	2000000c 	.word	0x2000000c
 8005594:	20000010 	.word	0x20000010

08005598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005598:	b480      	push	{r7}
 800559a:	b089      	sub	sp, #36	@ 0x24
 800559c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800559e:	2300      	movs	r3, #0
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	2300      	movs	r3, #0
 80055a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055a6:	4b3e      	ldr	r3, [pc, #248]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
 80055ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055b0:	4b3b      	ldr	r3, [pc, #236]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f003 0303 	and.w	r3, r3, #3
 80055b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_GetSysClockFreq+0x34>
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	2b0c      	cmp	r3, #12
 80055c4:	d121      	bne.n	800560a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d11e      	bne.n	800560a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80055cc:	4b34      	ldr	r3, [pc, #208]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d107      	bne.n	80055e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80055d8:	4b31      	ldr	r3, [pc, #196]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055de:	0a1b      	lsrs	r3, r3, #8
 80055e0:	f003 030f 	and.w	r3, r3, #15
 80055e4:	61fb      	str	r3, [r7, #28]
 80055e6:	e005      	b.n	80055f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80055e8:	4b2d      	ldr	r3, [pc, #180]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	091b      	lsrs	r3, r3, #4
 80055ee:	f003 030f 	and.w	r3, r3, #15
 80055f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80055f4:	4a2b      	ldr	r2, [pc, #172]	@ (80056a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10d      	bne.n	8005620 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005608:	e00a      	b.n	8005620 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	2b04      	cmp	r3, #4
 800560e:	d102      	bne.n	8005616 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005610:	4b25      	ldr	r3, [pc, #148]	@ (80056a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005612:	61bb      	str	r3, [r7, #24]
 8005614:	e004      	b.n	8005620 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d101      	bne.n	8005620 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800561c:	4b23      	ldr	r3, [pc, #140]	@ (80056ac <HAL_RCC_GetSysClockFreq+0x114>)
 800561e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	2b0c      	cmp	r3, #12
 8005624:	d134      	bne.n	8005690 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005626:	4b1e      	ldr	r3, [pc, #120]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d003      	beq.n	800563e <HAL_RCC_GetSysClockFreq+0xa6>
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	2b03      	cmp	r3, #3
 800563a:	d003      	beq.n	8005644 <HAL_RCC_GetSysClockFreq+0xac>
 800563c:	e005      	b.n	800564a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800563e:	4b1a      	ldr	r3, [pc, #104]	@ (80056a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005640:	617b      	str	r3, [r7, #20]
      break;
 8005642:	e005      	b.n	8005650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005644:	4b19      	ldr	r3, [pc, #100]	@ (80056ac <HAL_RCC_GetSysClockFreq+0x114>)
 8005646:	617b      	str	r3, [r7, #20]
      break;
 8005648:	e002      	b.n	8005650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	617b      	str	r3, [r7, #20]
      break;
 800564e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005650:	4b13      	ldr	r3, [pc, #76]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	091b      	lsrs	r3, r3, #4
 8005656:	f003 0307 	and.w	r3, r3, #7
 800565a:	3301      	adds	r3, #1
 800565c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800565e:	4b10      	ldr	r3, [pc, #64]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	0a1b      	lsrs	r3, r3, #8
 8005664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	fb03 f202 	mul.w	r2, r3, r2
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	fbb2 f3f3 	udiv	r3, r2, r3
 8005674:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005676:	4b0a      	ldr	r3, [pc, #40]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	0e5b      	lsrs	r3, r3, #25
 800567c:	f003 0303 	and.w	r3, r3, #3
 8005680:	3301      	adds	r3, #1
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	fbb2 f3f3 	udiv	r3, r2, r3
 800568e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005690:	69bb      	ldr	r3, [r7, #24]
}
 8005692:	4618      	mov	r0, r3
 8005694:	3724      	adds	r7, #36	@ 0x24
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40021000 	.word	0x40021000
 80056a4:	080088e4 	.word	0x080088e4
 80056a8:	00f42400 	.word	0x00f42400
 80056ac:	007a1200 	.word	0x007a1200

080056b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056b4:	4b03      	ldr	r3, [pc, #12]	@ (80056c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80056b6:	681b      	ldr	r3, [r3, #0]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	2000000c 	.word	0x2000000c

080056c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056cc:	f7ff fff0 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056d0:	4602      	mov	r2, r0
 80056d2:	4b06      	ldr	r3, [pc, #24]	@ (80056ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	0a1b      	lsrs	r3, r3, #8
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	4904      	ldr	r1, [pc, #16]	@ (80056f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056de:	5ccb      	ldrb	r3, [r1, r3]
 80056e0:	f003 031f 	and.w	r3, r3, #31
 80056e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	40021000 	.word	0x40021000
 80056f0:	080088dc 	.word	0x080088dc

080056f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80056f8:	f7ff ffda 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056fc:	4602      	mov	r2, r0
 80056fe:	4b06      	ldr	r3, [pc, #24]	@ (8005718 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	0adb      	lsrs	r3, r3, #11
 8005704:	f003 0307 	and.w	r3, r3, #7
 8005708:	4904      	ldr	r1, [pc, #16]	@ (800571c <HAL_RCC_GetPCLK2Freq+0x28>)
 800570a:	5ccb      	ldrb	r3, [r1, r3]
 800570c:	f003 031f 	and.w	r3, r3, #31
 8005710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005714:	4618      	mov	r0, r3
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40021000 	.word	0x40021000
 800571c:	080088dc 	.word	0x080088dc

08005720 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005728:	2300      	movs	r3, #0
 800572a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800572c:	4b2a      	ldr	r3, [pc, #168]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800572e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005738:	f7ff f9ee 	bl	8004b18 <HAL_PWREx_GetVoltageRange>
 800573c:	6178      	str	r0, [r7, #20]
 800573e:	e014      	b.n	800576a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005740:	4b25      	ldr	r3, [pc, #148]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005744:	4a24      	ldr	r2, [pc, #144]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800574a:	6593      	str	r3, [r2, #88]	@ 0x58
 800574c:	4b22      	ldr	r3, [pc, #136]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800574e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005754:	60fb      	str	r3, [r7, #12]
 8005756:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005758:	f7ff f9de 	bl	8004b18 <HAL_PWREx_GetVoltageRange>
 800575c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800575e:	4b1e      	ldr	r3, [pc, #120]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005762:	4a1d      	ldr	r2, [pc, #116]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005764:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005768:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005770:	d10b      	bne.n	800578a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b80      	cmp	r3, #128	@ 0x80
 8005776:	d919      	bls.n	80057ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2ba0      	cmp	r3, #160	@ 0xa0
 800577c:	d902      	bls.n	8005784 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800577e:	2302      	movs	r3, #2
 8005780:	613b      	str	r3, [r7, #16]
 8005782:	e013      	b.n	80057ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005784:	2301      	movs	r3, #1
 8005786:	613b      	str	r3, [r7, #16]
 8005788:	e010      	b.n	80057ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b80      	cmp	r3, #128	@ 0x80
 800578e:	d902      	bls.n	8005796 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005790:	2303      	movs	r3, #3
 8005792:	613b      	str	r3, [r7, #16]
 8005794:	e00a      	b.n	80057ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b80      	cmp	r3, #128	@ 0x80
 800579a:	d102      	bne.n	80057a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800579c:	2302      	movs	r3, #2
 800579e:	613b      	str	r3, [r7, #16]
 80057a0:	e004      	b.n	80057ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b70      	cmp	r3, #112	@ 0x70
 80057a6:	d101      	bne.n	80057ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80057a8:	2301      	movs	r3, #1
 80057aa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80057ac:	4b0b      	ldr	r3, [pc, #44]	@ (80057dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f023 0207 	bic.w	r2, r3, #7
 80057b4:	4909      	ldr	r1, [pc, #36]	@ (80057dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80057bc:	4b07      	ldr	r3, [pc, #28]	@ (80057dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0307 	and.w	r3, r3, #7
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d001      	beq.n	80057ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e000      	b.n	80057d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3718      	adds	r7, #24
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	40021000 	.word	0x40021000
 80057dc:	40022000 	.word	0x40022000

080057e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80057e8:	2300      	movs	r3, #0
 80057ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80057ec:	2300      	movs	r3, #0
 80057ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d041      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005800:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005804:	d02a      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005806:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800580a:	d824      	bhi.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800580c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005810:	d008      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005812:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005816:	d81e      	bhi.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005818:	2b00      	cmp	r3, #0
 800581a:	d00a      	beq.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800581c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005820:	d010      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005822:	e018      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005824:	4b86      	ldr	r3, [pc, #536]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	4a85      	ldr	r2, [pc, #532]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800582a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800582e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005830:	e015      	b.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	3304      	adds	r3, #4
 8005836:	2100      	movs	r1, #0
 8005838:	4618      	mov	r0, r3
 800583a:	f000 fabb 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 800583e:	4603      	mov	r3, r0
 8005840:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005842:	e00c      	b.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	3320      	adds	r3, #32
 8005848:	2100      	movs	r1, #0
 800584a:	4618      	mov	r0, r3
 800584c:	f000 fba6 	bl	8005f9c <RCCEx_PLLSAI2_Config>
 8005850:	4603      	mov	r3, r0
 8005852:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005854:	e003      	b.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	74fb      	strb	r3, [r7, #19]
      break;
 800585a:	e000      	b.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800585c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800585e:	7cfb      	ldrb	r3, [r7, #19]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10b      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005864:	4b76      	ldr	r3, [pc, #472]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005872:	4973      	ldr	r1, [pc, #460]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005874:	4313      	orrs	r3, r2
 8005876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800587a:	e001      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800587c:	7cfb      	ldrb	r3, [r7, #19]
 800587e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d041      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005890:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005894:	d02a      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005896:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800589a:	d824      	bhi.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800589c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058a0:	d008      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80058a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058a6:	d81e      	bhi.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80058ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058b0:	d010      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80058b2:	e018      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80058b4:	4b62      	ldr	r3, [pc, #392]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	4a61      	ldr	r2, [pc, #388]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058be:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058c0:	e015      	b.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3304      	adds	r3, #4
 80058c6:	2100      	movs	r1, #0
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 fa73 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 80058ce:	4603      	mov	r3, r0
 80058d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058d2:	e00c      	b.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	3320      	adds	r3, #32
 80058d8:	2100      	movs	r1, #0
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 fb5e 	bl	8005f9c <RCCEx_PLLSAI2_Config>
 80058e0:	4603      	mov	r3, r0
 80058e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80058e4:	e003      	b.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	74fb      	strb	r3, [r7, #19]
      break;
 80058ea:	e000      	b.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80058ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058ee:	7cfb      	ldrb	r3, [r7, #19]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d10b      	bne.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80058f4:	4b52      	ldr	r3, [pc, #328]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005902:	494f      	ldr	r1, [pc, #316]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005904:	4313      	orrs	r3, r2
 8005906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800590a:	e001      	b.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800590c:	7cfb      	ldrb	r3, [r7, #19]
 800590e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 80a0 	beq.w	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800591e:	2300      	movs	r3, #0
 8005920:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005922:	4b47      	ldr	r3, [pc, #284]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800592e:	2301      	movs	r3, #1
 8005930:	e000      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005932:	2300      	movs	r3, #0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00d      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005938:	4b41      	ldr	r3, [pc, #260]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800593a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800593c:	4a40      	ldr	r2, [pc, #256]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800593e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005942:	6593      	str	r3, [r2, #88]	@ 0x58
 8005944:	4b3e      	ldr	r3, [pc, #248]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800594c:	60bb      	str	r3, [r7, #8]
 800594e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005950:	2301      	movs	r3, #1
 8005952:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005954:	4b3b      	ldr	r3, [pc, #236]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a3a      	ldr	r2, [pc, #232]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800595a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800595e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005960:	f7fc fc40 	bl	80021e4 <HAL_GetTick>
 8005964:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005966:	e009      	b.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005968:	f7fc fc3c 	bl	80021e4 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b02      	cmp	r3, #2
 8005974:	d902      	bls.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	74fb      	strb	r3, [r7, #19]
        break;
 800597a:	e005      	b.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800597c:	4b31      	ldr	r3, [pc, #196]	@ (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0ef      	beq.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005988:	7cfb      	ldrb	r3, [r7, #19]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d15c      	bne.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800598e:	4b2c      	ldr	r3, [pc, #176]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005998:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d01f      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d019      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059ac:	4b24      	ldr	r3, [pc, #144]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059b8:	4b21      	ldr	r3, [pc, #132]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059be:	4a20      	ldr	r2, [pc, #128]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059d8:	4a19      	ldr	r2, [pc, #100]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f003 0301 	and.w	r3, r3, #1
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d016      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ea:	f7fc fbfb 	bl	80021e4 <HAL_GetTick>
 80059ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059f0:	e00b      	b.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f2:	f7fc fbf7 	bl	80021e4 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d902      	bls.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	74fb      	strb	r3, [r7, #19]
            break;
 8005a08:	e006      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0ec      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005a18:	7cfb      	ldrb	r3, [r7, #19]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10c      	bne.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a1e:	4b08      	ldr	r3, [pc, #32]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a2e:	4904      	ldr	r1, [pc, #16]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005a36:	e009      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a38:	7cfb      	ldrb	r3, [r7, #19]
 8005a3a:	74bb      	strb	r3, [r7, #18]
 8005a3c:	e006      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005a3e:	bf00      	nop
 8005a40:	40021000 	.word	0x40021000
 8005a44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a48:	7cfb      	ldrb	r3, [r7, #19]
 8005a4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a4c:	7c7b      	ldrb	r3, [r7, #17]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d105      	bne.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a52:	4b9e      	ldr	r3, [pc, #632]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a56:	4a9d      	ldr	r2, [pc, #628]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a5c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a6a:	4b98      	ldr	r3, [pc, #608]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a70:	f023 0203 	bic.w	r2, r3, #3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a78:	4994      	ldr	r1, [pc, #592]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a8c:	4b8f      	ldr	r3, [pc, #572]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a92:	f023 020c 	bic.w	r2, r3, #12
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a9a:	498c      	ldr	r1, [pc, #560]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0304 	and.w	r3, r3, #4
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005aae:	4b87      	ldr	r3, [pc, #540]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abc:	4983      	ldr	r1, [pc, #524]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0308 	and.w	r3, r3, #8
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00a      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ad0:	4b7e      	ldr	r3, [pc, #504]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ade:	497b      	ldr	r1, [pc, #492]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0310 	and.w	r3, r3, #16
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00a      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005af2:	4b76      	ldr	r3, [pc, #472]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005af8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b00:	4972      	ldr	r1, [pc, #456]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b14:	4b6d      	ldr	r3, [pc, #436]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b1a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b22:	496a      	ldr	r1, [pc, #424]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b36:	4b65      	ldr	r3, [pc, #404]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b3c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b44:	4961      	ldr	r1, [pc, #388]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b58:	4b5c      	ldr	r3, [pc, #368]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b66:	4959      	ldr	r1, [pc, #356]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b7a:	4b54      	ldr	r3, [pc, #336]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b80:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b88:	4950      	ldr	r1, [pc, #320]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00a      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b9c:	4b4b      	ldr	r3, [pc, #300]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005baa:	4948      	ldr	r1, [pc, #288]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bbe:	4b43      	ldr	r3, [pc, #268]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bcc:	493f      	ldr	r1, [pc, #252]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d028      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005be0:	4b3a      	ldr	r3, [pc, #232]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bee:	4937      	ldr	r1, [pc, #220]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bfe:	d106      	bne.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c00:	4b32      	ldr	r3, [pc, #200]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	4a31      	ldr	r2, [pc, #196]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c0a:	60d3      	str	r3, [r2, #12]
 8005c0c:	e011      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c16:	d10c      	bne.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	3304      	adds	r3, #4
 8005c1c:	2101      	movs	r1, #1
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 f8c8 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005c24:	4603      	mov	r3, r0
 8005c26:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005c28:	7cfb      	ldrb	r3, [r7, #19]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005c2e:	7cfb      	ldrb	r3, [r7, #19]
 8005c30:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d028      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c3e:	4b23      	ldr	r3, [pc, #140]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c44:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c4c:	491f      	ldr	r1, [pc, #124]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c5c:	d106      	bne.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	4a1a      	ldr	r2, [pc, #104]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c68:	60d3      	str	r3, [r2, #12]
 8005c6a:	e011      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c74:	d10c      	bne.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	3304      	adds	r3, #4
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 f899 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005c82:	4603      	mov	r3, r0
 8005c84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c86:	7cfb      	ldrb	r3, [r7, #19]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005c8c:	7cfb      	ldrb	r3, [r7, #19]
 8005c8e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d02b      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ca2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005caa:	4908      	ldr	r1, [pc, #32]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cba:	d109      	bne.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cbc:	4b03      	ldr	r3, [pc, #12]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	4a02      	ldr	r2, [pc, #8]	@ (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cc6:	60d3      	str	r3, [r2, #12]
 8005cc8:	e014      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005cca:	bf00      	nop
 8005ccc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005cd8:	d10c      	bne.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	2101      	movs	r1, #1
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 f867 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005cea:	7cfb      	ldrb	r3, [r7, #19]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005cf0:	7cfb      	ldrb	r3, [r7, #19]
 8005cf2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d02f      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d00:	4b2b      	ldr	r3, [pc, #172]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d06:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d0e:	4928      	ldr	r1, [pc, #160]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d1e:	d10d      	bne.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3304      	adds	r3, #4
 8005d24:	2102      	movs	r1, #2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 f844 	bl	8005db4 <RCCEx_PLLSAI1_Config>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d30:	7cfb      	ldrb	r3, [r7, #19]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d014      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005d36:	7cfb      	ldrb	r3, [r7, #19]
 8005d38:	74bb      	strb	r3, [r7, #18]
 8005d3a:	e011      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d44:	d10c      	bne.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3320      	adds	r3, #32
 8005d4a:	2102      	movs	r1, #2
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 f925 	bl	8005f9c <RCCEx_PLLSAI2_Config>
 8005d52:	4603      	mov	r3, r0
 8005d54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d56:	7cfb      	ldrb	r3, [r7, #19]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005d5c:	7cfb      	ldrb	r3, [r7, #19]
 8005d5e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00a      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d6c:	4b10      	ldr	r3, [pc, #64]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d72:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d7a:	490d      	ldr	r1, [pc, #52]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00b      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d8e:	4b08      	ldr	r3, [pc, #32]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d94:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d9e:	4904      	ldr	r1, [pc, #16]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005da6:	7cbb      	ldrb	r3, [r7, #18]
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3718      	adds	r7, #24
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40021000 	.word	0x40021000

08005db4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dc2:	4b75      	ldr	r3, [pc, #468]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d018      	beq.n	8005e00 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005dce:	4b72      	ldr	r3, [pc, #456]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f003 0203 	and.w	r2, r3, #3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d10d      	bne.n	8005dfa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
       ||
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d009      	beq.n	8005dfa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005de6:	4b6c      	ldr	r3, [pc, #432]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	091b      	lsrs	r3, r3, #4
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	1c5a      	adds	r2, r3, #1
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
       ||
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d047      	beq.n	8005e8a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	73fb      	strb	r3, [r7, #15]
 8005dfe:	e044      	b.n	8005e8a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d018      	beq.n	8005e3a <RCCEx_PLLSAI1_Config+0x86>
 8005e08:	2b03      	cmp	r3, #3
 8005e0a:	d825      	bhi.n	8005e58 <RCCEx_PLLSAI1_Config+0xa4>
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d002      	beq.n	8005e16 <RCCEx_PLLSAI1_Config+0x62>
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d009      	beq.n	8005e28 <RCCEx_PLLSAI1_Config+0x74>
 8005e14:	e020      	b.n	8005e58 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e16:	4b60      	ldr	r3, [pc, #384]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d11d      	bne.n	8005e5e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e26:	e01a      	b.n	8005e5e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e28:	4b5b      	ldr	r3, [pc, #364]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d116      	bne.n	8005e62 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e38:	e013      	b.n	8005e62 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e3a:	4b57      	ldr	r3, [pc, #348]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10f      	bne.n	8005e66 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e46:	4b54      	ldr	r3, [pc, #336]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d109      	bne.n	8005e66 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e56:	e006      	b.n	8005e66 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e5c:	e004      	b.n	8005e68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005e5e:	bf00      	nop
 8005e60:	e002      	b.n	8005e68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005e62:	bf00      	nop
 8005e64:	e000      	b.n	8005e68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005e66:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e68:	7bfb      	ldrb	r3, [r7, #15]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10d      	bne.n	8005e8a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e6e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6819      	ldr	r1, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	011b      	lsls	r3, r3, #4
 8005e82:	430b      	orrs	r3, r1
 8005e84:	4944      	ldr	r1, [pc, #272]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e8a:	7bfb      	ldrb	r3, [r7, #15]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d17d      	bne.n	8005f8c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005e90:	4b41      	ldr	r3, [pc, #260]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a40      	ldr	r2, [pc, #256]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e9c:	f7fc f9a2 	bl	80021e4 <HAL_GetTick>
 8005ea0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ea2:	e009      	b.n	8005eb8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ea4:	f7fc f99e 	bl	80021e4 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d902      	bls.n	8005eb8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	73fb      	strb	r3, [r7, #15]
        break;
 8005eb6:	e005      	b.n	8005ec4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005eb8:	4b37      	ldr	r3, [pc, #220]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1ef      	bne.n	8005ea4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ec4:	7bfb      	ldrb	r3, [r7, #15]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d160      	bne.n	8005f8c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d111      	bne.n	8005ef4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ed0:	4b31      	ldr	r3, [pc, #196]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6892      	ldr	r2, [r2, #8]
 8005ee0:	0211      	lsls	r1, r2, #8
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	68d2      	ldr	r2, [r2, #12]
 8005ee6:	0912      	lsrs	r2, r2, #4
 8005ee8:	0452      	lsls	r2, r2, #17
 8005eea:	430a      	orrs	r2, r1
 8005eec:	492a      	ldr	r1, [pc, #168]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	610b      	str	r3, [r1, #16]
 8005ef2:	e027      	b.n	8005f44 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d112      	bne.n	8005f20 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005efa:	4b27      	ldr	r3, [pc, #156]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005f02:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	6892      	ldr	r2, [r2, #8]
 8005f0a:	0211      	lsls	r1, r2, #8
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	6912      	ldr	r2, [r2, #16]
 8005f10:	0852      	lsrs	r2, r2, #1
 8005f12:	3a01      	subs	r2, #1
 8005f14:	0552      	lsls	r2, r2, #21
 8005f16:	430a      	orrs	r2, r1
 8005f18:	491f      	ldr	r1, [pc, #124]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	610b      	str	r3, [r1, #16]
 8005f1e:	e011      	b.n	8005f44 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f20:	4b1d      	ldr	r3, [pc, #116]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f28:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6892      	ldr	r2, [r2, #8]
 8005f30:	0211      	lsls	r1, r2, #8
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	6952      	ldr	r2, [r2, #20]
 8005f36:	0852      	lsrs	r2, r2, #1
 8005f38:	3a01      	subs	r2, #1
 8005f3a:	0652      	lsls	r2, r2, #25
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	4916      	ldr	r1, [pc, #88]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005f44:	4b14      	ldr	r3, [pc, #80]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a13      	ldr	r2, [pc, #76]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f50:	f7fc f948 	bl	80021e4 <HAL_GetTick>
 8005f54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f56:	e009      	b.n	8005f6c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f58:	f7fc f944 	bl	80021e4 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d902      	bls.n	8005f6c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	73fb      	strb	r3, [r7, #15]
          break;
 8005f6a:	e005      	b.n	8005f78 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0ef      	beq.n	8005f58 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005f7e:	4b06      	ldr	r3, [pc, #24]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	4904      	ldr	r1, [pc, #16]	@ (8005f98 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	40021000 	.word	0x40021000

08005f9c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005faa:	4b6a      	ldr	r3, [pc, #424]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d018      	beq.n	8005fe8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005fb6:	4b67      	ldr	r3, [pc, #412]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f003 0203 	and.w	r2, r3, #3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d10d      	bne.n	8005fe2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
       ||
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d009      	beq.n	8005fe2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005fce:	4b61      	ldr	r3, [pc, #388]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	091b      	lsrs	r3, r3, #4
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	1c5a      	adds	r2, r3, #1
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
       ||
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d047      	beq.n	8006072 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	73fb      	strb	r3, [r7, #15]
 8005fe6:	e044      	b.n	8006072 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b03      	cmp	r3, #3
 8005fee:	d018      	beq.n	8006022 <RCCEx_PLLSAI2_Config+0x86>
 8005ff0:	2b03      	cmp	r3, #3
 8005ff2:	d825      	bhi.n	8006040 <RCCEx_PLLSAI2_Config+0xa4>
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d002      	beq.n	8005ffe <RCCEx_PLLSAI2_Config+0x62>
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d009      	beq.n	8006010 <RCCEx_PLLSAI2_Config+0x74>
 8005ffc:	e020      	b.n	8006040 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ffe:	4b55      	ldr	r3, [pc, #340]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d11d      	bne.n	8006046 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800600e:	e01a      	b.n	8006046 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006010:	4b50      	ldr	r3, [pc, #320]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006018:	2b00      	cmp	r3, #0
 800601a:	d116      	bne.n	800604a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006020:	e013      	b.n	800604a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006022:	4b4c      	ldr	r3, [pc, #304]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10f      	bne.n	800604e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800602e:	4b49      	ldr	r3, [pc, #292]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d109      	bne.n	800604e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800603e:	e006      	b.n	800604e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	73fb      	strb	r3, [r7, #15]
      break;
 8006044:	e004      	b.n	8006050 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006046:	bf00      	nop
 8006048:	e002      	b.n	8006050 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800604a:	bf00      	nop
 800604c:	e000      	b.n	8006050 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800604e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006050:	7bfb      	ldrb	r3, [r7, #15]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10d      	bne.n	8006072 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006056:	4b3f      	ldr	r3, [pc, #252]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6819      	ldr	r1, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	3b01      	subs	r3, #1
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	430b      	orrs	r3, r1
 800606c:	4939      	ldr	r1, [pc, #228]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 800606e:	4313      	orrs	r3, r2
 8006070:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006072:	7bfb      	ldrb	r3, [r7, #15]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d167      	bne.n	8006148 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006078:	4b36      	ldr	r3, [pc, #216]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a35      	ldr	r2, [pc, #212]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 800607e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006082:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006084:	f7fc f8ae 	bl	80021e4 <HAL_GetTick>
 8006088:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800608a:	e009      	b.n	80060a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800608c:	f7fc f8aa 	bl	80021e4 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	2b02      	cmp	r3, #2
 8006098:	d902      	bls.n	80060a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	73fb      	strb	r3, [r7, #15]
        break;
 800609e:	e005      	b.n	80060ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80060a0:	4b2c      	ldr	r3, [pc, #176]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1ef      	bne.n	800608c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d14a      	bne.n	8006148 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d111      	bne.n	80060dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80060b8:	4b26      	ldr	r3, [pc, #152]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80060c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	6892      	ldr	r2, [r2, #8]
 80060c8:	0211      	lsls	r1, r2, #8
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	68d2      	ldr	r2, [r2, #12]
 80060ce:	0912      	lsrs	r2, r2, #4
 80060d0:	0452      	lsls	r2, r2, #17
 80060d2:	430a      	orrs	r2, r1
 80060d4:	491f      	ldr	r1, [pc, #124]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	614b      	str	r3, [r1, #20]
 80060da:	e011      	b.n	8006100 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80060dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80060e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6892      	ldr	r2, [r2, #8]
 80060ec:	0211      	lsls	r1, r2, #8
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	6912      	ldr	r2, [r2, #16]
 80060f2:	0852      	lsrs	r2, r2, #1
 80060f4:	3a01      	subs	r2, #1
 80060f6:	0652      	lsls	r2, r2, #25
 80060f8:	430a      	orrs	r2, r1
 80060fa:	4916      	ldr	r1, [pc, #88]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006100:	4b14      	ldr	r3, [pc, #80]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a13      	ldr	r2, [pc, #76]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800610a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800610c:	f7fc f86a 	bl	80021e4 <HAL_GetTick>
 8006110:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006112:	e009      	b.n	8006128 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006114:	f7fc f866 	bl	80021e4 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	2b02      	cmp	r3, #2
 8006120:	d902      	bls.n	8006128 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	73fb      	strb	r3, [r7, #15]
          break;
 8006126:	e005      	b.n	8006134 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006128:	4b0a      	ldr	r3, [pc, #40]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0ef      	beq.n	8006114 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006134:	7bfb      	ldrb	r3, [r7, #15]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d106      	bne.n	8006148 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800613a:	4b06      	ldr	r3, [pc, #24]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 800613c:	695a      	ldr	r2, [r3, #20]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	4904      	ldr	r1, [pc, #16]	@ (8006154 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006144:	4313      	orrs	r3, r2
 8006146:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006148:	7bfb      	ldrb	r3, [r7, #15]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	40021000 	.word	0x40021000

08006158 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e040      	b.n	80061ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800616e:	2b00      	cmp	r3, #0
 8006170:	d106      	bne.n	8006180 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fb fc66 	bl	8001a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2224      	movs	r2, #36	@ 0x24
 8006184:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0201 	bic.w	r2, r2, #1
 8006194:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 ffbc 	bl	800711c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fd01 	bl	8006bac <UART_SetConfig>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e01b      	b.n	80061ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	689a      	ldr	r2, [r3, #8]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f001 f83b 	bl	8007260 <UART_CheckIdleState>
 80061ea:	4603      	mov	r3, r0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b08a      	sub	sp, #40	@ 0x28
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	603b      	str	r3, [r7, #0]
 8006200:	4613      	mov	r3, r2
 8006202:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006208:	2b20      	cmp	r3, #32
 800620a:	d177      	bne.n	80062fc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <HAL_UART_Transmit+0x24>
 8006212:	88fb      	ldrh	r3, [r7, #6]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e070      	b.n	80062fe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2221      	movs	r2, #33	@ 0x21
 8006228:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800622a:	f7fb ffdb 	bl	80021e4 <HAL_GetTick>
 800622e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	88fa      	ldrh	r2, [r7, #6]
 8006234:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	88fa      	ldrh	r2, [r7, #6]
 800623c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006248:	d108      	bne.n	800625c <HAL_UART_Transmit+0x68>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d104      	bne.n	800625c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006252:	2300      	movs	r3, #0
 8006254:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	e003      	b.n	8006264 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006260:	2300      	movs	r3, #0
 8006262:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006264:	e02f      	b.n	80062c6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2200      	movs	r2, #0
 800626e:	2180      	movs	r1, #128	@ 0x80
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f001 f89d 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d004      	beq.n	8006286 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2220      	movs	r2, #32
 8006280:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e03b      	b.n	80062fe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10b      	bne.n	80062a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	881a      	ldrh	r2, [r3, #0]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006298:	b292      	uxth	r2, r2
 800629a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	3302      	adds	r3, #2
 80062a0:	61bb      	str	r3, [r7, #24]
 80062a2:	e007      	b.n	80062b4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	781a      	ldrb	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	3301      	adds	r3, #1
 80062b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1c9      	bne.n	8006266 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	9300      	str	r3, [sp, #0]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	2200      	movs	r2, #0
 80062da:	2140      	movs	r1, #64	@ 0x40
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f001 f867 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e005      	b.n	80062fe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2220      	movs	r2, #32
 80062f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80062f8:	2300      	movs	r3, #0
 80062fa:	e000      	b.n	80062fe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80062fc:	2302      	movs	r3, #2
  }
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
	...

08006308 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006308:	b480      	push	{r7}
 800630a:	b08b      	sub	sp, #44	@ 0x2c
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	4613      	mov	r3, r2
 8006314:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800631a:	2b20      	cmp	r3, #32
 800631c:	d147      	bne.n	80063ae <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d002      	beq.n	800632a <HAL_UART_Transmit_IT+0x22>
 8006324:	88fb      	ldrh	r3, [r7, #6]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e040      	b.n	80063b0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	88fa      	ldrh	r2, [r7, #6]
 8006338:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	88fa      	ldrh	r2, [r7, #6]
 8006340:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2221      	movs	r2, #33	@ 0x21
 8006356:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006360:	d107      	bne.n	8006372 <HAL_UART_Transmit_IT+0x6a>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d103      	bne.n	8006372 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	4a13      	ldr	r2, [pc, #76]	@ (80063bc <HAL_UART_Transmit_IT+0xb4>)
 800636e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006370:	e002      	b.n	8006378 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4a12      	ldr	r2, [pc, #72]	@ (80063c0 <HAL_UART_Transmit_IT+0xb8>)
 8006376:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	613b      	str	r3, [r7, #16]
   return(result);
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800638c:	627b      	str	r3, [r7, #36]	@ 0x24
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006396:	623b      	str	r3, [r7, #32]
 8006398:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639a:	69f9      	ldr	r1, [r7, #28]
 800639c:	6a3a      	ldr	r2, [r7, #32]
 800639e:	e841 2300 	strex	r3, r2, [r1]
 80063a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1e6      	bne.n	8006378 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80063aa:	2300      	movs	r3, #0
 80063ac:	e000      	b.n	80063b0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80063ae:	2302      	movs	r3, #2
  }
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	372c      	adds	r7, #44	@ 0x2c
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr
 80063bc:	080077ed 	.word	0x080077ed
 80063c0:	08007737 	.word	0x08007737

080063c4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	@ 0x28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	4613      	mov	r3, r2
 80063d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063d8:	2b20      	cmp	r3, #32
 80063da:	d137      	bne.n	800644c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d002      	beq.n	80063e8 <HAL_UART_Receive_IT+0x24>
 80063e2:	88fb      	ldrh	r3, [r7, #6]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d101      	bne.n	80063ec <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e030      	b.n	800644e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a18      	ldr	r2, [pc, #96]	@ (8006458 <HAL_UART_Receive_IT+0x94>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d01f      	beq.n	800643c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d018      	beq.n	800643c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	e853 3f00 	ldrex	r3, [r3]
 8006416:	613b      	str	r3, [r7, #16]
   return(result);
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	461a      	mov	r2, r3
 8006426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006428:	623b      	str	r3, [r7, #32]
 800642a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642c:	69f9      	ldr	r1, [r7, #28]
 800642e:	6a3a      	ldr	r2, [r7, #32]
 8006430:	e841 2300 	strex	r3, r2, [r1]
 8006434:	61bb      	str	r3, [r7, #24]
   return(result);
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1e6      	bne.n	800640a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800643c:	88fb      	ldrh	r3, [r7, #6]
 800643e:	461a      	mov	r2, r3
 8006440:	68b9      	ldr	r1, [r7, #8]
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f001 f822 	bl	800748c <UART_Start_Receive_IT>
 8006448:	4603      	mov	r3, r0
 800644a:	e000      	b.n	800644e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800644c:	2302      	movs	r3, #2
  }
}
 800644e:	4618      	mov	r0, r3
 8006450:	3728      	adds	r7, #40	@ 0x28
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	40008000 	.word	0x40008000

0800645c <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b08e      	sub	sp, #56	@ 0x38
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	6a3b      	ldr	r3, [r7, #32]
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	61fb      	str	r3, [r7, #28]
   return(result);
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006478:	637b      	str	r3, [r7, #52]	@ 0x34
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006482:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006484:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006488:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800648a:	e841 2300 	strex	r3, r2, [r1]
 800648e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1e6      	bne.n	8006464 <HAL_UART_AbortTransmit_IT+0x8>
#endif /* USART_CR1_FIFOEN */

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a0:	2b80      	cmp	r3, #128	@ 0x80
 80064a2:	d13f      	bne.n	8006524 <HAL_UART_AbortTransmit_IT+0xc8>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	3308      	adds	r3, #8
 80064aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	e853 3f00 	ldrex	r3, [r3]
 80064b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	3308      	adds	r3, #8
 80064c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064c4:	61ba      	str	r2, [r7, #24]
 80064c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c8:	6979      	ldr	r1, [r7, #20]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	e841 2300 	strex	r3, r2, [r1]
 80064d0:	613b      	str	r3, [r7, #16]
   return(result);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1e5      	bne.n	80064a4 <HAL_UART_AbortTransmit_IT+0x48>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d013      	beq.n	8006508 <HAL_UART_AbortTransmit_IT+0xac>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064e4:	4a18      	ldr	r2, [pc, #96]	@ (8006548 <HAL_UART_AbortTransmit_IT+0xec>)
 80064e6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7fd fc28 	bl	8003d42 <HAL_DMA_Abort_IT>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d022      	beq.n	800653e <HAL_UART_AbortTransmit_IT+0xe2>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	6f12      	ldr	r2, [r2, #112]	@ 0x70
 8006502:	4610      	mov	r0, r2
 8006504:	4798      	blx	r3
 8006506:	e01a      	b.n	800653e <HAL_UART_AbortTransmit_IT+0xe2>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2220      	movs	r2, #32
 800651a:	67da      	str	r2, [r3, #124]	@ 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 fb2f 	bl	8006b80 <HAL_UART_AbortTransmitCpltCallback>
 8006522:	e00c      	b.n	800653e <HAL_UART_AbortTransmit_IT+0xe2>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	66da      	str	r2, [r3, #108]	@ 0x6c
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2220      	movs	r2, #32
 8006536:	67da      	str	r2, [r3, #124]	@ 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fb21 	bl	8006b80 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3738      	adds	r7, #56	@ 0x38
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	0800770d 	.word	0x0800770d

0800654c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b0ba      	sub	sp, #232	@ 0xe8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006572:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006576:	f640 030f 	movw	r3, #2063	@ 0x80f
 800657a:	4013      	ands	r3, r2
 800657c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006580:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006584:	2b00      	cmp	r3, #0
 8006586:	d115      	bne.n	80065b4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800658c:	f003 0320 	and.w	r3, r3, #32
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00f      	beq.n	80065b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006598:	f003 0320 	and.w	r3, r3, #32
 800659c:	2b00      	cmp	r3, #0
 800659e:	d009      	beq.n	80065b4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 82ca 	beq.w	8006b3e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	4798      	blx	r3
      }
      return;
 80065b2:	e2c4      	b.n	8006b3e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80065b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 8117 	beq.w	80067ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80065be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d106      	bne.n	80065d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80065ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80065ce:	4b85      	ldr	r3, [pc, #532]	@ (80067e4 <HAL_UART_IRQHandler+0x298>)
 80065d0:	4013      	ands	r3, r2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 810a 	beq.w	80067ec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065dc:	f003 0301 	and.w	r3, r3, #1
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d011      	beq.n	8006608 <HAL_UART_IRQHandler+0xbc>
 80065e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00b      	beq.n	8006608 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2201      	movs	r2, #1
 80065f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065fe:	f043 0201 	orr.w	r2, r3, #1
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d011      	beq.n	8006638 <HAL_UART_IRQHandler+0xec>
 8006614:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00b      	beq.n	8006638 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2202      	movs	r2, #2
 8006626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800662e:	f043 0204 	orr.w	r2, r3, #4
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800663c:	f003 0304 	and.w	r3, r3, #4
 8006640:	2b00      	cmp	r3, #0
 8006642:	d011      	beq.n	8006668 <HAL_UART_IRQHandler+0x11c>
 8006644:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006648:	f003 0301 	and.w	r3, r3, #1
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00b      	beq.n	8006668 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2204      	movs	r2, #4
 8006656:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800665e:	f043 0202 	orr.w	r2, r3, #2
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800666c:	f003 0308 	and.w	r3, r3, #8
 8006670:	2b00      	cmp	r3, #0
 8006672:	d017      	beq.n	80066a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006678:	f003 0320 	and.w	r3, r3, #32
 800667c:	2b00      	cmp	r3, #0
 800667e:	d105      	bne.n	800668c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006680:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006684:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2208      	movs	r2, #8
 8006692:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800669a:	f043 0208 	orr.w	r2, r3, #8
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d012      	beq.n	80066d6 <HAL_UART_IRQHandler+0x18a>
 80066b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00c      	beq.n	80066d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066cc:	f043 0220 	orr.w	r2, r3, #32
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 8230 	beq.w	8006b42 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80066e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00d      	beq.n	800670a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80066ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f2:	f003 0320 	and.w	r3, r3, #32
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d007      	beq.n	800670a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006710:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671e:	2b40      	cmp	r3, #64	@ 0x40
 8006720:	d005      	beq.n	800672e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006726:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800672a:	2b00      	cmp	r3, #0
 800672c:	d04f      	beq.n	80067ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 ff72 	bl	8007618 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673e:	2b40      	cmp	r3, #64	@ 0x40
 8006740:	d141      	bne.n	80067c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3308      	adds	r3, #8
 8006748:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006750:	e853 3f00 	ldrex	r3, [r3]
 8006754:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006758:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800675c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006760:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	3308      	adds	r3, #8
 800676a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800676e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006772:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006776:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800677a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1d9      	bne.n	8006742 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006792:	2b00      	cmp	r3, #0
 8006794:	d013      	beq.n	80067be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800679a:	4a13      	ldr	r2, [pc, #76]	@ (80067e8 <HAL_UART_IRQHandler+0x29c>)
 800679c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fd facd 	bl	8003d42 <HAL_DMA_Abort_IT>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d017      	beq.n	80067de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80067b8:	4610      	mov	r0, r2
 80067ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067bc:	e00f      	b.n	80067de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f9d4 	bl	8006b6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c4:	e00b      	b.n	80067de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f9d0 	bl	8006b6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067cc:	e007      	b.n	80067de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f9cc 	bl	8006b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80067dc:	e1b1      	b.n	8006b42 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067de:	bf00      	nop
    return;
 80067e0:	e1af      	b.n	8006b42 <HAL_UART_IRQHandler+0x5f6>
 80067e2:	bf00      	nop
 80067e4:	04000120 	.word	0x04000120
 80067e8:	080076e1 	.word	0x080076e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	f040 816a 	bne.w	8006aca <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80067f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067fa:	f003 0310 	and.w	r3, r3, #16
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f000 8163 	beq.w	8006aca <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006808:	f003 0310 	and.w	r3, r3, #16
 800680c:	2b00      	cmp	r3, #0
 800680e:	f000 815c 	beq.w	8006aca <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2210      	movs	r2, #16
 8006818:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006824:	2b40      	cmp	r3, #64	@ 0x40
 8006826:	f040 80d4 	bne.w	80069d2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006836:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 80ad 	beq.w	800699a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006846:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800684a:	429a      	cmp	r2, r3
 800684c:	f080 80a5 	bcs.w	800699a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006856:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b00      	cmp	r3, #0
 8006868:	f040 8086 	bne.w	8006978 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006874:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006888:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006896:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800689a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1da      	bne.n	800686c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3308      	adds	r3, #8
 80068bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068c0:	e853 3f00 	ldrex	r3, [r3]
 80068c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068c8:	f023 0301 	bic.w	r3, r3, #1
 80068cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3308      	adds	r3, #8
 80068d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e1      	bne.n	80068b6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3308      	adds	r3, #8
 80068f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068fc:	e853 3f00 	ldrex	r3, [r3]
 8006900:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006902:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006904:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006908:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3308      	adds	r3, #8
 8006912:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006916:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006918:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800691c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006924:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e3      	bne.n	80068f2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2220      	movs	r2, #32
 800692e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006948:	f023 0310 	bic.w	r3, r3, #16
 800694c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	461a      	mov	r2, r3
 8006956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800695a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800695c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006960:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e4      	bne.n	8006938 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006972:	4618      	mov	r0, r3
 8006974:	f7fd f9a7 	bl	8003cc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2202      	movs	r2, #2
 800697c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800698a:	b29b      	uxth	r3, r3
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	b29b      	uxth	r3, r3
 8006990:	4619      	mov	r1, r3
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f8fe 	bl	8006b94 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006998:	e0d5      	b.n	8006b46 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80069a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069a4:	429a      	cmp	r2, r3
 80069a6:	f040 80ce 	bne.w	8006b46 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0320 	and.w	r3, r3, #32
 80069b6:	2b20      	cmp	r3, #32
 80069b8:	f040 80c5 	bne.w	8006b46 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2202      	movs	r2, #2
 80069c0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80069c8:	4619      	mov	r1, r3
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f8e2 	bl	8006b94 <HAL_UARTEx_RxEventCallback>
      return;
 80069d0:	e0b9      	b.n	8006b46 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069de:	b29b      	uxth	r3, r3
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	f000 80ab 	beq.w	8006b4a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80069f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f000 80a6 	beq.w	8006b4a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a06:	e853 3f00 	ldrex	r3, [r3]
 8006a0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a20:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a28:	e841 2300 	strex	r3, r2, [r1]
 8006a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1e4      	bne.n	80069fe <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3308      	adds	r3, #8
 8006a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	e853 3f00 	ldrex	r3, [r3]
 8006a42:	623b      	str	r3, [r7, #32]
   return(result);
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	f023 0301 	bic.w	r3, r3, #1
 8006a4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3308      	adds	r3, #8
 8006a54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a58:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a60:	e841 2300 	strex	r3, r2, [r1]
 8006a64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1e3      	bne.n	8006a34 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2220      	movs	r2, #32
 8006a70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f023 0310 	bic.w	r3, r3, #16
 8006a94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006aa2:	61fb      	str	r3, [r7, #28]
 8006aa4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	69b9      	ldr	r1, [r7, #24]
 8006aa8:	69fa      	ldr	r2, [r7, #28]
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	617b      	str	r3, [r7, #20]
   return(result);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e4      	bne.n	8006a80 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2202      	movs	r2, #2
 8006aba:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006abc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f866 	bl	8006b94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ac8:	e03f      	b.n	8006b4a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00e      	beq.n	8006af4 <HAL_UART_IRQHandler+0x5a8>
 8006ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d008      	beq.n	8006af4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006aea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f001 f8c3 	bl	8007c78 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006af2:	e02d      	b.n	8006b50 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d00e      	beq.n	8006b1e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d01c      	beq.n	8006b4e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	4798      	blx	r3
    }
    return;
 8006b1c:	e017      	b.n	8006b4e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d012      	beq.n	8006b50 <HAL_UART_IRQHandler+0x604>
 8006b2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00c      	beq.n	8006b50 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 feb8 	bl	80078ac <UART_EndTransmit_IT>
    return;
 8006b3c:	e008      	b.n	8006b50 <HAL_UART_IRQHandler+0x604>
      return;
 8006b3e:	bf00      	nop
 8006b40:	e006      	b.n	8006b50 <HAL_UART_IRQHandler+0x604>
    return;
 8006b42:	bf00      	nop
 8006b44:	e004      	b.n	8006b50 <HAL_UART_IRQHandler+0x604>
      return;
 8006b46:	bf00      	nop
 8006b48:	e002      	b.n	8006b50 <HAL_UART_IRQHandler+0x604>
      return;
 8006b4a:	bf00      	nop
 8006b4c:	e000      	b.n	8006b50 <HAL_UART_IRQHandler+0x604>
    return;
 8006b4e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006b50:	37e8      	adds	r7, #232	@ 0xe8
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop

08006b58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb0:	b08a      	sub	sp, #40	@ 0x28
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	69db      	ldr	r3, [r3, #28]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	4ba4      	ldr	r3, [pc, #656]	@ (8006e6c <UART_SetConfig+0x2c0>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	6812      	ldr	r2, [r2, #0]
 8006be2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006be4:	430b      	orrs	r3, r1
 8006be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	68da      	ldr	r2, [r3, #12]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	430a      	orrs	r2, r1
 8006bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a99      	ldr	r2, [pc, #612]	@ (8006e70 <UART_SetConfig+0x2c4>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d004      	beq.n	8006c18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c14:	4313      	orrs	r3, r2
 8006c16:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c28:	430a      	orrs	r2, r1
 8006c2a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a90      	ldr	r2, [pc, #576]	@ (8006e74 <UART_SetConfig+0x2c8>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d126      	bne.n	8006c84 <UART_SetConfig+0xd8>
 8006c36:	4b90      	ldr	r3, [pc, #576]	@ (8006e78 <UART_SetConfig+0x2cc>)
 8006c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c3c:	f003 0303 	and.w	r3, r3, #3
 8006c40:	2b03      	cmp	r3, #3
 8006c42:	d81b      	bhi.n	8006c7c <UART_SetConfig+0xd0>
 8006c44:	a201      	add	r2, pc, #4	@ (adr r2, 8006c4c <UART_SetConfig+0xa0>)
 8006c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c4a:	bf00      	nop
 8006c4c:	08006c5d 	.word	0x08006c5d
 8006c50:	08006c6d 	.word	0x08006c6d
 8006c54:	08006c65 	.word	0x08006c65
 8006c58:	08006c75 	.word	0x08006c75
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c62:	e116      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006c64:	2302      	movs	r3, #2
 8006c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c6a:	e112      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006c6c:	2304      	movs	r3, #4
 8006c6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c72:	e10e      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006c74:	2308      	movs	r3, #8
 8006c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c7a:	e10a      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006c7c:	2310      	movs	r3, #16
 8006c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c82:	e106      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a7c      	ldr	r2, [pc, #496]	@ (8006e7c <UART_SetConfig+0x2d0>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d138      	bne.n	8006d00 <UART_SetConfig+0x154>
 8006c8e:	4b7a      	ldr	r3, [pc, #488]	@ (8006e78 <UART_SetConfig+0x2cc>)
 8006c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c94:	f003 030c 	and.w	r3, r3, #12
 8006c98:	2b0c      	cmp	r3, #12
 8006c9a:	d82d      	bhi.n	8006cf8 <UART_SetConfig+0x14c>
 8006c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca4 <UART_SetConfig+0xf8>)
 8006c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca2:	bf00      	nop
 8006ca4:	08006cd9 	.word	0x08006cd9
 8006ca8:	08006cf9 	.word	0x08006cf9
 8006cac:	08006cf9 	.word	0x08006cf9
 8006cb0:	08006cf9 	.word	0x08006cf9
 8006cb4:	08006ce9 	.word	0x08006ce9
 8006cb8:	08006cf9 	.word	0x08006cf9
 8006cbc:	08006cf9 	.word	0x08006cf9
 8006cc0:	08006cf9 	.word	0x08006cf9
 8006cc4:	08006ce1 	.word	0x08006ce1
 8006cc8:	08006cf9 	.word	0x08006cf9
 8006ccc:	08006cf9 	.word	0x08006cf9
 8006cd0:	08006cf9 	.word	0x08006cf9
 8006cd4:	08006cf1 	.word	0x08006cf1
 8006cd8:	2300      	movs	r3, #0
 8006cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cde:	e0d8      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006ce0:	2302      	movs	r3, #2
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ce6:	e0d4      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006ce8:	2304      	movs	r3, #4
 8006cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cee:	e0d0      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006cf0:	2308      	movs	r3, #8
 8006cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf6:	e0cc      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006cf8:	2310      	movs	r3, #16
 8006cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cfe:	e0c8      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a5e      	ldr	r2, [pc, #376]	@ (8006e80 <UART_SetConfig+0x2d4>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d125      	bne.n	8006d56 <UART_SetConfig+0x1aa>
 8006d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8006e78 <UART_SetConfig+0x2cc>)
 8006d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d14:	2b30      	cmp	r3, #48	@ 0x30
 8006d16:	d016      	beq.n	8006d46 <UART_SetConfig+0x19a>
 8006d18:	2b30      	cmp	r3, #48	@ 0x30
 8006d1a:	d818      	bhi.n	8006d4e <UART_SetConfig+0x1a2>
 8006d1c:	2b20      	cmp	r3, #32
 8006d1e:	d00a      	beq.n	8006d36 <UART_SetConfig+0x18a>
 8006d20:	2b20      	cmp	r3, #32
 8006d22:	d814      	bhi.n	8006d4e <UART_SetConfig+0x1a2>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <UART_SetConfig+0x182>
 8006d28:	2b10      	cmp	r3, #16
 8006d2a:	d008      	beq.n	8006d3e <UART_SetConfig+0x192>
 8006d2c:	e00f      	b.n	8006d4e <UART_SetConfig+0x1a2>
 8006d2e:	2300      	movs	r3, #0
 8006d30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d34:	e0ad      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d36:	2302      	movs	r3, #2
 8006d38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d3c:	e0a9      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d3e:	2304      	movs	r3, #4
 8006d40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d44:	e0a5      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d46:	2308      	movs	r3, #8
 8006d48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d4c:	e0a1      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d4e:	2310      	movs	r3, #16
 8006d50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d54:	e09d      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8006e84 <UART_SetConfig+0x2d8>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d125      	bne.n	8006dac <UART_SetConfig+0x200>
 8006d60:	4b45      	ldr	r3, [pc, #276]	@ (8006e78 <UART_SetConfig+0x2cc>)
 8006d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d6c:	d016      	beq.n	8006d9c <UART_SetConfig+0x1f0>
 8006d6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d70:	d818      	bhi.n	8006da4 <UART_SetConfig+0x1f8>
 8006d72:	2b80      	cmp	r3, #128	@ 0x80
 8006d74:	d00a      	beq.n	8006d8c <UART_SetConfig+0x1e0>
 8006d76:	2b80      	cmp	r3, #128	@ 0x80
 8006d78:	d814      	bhi.n	8006da4 <UART_SetConfig+0x1f8>
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <UART_SetConfig+0x1d8>
 8006d7e:	2b40      	cmp	r3, #64	@ 0x40
 8006d80:	d008      	beq.n	8006d94 <UART_SetConfig+0x1e8>
 8006d82:	e00f      	b.n	8006da4 <UART_SetConfig+0x1f8>
 8006d84:	2300      	movs	r3, #0
 8006d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d8a:	e082      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d92:	e07e      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d94:	2304      	movs	r3, #4
 8006d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d9a:	e07a      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006d9c:	2308      	movs	r3, #8
 8006d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006da2:	e076      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006da4:	2310      	movs	r3, #16
 8006da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006daa:	e072      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a35      	ldr	r2, [pc, #212]	@ (8006e88 <UART_SetConfig+0x2dc>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d12a      	bne.n	8006e0c <UART_SetConfig+0x260>
 8006db6:	4b30      	ldr	r3, [pc, #192]	@ (8006e78 <UART_SetConfig+0x2cc>)
 8006db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dc4:	d01a      	beq.n	8006dfc <UART_SetConfig+0x250>
 8006dc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dca:	d81b      	bhi.n	8006e04 <UART_SetConfig+0x258>
 8006dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dd0:	d00c      	beq.n	8006dec <UART_SetConfig+0x240>
 8006dd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dd6:	d815      	bhi.n	8006e04 <UART_SetConfig+0x258>
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d003      	beq.n	8006de4 <UART_SetConfig+0x238>
 8006ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006de0:	d008      	beq.n	8006df4 <UART_SetConfig+0x248>
 8006de2:	e00f      	b.n	8006e04 <UART_SetConfig+0x258>
 8006de4:	2300      	movs	r3, #0
 8006de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dea:	e052      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006dec:	2302      	movs	r3, #2
 8006dee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006df2:	e04e      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006df4:	2304      	movs	r3, #4
 8006df6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dfa:	e04a      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006dfc:	2308      	movs	r3, #8
 8006dfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e02:	e046      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e04:	2310      	movs	r3, #16
 8006e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e0a:	e042      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a17      	ldr	r2, [pc, #92]	@ (8006e70 <UART_SetConfig+0x2c4>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d13a      	bne.n	8006e8c <UART_SetConfig+0x2e0>
 8006e16:	4b18      	ldr	r3, [pc, #96]	@ (8006e78 <UART_SetConfig+0x2cc>)
 8006e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e24:	d01a      	beq.n	8006e5c <UART_SetConfig+0x2b0>
 8006e26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e2a:	d81b      	bhi.n	8006e64 <UART_SetConfig+0x2b8>
 8006e2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e30:	d00c      	beq.n	8006e4c <UART_SetConfig+0x2a0>
 8006e32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e36:	d815      	bhi.n	8006e64 <UART_SetConfig+0x2b8>
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <UART_SetConfig+0x298>
 8006e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e40:	d008      	beq.n	8006e54 <UART_SetConfig+0x2a8>
 8006e42:	e00f      	b.n	8006e64 <UART_SetConfig+0x2b8>
 8006e44:	2300      	movs	r3, #0
 8006e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e4a:	e022      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e52:	e01e      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e54:	2304      	movs	r3, #4
 8006e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e5a:	e01a      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e5c:	2308      	movs	r3, #8
 8006e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e62:	e016      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e64:	2310      	movs	r3, #16
 8006e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e6a:	e012      	b.n	8006e92 <UART_SetConfig+0x2e6>
 8006e6c:	efff69f3 	.word	0xefff69f3
 8006e70:	40008000 	.word	0x40008000
 8006e74:	40013800 	.word	0x40013800
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	40004400 	.word	0x40004400
 8006e80:	40004800 	.word	0x40004800
 8006e84:	40004c00 	.word	0x40004c00
 8006e88:	40005000 	.word	0x40005000
 8006e8c:	2310      	movs	r3, #16
 8006e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a9f      	ldr	r2, [pc, #636]	@ (8007114 <UART_SetConfig+0x568>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d17a      	bne.n	8006f92 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006ea0:	2b08      	cmp	r3, #8
 8006ea2:	d824      	bhi.n	8006eee <UART_SetConfig+0x342>
 8006ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8006eac <UART_SetConfig+0x300>)
 8006ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eaa:	bf00      	nop
 8006eac:	08006ed1 	.word	0x08006ed1
 8006eb0:	08006eef 	.word	0x08006eef
 8006eb4:	08006ed9 	.word	0x08006ed9
 8006eb8:	08006eef 	.word	0x08006eef
 8006ebc:	08006edf 	.word	0x08006edf
 8006ec0:	08006eef 	.word	0x08006eef
 8006ec4:	08006eef 	.word	0x08006eef
 8006ec8:	08006eef 	.word	0x08006eef
 8006ecc:	08006ee7 	.word	0x08006ee7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ed0:	f7fe fbfa 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 8006ed4:	61f8      	str	r0, [r7, #28]
        break;
 8006ed6:	e010      	b.n	8006efa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ed8:	4b8f      	ldr	r3, [pc, #572]	@ (8007118 <UART_SetConfig+0x56c>)
 8006eda:	61fb      	str	r3, [r7, #28]
        break;
 8006edc:	e00d      	b.n	8006efa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ede:	f7fe fb5b 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8006ee2:	61f8      	str	r0, [r7, #28]
        break;
 8006ee4:	e009      	b.n	8006efa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006eea:	61fb      	str	r3, [r7, #28]
        break;
 8006eec:	e005      	b.n	8006efa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006ef8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 80fb 	beq.w	80070f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	4613      	mov	r3, r2
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	4413      	add	r3, r2
 8006f0c:	69fa      	ldr	r2, [r7, #28]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d305      	bcc.n	8006f1e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d903      	bls.n	8006f26 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f24:	e0e8      	b.n	80070f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f26:	69fb      	ldr	r3, [r7, #28]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	461c      	mov	r4, r3
 8006f2c:	4615      	mov	r5, r2
 8006f2e:	f04f 0200 	mov.w	r2, #0
 8006f32:	f04f 0300 	mov.w	r3, #0
 8006f36:	022b      	lsls	r3, r5, #8
 8006f38:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006f3c:	0222      	lsls	r2, r4, #8
 8006f3e:	68f9      	ldr	r1, [r7, #12]
 8006f40:	6849      	ldr	r1, [r1, #4]
 8006f42:	0849      	lsrs	r1, r1, #1
 8006f44:	2000      	movs	r0, #0
 8006f46:	4688      	mov	r8, r1
 8006f48:	4681      	mov	r9, r0
 8006f4a:	eb12 0a08 	adds.w	sl, r2, r8
 8006f4e:	eb43 0b09 	adc.w	fp, r3, r9
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	603b      	str	r3, [r7, #0]
 8006f5a:	607a      	str	r2, [r7, #4]
 8006f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f60:	4650      	mov	r0, sl
 8006f62:	4659      	mov	r1, fp
 8006f64:	f7f9 fd7a 	bl	8000a5c <__aeabi_uldivmod>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f76:	d308      	bcc.n	8006f8a <UART_SetConfig+0x3de>
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f7e:	d204      	bcs.n	8006f8a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	60da      	str	r2, [r3, #12]
 8006f88:	e0b6      	b.n	80070f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f90:	e0b2      	b.n	80070f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f9a:	d15e      	bne.n	800705a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006f9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d828      	bhi.n	8006ff6 <UART_SetConfig+0x44a>
 8006fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fac <UART_SetConfig+0x400>)
 8006fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006faa:	bf00      	nop
 8006fac:	08006fd1 	.word	0x08006fd1
 8006fb0:	08006fd9 	.word	0x08006fd9
 8006fb4:	08006fe1 	.word	0x08006fe1
 8006fb8:	08006ff7 	.word	0x08006ff7
 8006fbc:	08006fe7 	.word	0x08006fe7
 8006fc0:	08006ff7 	.word	0x08006ff7
 8006fc4:	08006ff7 	.word	0x08006ff7
 8006fc8:	08006ff7 	.word	0x08006ff7
 8006fcc:	08006fef 	.word	0x08006fef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fd0:	f7fe fb7a 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 8006fd4:	61f8      	str	r0, [r7, #28]
        break;
 8006fd6:	e014      	b.n	8007002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fd8:	f7fe fb8c 	bl	80056f4 <HAL_RCC_GetPCLK2Freq>
 8006fdc:	61f8      	str	r0, [r7, #28]
        break;
 8006fde:	e010      	b.n	8007002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fe0:	4b4d      	ldr	r3, [pc, #308]	@ (8007118 <UART_SetConfig+0x56c>)
 8006fe2:	61fb      	str	r3, [r7, #28]
        break;
 8006fe4:	e00d      	b.n	8007002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fe6:	f7fe fad7 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8006fea:	61f8      	str	r0, [r7, #28]
        break;
 8006fec:	e009      	b.n	8007002 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ff2:	61fb      	str	r3, [r7, #28]
        break;
 8006ff4:	e005      	b.n	8007002 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007000:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d077      	beq.n	80070f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	005a      	lsls	r2, r3, #1
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	085b      	lsrs	r3, r3, #1
 8007012:	441a      	add	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	fbb2 f3f3 	udiv	r3, r2, r3
 800701c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	2b0f      	cmp	r3, #15
 8007022:	d916      	bls.n	8007052 <UART_SetConfig+0x4a6>
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702a:	d212      	bcs.n	8007052 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	b29b      	uxth	r3, r3
 8007030:	f023 030f 	bic.w	r3, r3, #15
 8007034:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	085b      	lsrs	r3, r3, #1
 800703a:	b29b      	uxth	r3, r3
 800703c:	f003 0307 	and.w	r3, r3, #7
 8007040:	b29a      	uxth	r2, r3
 8007042:	8afb      	ldrh	r3, [r7, #22]
 8007044:	4313      	orrs	r3, r2
 8007046:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	8afa      	ldrh	r2, [r7, #22]
 800704e:	60da      	str	r2, [r3, #12]
 8007050:	e052      	b.n	80070f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007058:	e04e      	b.n	80070f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800705a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800705e:	2b08      	cmp	r3, #8
 8007060:	d827      	bhi.n	80070b2 <UART_SetConfig+0x506>
 8007062:	a201      	add	r2, pc, #4	@ (adr r2, 8007068 <UART_SetConfig+0x4bc>)
 8007064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007068:	0800708d 	.word	0x0800708d
 800706c:	08007095 	.word	0x08007095
 8007070:	0800709d 	.word	0x0800709d
 8007074:	080070b3 	.word	0x080070b3
 8007078:	080070a3 	.word	0x080070a3
 800707c:	080070b3 	.word	0x080070b3
 8007080:	080070b3 	.word	0x080070b3
 8007084:	080070b3 	.word	0x080070b3
 8007088:	080070ab 	.word	0x080070ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800708c:	f7fe fb1c 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 8007090:	61f8      	str	r0, [r7, #28]
        break;
 8007092:	e014      	b.n	80070be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007094:	f7fe fb2e 	bl	80056f4 <HAL_RCC_GetPCLK2Freq>
 8007098:	61f8      	str	r0, [r7, #28]
        break;
 800709a:	e010      	b.n	80070be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800709c:	4b1e      	ldr	r3, [pc, #120]	@ (8007118 <UART_SetConfig+0x56c>)
 800709e:	61fb      	str	r3, [r7, #28]
        break;
 80070a0:	e00d      	b.n	80070be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070a2:	f7fe fa79 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 80070a6:	61f8      	str	r0, [r7, #28]
        break;
 80070a8:	e009      	b.n	80070be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070ae:	61fb      	str	r3, [r7, #28]
        break;
 80070b0:	e005      	b.n	80070be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80070b2:	2300      	movs	r3, #0
 80070b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80070bc:	bf00      	nop
    }

    if (pclk != 0U)
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d019      	beq.n	80070f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	085a      	lsrs	r2, r3, #1
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	441a      	add	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	2b0f      	cmp	r3, #15
 80070dc:	d909      	bls.n	80070f2 <UART_SetConfig+0x546>
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070e4:	d205      	bcs.n	80070f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	b29a      	uxth	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	60da      	str	r2, [r3, #12]
 80070f0:	e002      	b.n	80070f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007104:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007108:	4618      	mov	r0, r3
 800710a:	3728      	adds	r7, #40	@ 0x28
 800710c:	46bd      	mov	sp, r7
 800710e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007112:	bf00      	nop
 8007114:	40008000 	.word	0x40008000
 8007118:	00f42400 	.word	0x00f42400

0800711c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007128:	f003 0308 	and.w	r3, r3, #8
 800712c:	2b00      	cmp	r3, #0
 800712e:	d00a      	beq.n	8007146 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714a:	f003 0301 	and.w	r3, r3, #1
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00a      	beq.n	8007168 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00a      	beq.n	800718a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b0:	f003 0310 	and.w	r3, r3, #16
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d2:	f003 0320 	and.w	r3, r3, #32
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d01a      	beq.n	8007232 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800721a:	d10a      	bne.n	8007232 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00a      	beq.n	8007254 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	430a      	orrs	r2, r1
 8007252:	605a      	str	r2, [r3, #4]
  }
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b098      	sub	sp, #96	@ 0x60
 8007264:	af02      	add	r7, sp, #8
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007270:	f7fa ffb8 	bl	80021e4 <HAL_GetTick>
 8007274:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0308 	and.w	r3, r3, #8
 8007280:	2b08      	cmp	r3, #8
 8007282:	d12e      	bne.n	80072e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007284:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800728c:	2200      	movs	r2, #0
 800728e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f88c 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d021      	beq.n	80072e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a6:	e853 3f00 	ldrex	r3, [r3]
 80072aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	461a      	mov	r2, r3
 80072ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80072be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072c4:	e841 2300 	strex	r3, r2, [r1]
 80072c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1e6      	bne.n	800729e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2220      	movs	r2, #32
 80072d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e062      	b.n	80073a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0304 	and.w	r3, r3, #4
 80072ec:	2b04      	cmp	r3, #4
 80072ee:	d149      	bne.n	8007384 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072f8:	2200      	movs	r2, #0
 80072fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f856 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d03c      	beq.n	8007384 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007312:	e853 3f00 	ldrex	r3, [r3]
 8007316:	623b      	str	r3, [r7, #32]
   return(result);
 8007318:	6a3b      	ldr	r3, [r7, #32]
 800731a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800731e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	461a      	mov	r2, r3
 8007326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007328:	633b      	str	r3, [r7, #48]	@ 0x30
 800732a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800732e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007330:	e841 2300 	strex	r3, r2, [r1]
 8007334:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007338:	2b00      	cmp	r3, #0
 800733a:	d1e6      	bne.n	800730a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	3308      	adds	r3, #8
 8007342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	e853 3f00 	ldrex	r3, [r3]
 800734a:	60fb      	str	r3, [r7, #12]
   return(result);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f023 0301 	bic.w	r3, r3, #1
 8007352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3308      	adds	r3, #8
 800735a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800735c:	61fa      	str	r2, [r7, #28]
 800735e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007360:	69b9      	ldr	r1, [r7, #24]
 8007362:	69fa      	ldr	r2, [r7, #28]
 8007364:	e841 2300 	strex	r3, r2, [r1]
 8007368:	617b      	str	r3, [r7, #20]
   return(result);
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1e5      	bne.n	800733c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2220      	movs	r2, #32
 8007374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	e011      	b.n	80073a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2220      	movs	r2, #32
 8007388:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2220      	movs	r2, #32
 800738e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3758      	adds	r7, #88	@ 0x58
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	4613      	mov	r3, r2
 80073be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073c0:	e04f      	b.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d04b      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ca:	f7fa ff0b 	bl	80021e4 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d101      	bne.n	80073e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e04e      	b.n	8007482 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0304 	and.w	r3, r3, #4
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d037      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	2b80      	cmp	r3, #128	@ 0x80
 80073f6:	d034      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	2b40      	cmp	r3, #64	@ 0x40
 80073fc:	d031      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	69db      	ldr	r3, [r3, #28]
 8007404:	f003 0308 	and.w	r3, r3, #8
 8007408:	2b08      	cmp	r3, #8
 800740a:	d110      	bne.n	800742e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2208      	movs	r2, #8
 8007412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 f8ff 	bl	8007618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2208      	movs	r2, #8
 800741e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e029      	b.n	8007482 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69db      	ldr	r3, [r3, #28]
 8007434:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800743c:	d111      	bne.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 f8e5 	bl	8007618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2220      	movs	r2, #32
 8007452:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	2200      	movs	r2, #0
 800745a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800745e:	2303      	movs	r3, #3
 8007460:	e00f      	b.n	8007482 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	4013      	ands	r3, r2
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	429a      	cmp	r2, r3
 8007470:	bf0c      	ite	eq
 8007472:	2301      	moveq	r3, #1
 8007474:	2300      	movne	r3, #0
 8007476:	b2db      	uxtb	r3, r3
 8007478:	461a      	mov	r2, r3
 800747a:	79fb      	ldrb	r3, [r7, #7]
 800747c:	429a      	cmp	r2, r3
 800747e:	d0a0      	beq.n	80073c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800748c:	b480      	push	{r7}
 800748e:	b097      	sub	sp, #92	@ 0x5c
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	88fa      	ldrh	r2, [r7, #6]
 80074a4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	88fa      	ldrh	r2, [r7, #6]
 80074ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074be:	d10e      	bne.n	80074de <UART_Start_Receive_IT+0x52>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d105      	bne.n	80074d4 <UART_Start_Receive_IT+0x48>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80074ce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80074d2:	e02d      	b.n	8007530 <UART_Start_Receive_IT+0xa4>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	22ff      	movs	r2, #255	@ 0xff
 80074d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80074dc:	e028      	b.n	8007530 <UART_Start_Receive_IT+0xa4>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10d      	bne.n	8007502 <UART_Start_Receive_IT+0x76>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d104      	bne.n	80074f8 <UART_Start_Receive_IT+0x6c>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	22ff      	movs	r2, #255	@ 0xff
 80074f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80074f6:	e01b      	b.n	8007530 <UART_Start_Receive_IT+0xa4>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	227f      	movs	r2, #127	@ 0x7f
 80074fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007500:	e016      	b.n	8007530 <UART_Start_Receive_IT+0xa4>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800750a:	d10d      	bne.n	8007528 <UART_Start_Receive_IT+0x9c>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	691b      	ldr	r3, [r3, #16]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d104      	bne.n	800751e <UART_Start_Receive_IT+0x92>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	227f      	movs	r2, #127	@ 0x7f
 8007518:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800751c:	e008      	b.n	8007530 <UART_Start_Receive_IT+0xa4>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	223f      	movs	r2, #63	@ 0x3f
 8007522:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007526:	e003      	b.n	8007530 <UART_Start_Receive_IT+0xa4>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2222      	movs	r2, #34	@ 0x22
 800753c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3308      	adds	r3, #8
 8007546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	657b      	str	r3, [r7, #84]	@ 0x54
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3308      	adds	r3, #8
 800755e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007560:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007562:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800756e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e5      	bne.n	8007540 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800757c:	d107      	bne.n	800758e <UART_Start_Receive_IT+0x102>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d103      	bne.n	800758e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	4a21      	ldr	r2, [pc, #132]	@ (8007610 <UART_Start_Receive_IT+0x184>)
 800758a:	669a      	str	r2, [r3, #104]	@ 0x68
 800758c:	e002      	b.n	8007594 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4a20      	ldr	r2, [pc, #128]	@ (8007614 <UART_Start_Receive_IT+0x188>)
 8007592:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d019      	beq.n	80075d0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a4:	e853 3f00 	ldrex	r3, [r3]
 80075a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80075b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	461a      	mov	r2, r3
 80075b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80075bc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075c2:	e841 2300 	strex	r3, r2, [r1]
 80075c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80075c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1e6      	bne.n	800759c <UART_Start_Receive_IT+0x110>
 80075ce:	e018      	b.n	8007602 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	e853 3f00 	ldrex	r3, [r3]
 80075dc:	613b      	str	r3, [r7, #16]
   return(result);
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	f043 0320 	orr.w	r3, r3, #32
 80075e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	461a      	mov	r2, r3
 80075ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075ee:	623b      	str	r3, [r7, #32]
 80075f0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f2:	69f9      	ldr	r1, [r7, #28]
 80075f4:	6a3a      	ldr	r2, [r7, #32]
 80075f6:	e841 2300 	strex	r3, r2, [r1]
 80075fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1e6      	bne.n	80075d0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007602:	2300      	movs	r3, #0
}
 8007604:	4618      	mov	r0, r3
 8007606:	375c      	adds	r7, #92	@ 0x5c
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	08007abd 	.word	0x08007abd
 8007614:	08007901 	.word	0x08007901

08007618 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007618:	b480      	push	{r7}
 800761a:	b095      	sub	sp, #84	@ 0x54
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007628:	e853 3f00 	ldrex	r3, [r3]
 800762c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800762e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	461a      	mov	r2, r3
 800763c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800763e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007640:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007646:	e841 2300 	strex	r3, r2, [r1]
 800764a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800764c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1e6      	bne.n	8007620 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3308      	adds	r3, #8
 8007658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765a:	6a3b      	ldr	r3, [r7, #32]
 800765c:	e853 3f00 	ldrex	r3, [r3]
 8007660:	61fb      	str	r3, [r7, #28]
   return(result);
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	f023 0301 	bic.w	r3, r3, #1
 8007668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3308      	adds	r3, #8
 8007670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007674:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007676:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800767a:	e841 2300 	strex	r3, r2, [r1]
 800767e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1e5      	bne.n	8007652 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800768a:	2b01      	cmp	r3, #1
 800768c:	d118      	bne.n	80076c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	60bb      	str	r3, [r7, #8]
   return(result);
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	f023 0310 	bic.w	r3, r3, #16
 80076a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	461a      	mov	r2, r3
 80076aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ac:	61bb      	str	r3, [r7, #24]
 80076ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6979      	ldr	r1, [r7, #20]
 80076b2:	69ba      	ldr	r2, [r7, #24]
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	613b      	str	r3, [r7, #16]
   return(result);
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e6      	bne.n	800768e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2220      	movs	r2, #32
 80076c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80076d4:	bf00      	nop
 80076d6:	3754      	adds	r7, #84	@ 0x54
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2200      	movs	r2, #0
 80076fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80076fe:	68f8      	ldr	r0, [r7, #12]
 8007700:	f7ff fa34 	bl	8006b6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007704:	bf00      	nop
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007718:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2200      	movs	r2, #0
 800771e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2220      	movs	r2, #32
 8007726:	67da      	str	r2, [r3, #124]	@ 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f7ff fa29 	bl	8006b80 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800772e:	bf00      	nop
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007736:	b480      	push	{r7}
 8007738:	b08f      	sub	sp, #60	@ 0x3c
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007742:	2b21      	cmp	r3, #33	@ 0x21
 8007744:	d14c      	bne.n	80077e0 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d132      	bne.n	80077b8 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	6a3b      	ldr	r3, [r7, #32]
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007766:	637b      	str	r3, [r7, #52]	@ 0x34
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	461a      	mov	r2, r3
 800776e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007772:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007778:	e841 2300 	strex	r3, r2, [r1]
 800777c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1e6      	bne.n	8007752 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	e853 3f00 	ldrex	r3, [r3]
 8007790:	60bb      	str	r3, [r7, #8]
   return(result);
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007798:	633b      	str	r3, [r7, #48]	@ 0x30
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a2:	61bb      	str	r3, [r7, #24]
 80077a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a6:	6979      	ldr	r1, [r7, #20]
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	e841 2300 	strex	r3, r2, [r1]
 80077ae:	613b      	str	r3, [r7, #16]
   return(result);
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1e6      	bne.n	8007784 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80077b6:	e013      	b.n	80077e0 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077bc:	781a      	ldrb	r2, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b29a      	uxth	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80077e0:	bf00      	nop
 80077e2:	373c      	adds	r7, #60	@ 0x3c
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b091      	sub	sp, #68	@ 0x44
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077f8:	2b21      	cmp	r3, #33	@ 0x21
 80077fa:	d151      	bne.n	80078a0 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007802:	b29b      	uxth	r3, r3
 8007804:	2b00      	cmp	r3, #0
 8007806:	d132      	bne.n	800786e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007810:	e853 3f00 	ldrex	r3, [r3]
 8007814:	623b      	str	r3, [r7, #32]
   return(result);
 8007816:	6a3b      	ldr	r3, [r7, #32]
 8007818:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800781c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007826:	633b      	str	r3, [r7, #48]	@ 0x30
 8007828:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800782c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1e6      	bne.n	8007808 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	e853 3f00 	ldrex	r3, [r3]
 8007846:	60fb      	str	r3, [r7, #12]
   return(result);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800784e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	461a      	mov	r2, r3
 8007856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007858:	61fb      	str	r3, [r7, #28]
 800785a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785c:	69b9      	ldr	r1, [r7, #24]
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	e841 2300 	strex	r3, r2, [r1]
 8007864:	617b      	str	r3, [r7, #20]
   return(result);
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d1e6      	bne.n	800783a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800786c:	e018      	b.n	80078a0 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007872:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007876:	881a      	ldrh	r2, [r3, #0]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007880:	b292      	uxth	r2, r2
 8007882:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007888:	1c9a      	adds	r2, r3, #2
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007894:	b29b      	uxth	r3, r3
 8007896:	3b01      	subs	r3, #1
 8007898:	b29a      	uxth	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80078a0:	bf00      	nop
 80078a2:	3744      	adds	r7, #68	@ 0x44
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b088      	sub	sp, #32
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078c8:	61fb      	str	r3, [r7, #28]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	461a      	mov	r2, r3
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	61bb      	str	r3, [r7, #24]
 80078d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6979      	ldr	r1, [r7, #20]
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	613b      	str	r3, [r7, #16]
   return(result);
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e6      	bne.n	80078b4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2220      	movs	r2, #32
 80078ea:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7ff f930 	bl	8006b58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078f8:	bf00      	nop
 80078fa:	3720      	adds	r7, #32
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b09c      	sub	sp, #112	@ 0x70
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800790e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007918:	2b22      	cmp	r3, #34	@ 0x22
 800791a:	f040 80be 	bne.w	8007a9a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007924:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007928:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800792c:	b2d9      	uxtb	r1, r3
 800792e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007932:	b2da      	uxtb	r2, r3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007938:	400a      	ands	r2, r1
 800793a:	b2d2      	uxtb	r2, r2
 800793c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007942:	1c5a      	adds	r2, r3, #1
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800794e:	b29b      	uxth	r3, r3
 8007950:	3b01      	subs	r3, #1
 8007952:	b29a      	uxth	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007960:	b29b      	uxth	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	f040 80a3 	bne.w	8007aae <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007970:	e853 3f00 	ldrex	r3, [r3]
 8007974:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800797c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007986:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007988:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800798c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800798e:	e841 2300 	strex	r3, r2, [r1]
 8007992:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007994:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1e6      	bne.n	8007968 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3308      	adds	r3, #8
 80079a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a4:	e853 3f00 	ldrex	r3, [r3]
 80079a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ac:	f023 0301 	bic.w	r3, r3, #1
 80079b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3308      	adds	r3, #8
 80079b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80079ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80079bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1e5      	bne.n	800799a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2220      	movs	r2, #32
 80079d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a34      	ldr	r2, [pc, #208]	@ (8007ab8 <UART_RxISR_8BIT+0x1b8>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d01f      	beq.n	8007a2c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d018      	beq.n	8007a2c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a02:	e853 3f00 	ldrex	r3, [r3]
 8007a06:	623b      	str	r3, [r7, #32]
   return(result);
 8007a08:	6a3b      	ldr	r3, [r7, #32]
 8007a0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	461a      	mov	r2, r3
 8007a16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a18:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a20:	e841 2300 	strex	r3, r2, [r1]
 8007a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d1e6      	bne.n	80079fa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d12e      	bne.n	8007a92 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	e853 3f00 	ldrex	r3, [r3]
 8007a46:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f023 0310 	bic.w	r3, r3, #16
 8007a4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	461a      	mov	r2, r3
 8007a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a58:	61fb      	str	r3, [r7, #28]
 8007a5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	69b9      	ldr	r1, [r7, #24]
 8007a5e:	69fa      	ldr	r2, [r7, #28]
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	617b      	str	r3, [r7, #20]
   return(result);
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e6      	bne.n	8007a3a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	f003 0310 	and.w	r3, r3, #16
 8007a76:	2b10      	cmp	r3, #16
 8007a78:	d103      	bne.n	8007a82 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2210      	movs	r2, #16
 8007a80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007a88:	4619      	mov	r1, r3
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f7ff f882 	bl	8006b94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a90:	e00d      	b.n	8007aae <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7f9 fbce 	bl	8001234 <HAL_UART_RxCpltCallback>
}
 8007a98:	e009      	b.n	8007aae <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	8b1b      	ldrh	r3, [r3, #24]
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f042 0208 	orr.w	r2, r2, #8
 8007aaa:	b292      	uxth	r2, r2
 8007aac:	831a      	strh	r2, [r3, #24]
}
 8007aae:	bf00      	nop
 8007ab0:	3770      	adds	r7, #112	@ 0x70
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	40008000 	.word	0x40008000

08007abc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b09c      	sub	sp, #112	@ 0x70
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007aca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ad4:	2b22      	cmp	r3, #34	@ 0x22
 8007ad6:	f040 80be 	bne.w	8007c56 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007ae0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007aea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007aee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007af2:	4013      	ands	r3, r2
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007af8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afe:	1c9a      	adds	r2, r3, #2
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f040 80a3 	bne.w	8007c6a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b2c:	e853 3f00 	ldrex	r3, [r3]
 8007b30:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b38:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	461a      	mov	r2, r3
 8007b40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b42:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b44:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007b48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b4a:	e841 2300 	strex	r3, r2, [r1]
 8007b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1e6      	bne.n	8007b24 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	3308      	adds	r3, #8
 8007b5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b60:	e853 3f00 	ldrex	r3, [r3]
 8007b64:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b68:	f023 0301 	bic.w	r3, r3, #1
 8007b6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	3308      	adds	r3, #8
 8007b74:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b76:	643a      	str	r2, [r7, #64]	@ 0x40
 8007b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b7e:	e841 2300 	strex	r3, r2, [r1]
 8007b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1e5      	bne.n	8007b56 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2220      	movs	r2, #32
 8007b8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a34      	ldr	r2, [pc, #208]	@ (8007c74 <UART_RxISR_16BIT+0x1b8>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d01f      	beq.n	8007be8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d018      	beq.n	8007be8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbc:	6a3b      	ldr	r3, [r7, #32]
 8007bbe:	e853 3f00 	ldrex	r3, [r3]
 8007bc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	461a      	mov	r2, r3
 8007bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bd6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bdc:	e841 2300 	strex	r3, r2, [r1]
 8007be0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1e6      	bne.n	8007bb6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d12e      	bne.n	8007c4e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	e853 3f00 	ldrex	r3, [r3]
 8007c02:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f023 0310 	bic.w	r3, r3, #16
 8007c0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	461a      	mov	r2, r3
 8007c12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c14:	61bb      	str	r3, [r7, #24]
 8007c16:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c18:	6979      	ldr	r1, [r7, #20]
 8007c1a:	69ba      	ldr	r2, [r7, #24]
 8007c1c:	e841 2300 	strex	r3, r2, [r1]
 8007c20:	613b      	str	r3, [r7, #16]
   return(result);
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d1e6      	bne.n	8007bf6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	69db      	ldr	r3, [r3, #28]
 8007c2e:	f003 0310 	and.w	r3, r3, #16
 8007c32:	2b10      	cmp	r3, #16
 8007c34:	d103      	bne.n	8007c3e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2210      	movs	r2, #16
 8007c3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007c44:	4619      	mov	r1, r3
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f7fe ffa4 	bl	8006b94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c4c:	e00d      	b.n	8007c6a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7f9 faf0 	bl	8001234 <HAL_UART_RxCpltCallback>
}
 8007c54:	e009      	b.n	8007c6a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	8b1b      	ldrh	r3, [r3, #24]
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f042 0208 	orr.w	r2, r2, #8
 8007c66:	b292      	uxth	r2, r2
 8007c68:	831a      	strh	r2, [r3, #24]
}
 8007c6a:	bf00      	nop
 8007c6c:	3770      	adds	r7, #112	@ 0x70
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	40008000 	.word	0x40008000

08007c78 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <siprintf>:
 8007c8c:	b40e      	push	{r1, r2, r3}
 8007c8e:	b500      	push	{lr}
 8007c90:	b09c      	sub	sp, #112	@ 0x70
 8007c92:	ab1d      	add	r3, sp, #116	@ 0x74
 8007c94:	9002      	str	r0, [sp, #8]
 8007c96:	9006      	str	r0, [sp, #24]
 8007c98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007c9c:	4809      	ldr	r0, [pc, #36]	@ (8007cc4 <siprintf+0x38>)
 8007c9e:	9107      	str	r1, [sp, #28]
 8007ca0:	9104      	str	r1, [sp, #16]
 8007ca2:	4909      	ldr	r1, [pc, #36]	@ (8007cc8 <siprintf+0x3c>)
 8007ca4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ca8:	9105      	str	r1, [sp, #20]
 8007caa:	6800      	ldr	r0, [r0, #0]
 8007cac:	9301      	str	r3, [sp, #4]
 8007cae:	a902      	add	r1, sp, #8
 8007cb0:	f000 f9bc 	bl	800802c <_svfiprintf_r>
 8007cb4:	9b02      	ldr	r3, [sp, #8]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	701a      	strb	r2, [r3, #0]
 8007cba:	b01c      	add	sp, #112	@ 0x70
 8007cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cc0:	b003      	add	sp, #12
 8007cc2:	4770      	bx	lr
 8007cc4:	20000018 	.word	0x20000018
 8007cc8:	ffff0208 	.word	0xffff0208

08007ccc <memmove>:
 8007ccc:	4288      	cmp	r0, r1
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	eb01 0402 	add.w	r4, r1, r2
 8007cd4:	d902      	bls.n	8007cdc <memmove+0x10>
 8007cd6:	4284      	cmp	r4, r0
 8007cd8:	4623      	mov	r3, r4
 8007cda:	d807      	bhi.n	8007cec <memmove+0x20>
 8007cdc:	1e43      	subs	r3, r0, #1
 8007cde:	42a1      	cmp	r1, r4
 8007ce0:	d008      	beq.n	8007cf4 <memmove+0x28>
 8007ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ce6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cea:	e7f8      	b.n	8007cde <memmove+0x12>
 8007cec:	4402      	add	r2, r0
 8007cee:	4601      	mov	r1, r0
 8007cf0:	428a      	cmp	r2, r1
 8007cf2:	d100      	bne.n	8007cf6 <memmove+0x2a>
 8007cf4:	bd10      	pop	{r4, pc}
 8007cf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cfe:	e7f7      	b.n	8007cf0 <memmove+0x24>

08007d00 <memset>:
 8007d00:	4402      	add	r2, r0
 8007d02:	4603      	mov	r3, r0
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d100      	bne.n	8007d0a <memset+0xa>
 8007d08:	4770      	bx	lr
 8007d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d0e:	e7f9      	b.n	8007d04 <memset+0x4>

08007d10 <__errno>:
 8007d10:	4b01      	ldr	r3, [pc, #4]	@ (8007d18 <__errno+0x8>)
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	20000018 	.word	0x20000018

08007d1c <__libc_init_array>:
 8007d1c:	b570      	push	{r4, r5, r6, lr}
 8007d1e:	4d0d      	ldr	r5, [pc, #52]	@ (8007d54 <__libc_init_array+0x38>)
 8007d20:	4c0d      	ldr	r4, [pc, #52]	@ (8007d58 <__libc_init_array+0x3c>)
 8007d22:	1b64      	subs	r4, r4, r5
 8007d24:	10a4      	asrs	r4, r4, #2
 8007d26:	2600      	movs	r6, #0
 8007d28:	42a6      	cmp	r6, r4
 8007d2a:	d109      	bne.n	8007d40 <__libc_init_array+0x24>
 8007d2c:	4d0b      	ldr	r5, [pc, #44]	@ (8007d5c <__libc_init_array+0x40>)
 8007d2e:	4c0c      	ldr	r4, [pc, #48]	@ (8007d60 <__libc_init_array+0x44>)
 8007d30:	f000 fc4c 	bl	80085cc <_init>
 8007d34:	1b64      	subs	r4, r4, r5
 8007d36:	10a4      	asrs	r4, r4, #2
 8007d38:	2600      	movs	r6, #0
 8007d3a:	42a6      	cmp	r6, r4
 8007d3c:	d105      	bne.n	8007d4a <__libc_init_array+0x2e>
 8007d3e:	bd70      	pop	{r4, r5, r6, pc}
 8007d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d44:	4798      	blx	r3
 8007d46:	3601      	adds	r6, #1
 8007d48:	e7ee      	b.n	8007d28 <__libc_init_array+0xc>
 8007d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4e:	4798      	blx	r3
 8007d50:	3601      	adds	r6, #1
 8007d52:	e7f2      	b.n	8007d3a <__libc_init_array+0x1e>
 8007d54:	080090c8 	.word	0x080090c8
 8007d58:	080090c8 	.word	0x080090c8
 8007d5c:	080090c8 	.word	0x080090c8
 8007d60:	080090cc 	.word	0x080090cc

08007d64 <__retarget_lock_acquire_recursive>:
 8007d64:	4770      	bx	lr

08007d66 <__retarget_lock_release_recursive>:
 8007d66:	4770      	bx	lr

08007d68 <memcpy>:
 8007d68:	440a      	add	r2, r1
 8007d6a:	4291      	cmp	r1, r2
 8007d6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d70:	d100      	bne.n	8007d74 <memcpy+0xc>
 8007d72:	4770      	bx	lr
 8007d74:	b510      	push	{r4, lr}
 8007d76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d7e:	4291      	cmp	r1, r2
 8007d80:	d1f9      	bne.n	8007d76 <memcpy+0xe>
 8007d82:	bd10      	pop	{r4, pc}

08007d84 <_free_r>:
 8007d84:	b538      	push	{r3, r4, r5, lr}
 8007d86:	4605      	mov	r5, r0
 8007d88:	2900      	cmp	r1, #0
 8007d8a:	d041      	beq.n	8007e10 <_free_r+0x8c>
 8007d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d90:	1f0c      	subs	r4, r1, #4
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	bfb8      	it	lt
 8007d96:	18e4      	addlt	r4, r4, r3
 8007d98:	f000 f8e0 	bl	8007f5c <__malloc_lock>
 8007d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8007e14 <_free_r+0x90>)
 8007d9e:	6813      	ldr	r3, [r2, #0]
 8007da0:	b933      	cbnz	r3, 8007db0 <_free_r+0x2c>
 8007da2:	6063      	str	r3, [r4, #4]
 8007da4:	6014      	str	r4, [r2, #0]
 8007da6:	4628      	mov	r0, r5
 8007da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dac:	f000 b8dc 	b.w	8007f68 <__malloc_unlock>
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	d908      	bls.n	8007dc6 <_free_r+0x42>
 8007db4:	6820      	ldr	r0, [r4, #0]
 8007db6:	1821      	adds	r1, r4, r0
 8007db8:	428b      	cmp	r3, r1
 8007dba:	bf01      	itttt	eq
 8007dbc:	6819      	ldreq	r1, [r3, #0]
 8007dbe:	685b      	ldreq	r3, [r3, #4]
 8007dc0:	1809      	addeq	r1, r1, r0
 8007dc2:	6021      	streq	r1, [r4, #0]
 8007dc4:	e7ed      	b.n	8007da2 <_free_r+0x1e>
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	b10b      	cbz	r3, 8007dd0 <_free_r+0x4c>
 8007dcc:	42a3      	cmp	r3, r4
 8007dce:	d9fa      	bls.n	8007dc6 <_free_r+0x42>
 8007dd0:	6811      	ldr	r1, [r2, #0]
 8007dd2:	1850      	adds	r0, r2, r1
 8007dd4:	42a0      	cmp	r0, r4
 8007dd6:	d10b      	bne.n	8007df0 <_free_r+0x6c>
 8007dd8:	6820      	ldr	r0, [r4, #0]
 8007dda:	4401      	add	r1, r0
 8007ddc:	1850      	adds	r0, r2, r1
 8007dde:	4283      	cmp	r3, r0
 8007de0:	6011      	str	r1, [r2, #0]
 8007de2:	d1e0      	bne.n	8007da6 <_free_r+0x22>
 8007de4:	6818      	ldr	r0, [r3, #0]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	6053      	str	r3, [r2, #4]
 8007dea:	4408      	add	r0, r1
 8007dec:	6010      	str	r0, [r2, #0]
 8007dee:	e7da      	b.n	8007da6 <_free_r+0x22>
 8007df0:	d902      	bls.n	8007df8 <_free_r+0x74>
 8007df2:	230c      	movs	r3, #12
 8007df4:	602b      	str	r3, [r5, #0]
 8007df6:	e7d6      	b.n	8007da6 <_free_r+0x22>
 8007df8:	6820      	ldr	r0, [r4, #0]
 8007dfa:	1821      	adds	r1, r4, r0
 8007dfc:	428b      	cmp	r3, r1
 8007dfe:	bf04      	itt	eq
 8007e00:	6819      	ldreq	r1, [r3, #0]
 8007e02:	685b      	ldreq	r3, [r3, #4]
 8007e04:	6063      	str	r3, [r4, #4]
 8007e06:	bf04      	itt	eq
 8007e08:	1809      	addeq	r1, r1, r0
 8007e0a:	6021      	streq	r1, [r4, #0]
 8007e0c:	6054      	str	r4, [r2, #4]
 8007e0e:	e7ca      	b.n	8007da6 <_free_r+0x22>
 8007e10:	bd38      	pop	{r3, r4, r5, pc}
 8007e12:	bf00      	nop
 8007e14:	20000858 	.word	0x20000858

08007e18 <sbrk_aligned>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	4e0f      	ldr	r6, [pc, #60]	@ (8007e58 <sbrk_aligned+0x40>)
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	6831      	ldr	r1, [r6, #0]
 8007e20:	4605      	mov	r5, r0
 8007e22:	b911      	cbnz	r1, 8007e2a <sbrk_aligned+0x12>
 8007e24:	f000 fb8c 	bl	8008540 <_sbrk_r>
 8007e28:	6030      	str	r0, [r6, #0]
 8007e2a:	4621      	mov	r1, r4
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f000 fb87 	bl	8008540 <_sbrk_r>
 8007e32:	1c43      	adds	r3, r0, #1
 8007e34:	d103      	bne.n	8007e3e <sbrk_aligned+0x26>
 8007e36:	f04f 34ff 	mov.w	r4, #4294967295
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	bd70      	pop	{r4, r5, r6, pc}
 8007e3e:	1cc4      	adds	r4, r0, #3
 8007e40:	f024 0403 	bic.w	r4, r4, #3
 8007e44:	42a0      	cmp	r0, r4
 8007e46:	d0f8      	beq.n	8007e3a <sbrk_aligned+0x22>
 8007e48:	1a21      	subs	r1, r4, r0
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	f000 fb78 	bl	8008540 <_sbrk_r>
 8007e50:	3001      	adds	r0, #1
 8007e52:	d1f2      	bne.n	8007e3a <sbrk_aligned+0x22>
 8007e54:	e7ef      	b.n	8007e36 <sbrk_aligned+0x1e>
 8007e56:	bf00      	nop
 8007e58:	20000854 	.word	0x20000854

08007e5c <_malloc_r>:
 8007e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e60:	1ccd      	adds	r5, r1, #3
 8007e62:	f025 0503 	bic.w	r5, r5, #3
 8007e66:	3508      	adds	r5, #8
 8007e68:	2d0c      	cmp	r5, #12
 8007e6a:	bf38      	it	cc
 8007e6c:	250c      	movcc	r5, #12
 8007e6e:	2d00      	cmp	r5, #0
 8007e70:	4606      	mov	r6, r0
 8007e72:	db01      	blt.n	8007e78 <_malloc_r+0x1c>
 8007e74:	42a9      	cmp	r1, r5
 8007e76:	d904      	bls.n	8007e82 <_malloc_r+0x26>
 8007e78:	230c      	movs	r3, #12
 8007e7a:	6033      	str	r3, [r6, #0]
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f58 <_malloc_r+0xfc>
 8007e86:	f000 f869 	bl	8007f5c <__malloc_lock>
 8007e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e8e:	461c      	mov	r4, r3
 8007e90:	bb44      	cbnz	r4, 8007ee4 <_malloc_r+0x88>
 8007e92:	4629      	mov	r1, r5
 8007e94:	4630      	mov	r0, r6
 8007e96:	f7ff ffbf 	bl	8007e18 <sbrk_aligned>
 8007e9a:	1c43      	adds	r3, r0, #1
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	d158      	bne.n	8007f52 <_malloc_r+0xf6>
 8007ea0:	f8d8 4000 	ldr.w	r4, [r8]
 8007ea4:	4627      	mov	r7, r4
 8007ea6:	2f00      	cmp	r7, #0
 8007ea8:	d143      	bne.n	8007f32 <_malloc_r+0xd6>
 8007eaa:	2c00      	cmp	r4, #0
 8007eac:	d04b      	beq.n	8007f46 <_malloc_r+0xea>
 8007eae:	6823      	ldr	r3, [r4, #0]
 8007eb0:	4639      	mov	r1, r7
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	eb04 0903 	add.w	r9, r4, r3
 8007eb8:	f000 fb42 	bl	8008540 <_sbrk_r>
 8007ebc:	4581      	cmp	r9, r0
 8007ebe:	d142      	bne.n	8007f46 <_malloc_r+0xea>
 8007ec0:	6821      	ldr	r1, [r4, #0]
 8007ec2:	1a6d      	subs	r5, r5, r1
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	f7ff ffa6 	bl	8007e18 <sbrk_aligned>
 8007ecc:	3001      	adds	r0, #1
 8007ece:	d03a      	beq.n	8007f46 <_malloc_r+0xea>
 8007ed0:	6823      	ldr	r3, [r4, #0]
 8007ed2:	442b      	add	r3, r5
 8007ed4:	6023      	str	r3, [r4, #0]
 8007ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	bb62      	cbnz	r2, 8007f38 <_malloc_r+0xdc>
 8007ede:	f8c8 7000 	str.w	r7, [r8]
 8007ee2:	e00f      	b.n	8007f04 <_malloc_r+0xa8>
 8007ee4:	6822      	ldr	r2, [r4, #0]
 8007ee6:	1b52      	subs	r2, r2, r5
 8007ee8:	d420      	bmi.n	8007f2c <_malloc_r+0xd0>
 8007eea:	2a0b      	cmp	r2, #11
 8007eec:	d917      	bls.n	8007f1e <_malloc_r+0xc2>
 8007eee:	1961      	adds	r1, r4, r5
 8007ef0:	42a3      	cmp	r3, r4
 8007ef2:	6025      	str	r5, [r4, #0]
 8007ef4:	bf18      	it	ne
 8007ef6:	6059      	strne	r1, [r3, #4]
 8007ef8:	6863      	ldr	r3, [r4, #4]
 8007efa:	bf08      	it	eq
 8007efc:	f8c8 1000 	streq.w	r1, [r8]
 8007f00:	5162      	str	r2, [r4, r5]
 8007f02:	604b      	str	r3, [r1, #4]
 8007f04:	4630      	mov	r0, r6
 8007f06:	f000 f82f 	bl	8007f68 <__malloc_unlock>
 8007f0a:	f104 000b 	add.w	r0, r4, #11
 8007f0e:	1d23      	adds	r3, r4, #4
 8007f10:	f020 0007 	bic.w	r0, r0, #7
 8007f14:	1ac2      	subs	r2, r0, r3
 8007f16:	bf1c      	itt	ne
 8007f18:	1a1b      	subne	r3, r3, r0
 8007f1a:	50a3      	strne	r3, [r4, r2]
 8007f1c:	e7af      	b.n	8007e7e <_malloc_r+0x22>
 8007f1e:	6862      	ldr	r2, [r4, #4]
 8007f20:	42a3      	cmp	r3, r4
 8007f22:	bf0c      	ite	eq
 8007f24:	f8c8 2000 	streq.w	r2, [r8]
 8007f28:	605a      	strne	r2, [r3, #4]
 8007f2a:	e7eb      	b.n	8007f04 <_malloc_r+0xa8>
 8007f2c:	4623      	mov	r3, r4
 8007f2e:	6864      	ldr	r4, [r4, #4]
 8007f30:	e7ae      	b.n	8007e90 <_malloc_r+0x34>
 8007f32:	463c      	mov	r4, r7
 8007f34:	687f      	ldr	r7, [r7, #4]
 8007f36:	e7b6      	b.n	8007ea6 <_malloc_r+0x4a>
 8007f38:	461a      	mov	r2, r3
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	42a3      	cmp	r3, r4
 8007f3e:	d1fb      	bne.n	8007f38 <_malloc_r+0xdc>
 8007f40:	2300      	movs	r3, #0
 8007f42:	6053      	str	r3, [r2, #4]
 8007f44:	e7de      	b.n	8007f04 <_malloc_r+0xa8>
 8007f46:	230c      	movs	r3, #12
 8007f48:	6033      	str	r3, [r6, #0]
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f000 f80c 	bl	8007f68 <__malloc_unlock>
 8007f50:	e794      	b.n	8007e7c <_malloc_r+0x20>
 8007f52:	6005      	str	r5, [r0, #0]
 8007f54:	e7d6      	b.n	8007f04 <_malloc_r+0xa8>
 8007f56:	bf00      	nop
 8007f58:	20000858 	.word	0x20000858

08007f5c <__malloc_lock>:
 8007f5c:	4801      	ldr	r0, [pc, #4]	@ (8007f64 <__malloc_lock+0x8>)
 8007f5e:	f7ff bf01 	b.w	8007d64 <__retarget_lock_acquire_recursive>
 8007f62:	bf00      	nop
 8007f64:	20000850 	.word	0x20000850

08007f68 <__malloc_unlock>:
 8007f68:	4801      	ldr	r0, [pc, #4]	@ (8007f70 <__malloc_unlock+0x8>)
 8007f6a:	f7ff befc 	b.w	8007d66 <__retarget_lock_release_recursive>
 8007f6e:	bf00      	nop
 8007f70:	20000850 	.word	0x20000850

08007f74 <__ssputs_r>:
 8007f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f78:	688e      	ldr	r6, [r1, #8]
 8007f7a:	461f      	mov	r7, r3
 8007f7c:	42be      	cmp	r6, r7
 8007f7e:	680b      	ldr	r3, [r1, #0]
 8007f80:	4682      	mov	sl, r0
 8007f82:	460c      	mov	r4, r1
 8007f84:	4690      	mov	r8, r2
 8007f86:	d82d      	bhi.n	8007fe4 <__ssputs_r+0x70>
 8007f88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f90:	d026      	beq.n	8007fe0 <__ssputs_r+0x6c>
 8007f92:	6965      	ldr	r5, [r4, #20]
 8007f94:	6909      	ldr	r1, [r1, #16]
 8007f96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f9a:	eba3 0901 	sub.w	r9, r3, r1
 8007f9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fa2:	1c7b      	adds	r3, r7, #1
 8007fa4:	444b      	add	r3, r9
 8007fa6:	106d      	asrs	r5, r5, #1
 8007fa8:	429d      	cmp	r5, r3
 8007faa:	bf38      	it	cc
 8007fac:	461d      	movcc	r5, r3
 8007fae:	0553      	lsls	r3, r2, #21
 8007fb0:	d527      	bpl.n	8008002 <__ssputs_r+0x8e>
 8007fb2:	4629      	mov	r1, r5
 8007fb4:	f7ff ff52 	bl	8007e5c <_malloc_r>
 8007fb8:	4606      	mov	r6, r0
 8007fba:	b360      	cbz	r0, 8008016 <__ssputs_r+0xa2>
 8007fbc:	6921      	ldr	r1, [r4, #16]
 8007fbe:	464a      	mov	r2, r9
 8007fc0:	f7ff fed2 	bl	8007d68 <memcpy>
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fce:	81a3      	strh	r3, [r4, #12]
 8007fd0:	6126      	str	r6, [r4, #16]
 8007fd2:	6165      	str	r5, [r4, #20]
 8007fd4:	444e      	add	r6, r9
 8007fd6:	eba5 0509 	sub.w	r5, r5, r9
 8007fda:	6026      	str	r6, [r4, #0]
 8007fdc:	60a5      	str	r5, [r4, #8]
 8007fde:	463e      	mov	r6, r7
 8007fe0:	42be      	cmp	r6, r7
 8007fe2:	d900      	bls.n	8007fe6 <__ssputs_r+0x72>
 8007fe4:	463e      	mov	r6, r7
 8007fe6:	6820      	ldr	r0, [r4, #0]
 8007fe8:	4632      	mov	r2, r6
 8007fea:	4641      	mov	r1, r8
 8007fec:	f7ff fe6e 	bl	8007ccc <memmove>
 8007ff0:	68a3      	ldr	r3, [r4, #8]
 8007ff2:	1b9b      	subs	r3, r3, r6
 8007ff4:	60a3      	str	r3, [r4, #8]
 8007ff6:	6823      	ldr	r3, [r4, #0]
 8007ff8:	4433      	add	r3, r6
 8007ffa:	6023      	str	r3, [r4, #0]
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008002:	462a      	mov	r2, r5
 8008004:	f000 faac 	bl	8008560 <_realloc_r>
 8008008:	4606      	mov	r6, r0
 800800a:	2800      	cmp	r0, #0
 800800c:	d1e0      	bne.n	8007fd0 <__ssputs_r+0x5c>
 800800e:	6921      	ldr	r1, [r4, #16]
 8008010:	4650      	mov	r0, sl
 8008012:	f7ff feb7 	bl	8007d84 <_free_r>
 8008016:	230c      	movs	r3, #12
 8008018:	f8ca 3000 	str.w	r3, [sl]
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008022:	81a3      	strh	r3, [r4, #12]
 8008024:	f04f 30ff 	mov.w	r0, #4294967295
 8008028:	e7e9      	b.n	8007ffe <__ssputs_r+0x8a>
	...

0800802c <_svfiprintf_r>:
 800802c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008030:	4698      	mov	r8, r3
 8008032:	898b      	ldrh	r3, [r1, #12]
 8008034:	061b      	lsls	r3, r3, #24
 8008036:	b09d      	sub	sp, #116	@ 0x74
 8008038:	4607      	mov	r7, r0
 800803a:	460d      	mov	r5, r1
 800803c:	4614      	mov	r4, r2
 800803e:	d510      	bpl.n	8008062 <_svfiprintf_r+0x36>
 8008040:	690b      	ldr	r3, [r1, #16]
 8008042:	b973      	cbnz	r3, 8008062 <_svfiprintf_r+0x36>
 8008044:	2140      	movs	r1, #64	@ 0x40
 8008046:	f7ff ff09 	bl	8007e5c <_malloc_r>
 800804a:	6028      	str	r0, [r5, #0]
 800804c:	6128      	str	r0, [r5, #16]
 800804e:	b930      	cbnz	r0, 800805e <_svfiprintf_r+0x32>
 8008050:	230c      	movs	r3, #12
 8008052:	603b      	str	r3, [r7, #0]
 8008054:	f04f 30ff 	mov.w	r0, #4294967295
 8008058:	b01d      	add	sp, #116	@ 0x74
 800805a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800805e:	2340      	movs	r3, #64	@ 0x40
 8008060:	616b      	str	r3, [r5, #20]
 8008062:	2300      	movs	r3, #0
 8008064:	9309      	str	r3, [sp, #36]	@ 0x24
 8008066:	2320      	movs	r3, #32
 8008068:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800806c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008070:	2330      	movs	r3, #48	@ 0x30
 8008072:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008210 <_svfiprintf_r+0x1e4>
 8008076:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800807a:	f04f 0901 	mov.w	r9, #1
 800807e:	4623      	mov	r3, r4
 8008080:	469a      	mov	sl, r3
 8008082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008086:	b10a      	cbz	r2, 800808c <_svfiprintf_r+0x60>
 8008088:	2a25      	cmp	r2, #37	@ 0x25
 800808a:	d1f9      	bne.n	8008080 <_svfiprintf_r+0x54>
 800808c:	ebba 0b04 	subs.w	fp, sl, r4
 8008090:	d00b      	beq.n	80080aa <_svfiprintf_r+0x7e>
 8008092:	465b      	mov	r3, fp
 8008094:	4622      	mov	r2, r4
 8008096:	4629      	mov	r1, r5
 8008098:	4638      	mov	r0, r7
 800809a:	f7ff ff6b 	bl	8007f74 <__ssputs_r>
 800809e:	3001      	adds	r0, #1
 80080a0:	f000 80a7 	beq.w	80081f2 <_svfiprintf_r+0x1c6>
 80080a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080a6:	445a      	add	r2, fp
 80080a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80080aa:	f89a 3000 	ldrb.w	r3, [sl]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f000 809f 	beq.w	80081f2 <_svfiprintf_r+0x1c6>
 80080b4:	2300      	movs	r3, #0
 80080b6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080be:	f10a 0a01 	add.w	sl, sl, #1
 80080c2:	9304      	str	r3, [sp, #16]
 80080c4:	9307      	str	r3, [sp, #28]
 80080c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80080cc:	4654      	mov	r4, sl
 80080ce:	2205      	movs	r2, #5
 80080d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080d4:	484e      	ldr	r0, [pc, #312]	@ (8008210 <_svfiprintf_r+0x1e4>)
 80080d6:	f7f8 f883 	bl	80001e0 <memchr>
 80080da:	9a04      	ldr	r2, [sp, #16]
 80080dc:	b9d8      	cbnz	r0, 8008116 <_svfiprintf_r+0xea>
 80080de:	06d0      	lsls	r0, r2, #27
 80080e0:	bf44      	itt	mi
 80080e2:	2320      	movmi	r3, #32
 80080e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080e8:	0711      	lsls	r1, r2, #28
 80080ea:	bf44      	itt	mi
 80080ec:	232b      	movmi	r3, #43	@ 0x2b
 80080ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080f2:	f89a 3000 	ldrb.w	r3, [sl]
 80080f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80080f8:	d015      	beq.n	8008126 <_svfiprintf_r+0xfa>
 80080fa:	9a07      	ldr	r2, [sp, #28]
 80080fc:	4654      	mov	r4, sl
 80080fe:	2000      	movs	r0, #0
 8008100:	f04f 0c0a 	mov.w	ip, #10
 8008104:	4621      	mov	r1, r4
 8008106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800810a:	3b30      	subs	r3, #48	@ 0x30
 800810c:	2b09      	cmp	r3, #9
 800810e:	d94b      	bls.n	80081a8 <_svfiprintf_r+0x17c>
 8008110:	b1b0      	cbz	r0, 8008140 <_svfiprintf_r+0x114>
 8008112:	9207      	str	r2, [sp, #28]
 8008114:	e014      	b.n	8008140 <_svfiprintf_r+0x114>
 8008116:	eba0 0308 	sub.w	r3, r0, r8
 800811a:	fa09 f303 	lsl.w	r3, r9, r3
 800811e:	4313      	orrs	r3, r2
 8008120:	9304      	str	r3, [sp, #16]
 8008122:	46a2      	mov	sl, r4
 8008124:	e7d2      	b.n	80080cc <_svfiprintf_r+0xa0>
 8008126:	9b03      	ldr	r3, [sp, #12]
 8008128:	1d19      	adds	r1, r3, #4
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	9103      	str	r1, [sp, #12]
 800812e:	2b00      	cmp	r3, #0
 8008130:	bfbb      	ittet	lt
 8008132:	425b      	neglt	r3, r3
 8008134:	f042 0202 	orrlt.w	r2, r2, #2
 8008138:	9307      	strge	r3, [sp, #28]
 800813a:	9307      	strlt	r3, [sp, #28]
 800813c:	bfb8      	it	lt
 800813e:	9204      	strlt	r2, [sp, #16]
 8008140:	7823      	ldrb	r3, [r4, #0]
 8008142:	2b2e      	cmp	r3, #46	@ 0x2e
 8008144:	d10a      	bne.n	800815c <_svfiprintf_r+0x130>
 8008146:	7863      	ldrb	r3, [r4, #1]
 8008148:	2b2a      	cmp	r3, #42	@ 0x2a
 800814a:	d132      	bne.n	80081b2 <_svfiprintf_r+0x186>
 800814c:	9b03      	ldr	r3, [sp, #12]
 800814e:	1d1a      	adds	r2, r3, #4
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	9203      	str	r2, [sp, #12]
 8008154:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008158:	3402      	adds	r4, #2
 800815a:	9305      	str	r3, [sp, #20]
 800815c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008220 <_svfiprintf_r+0x1f4>
 8008160:	7821      	ldrb	r1, [r4, #0]
 8008162:	2203      	movs	r2, #3
 8008164:	4650      	mov	r0, sl
 8008166:	f7f8 f83b 	bl	80001e0 <memchr>
 800816a:	b138      	cbz	r0, 800817c <_svfiprintf_r+0x150>
 800816c:	9b04      	ldr	r3, [sp, #16]
 800816e:	eba0 000a 	sub.w	r0, r0, sl
 8008172:	2240      	movs	r2, #64	@ 0x40
 8008174:	4082      	lsls	r2, r0
 8008176:	4313      	orrs	r3, r2
 8008178:	3401      	adds	r4, #1
 800817a:	9304      	str	r3, [sp, #16]
 800817c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008180:	4824      	ldr	r0, [pc, #144]	@ (8008214 <_svfiprintf_r+0x1e8>)
 8008182:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008186:	2206      	movs	r2, #6
 8008188:	f7f8 f82a 	bl	80001e0 <memchr>
 800818c:	2800      	cmp	r0, #0
 800818e:	d036      	beq.n	80081fe <_svfiprintf_r+0x1d2>
 8008190:	4b21      	ldr	r3, [pc, #132]	@ (8008218 <_svfiprintf_r+0x1ec>)
 8008192:	bb1b      	cbnz	r3, 80081dc <_svfiprintf_r+0x1b0>
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	3307      	adds	r3, #7
 8008198:	f023 0307 	bic.w	r3, r3, #7
 800819c:	3308      	adds	r3, #8
 800819e:	9303      	str	r3, [sp, #12]
 80081a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a2:	4433      	add	r3, r6
 80081a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081a6:	e76a      	b.n	800807e <_svfiprintf_r+0x52>
 80081a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80081ac:	460c      	mov	r4, r1
 80081ae:	2001      	movs	r0, #1
 80081b0:	e7a8      	b.n	8008104 <_svfiprintf_r+0xd8>
 80081b2:	2300      	movs	r3, #0
 80081b4:	3401      	adds	r4, #1
 80081b6:	9305      	str	r3, [sp, #20]
 80081b8:	4619      	mov	r1, r3
 80081ba:	f04f 0c0a 	mov.w	ip, #10
 80081be:	4620      	mov	r0, r4
 80081c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081c4:	3a30      	subs	r2, #48	@ 0x30
 80081c6:	2a09      	cmp	r2, #9
 80081c8:	d903      	bls.n	80081d2 <_svfiprintf_r+0x1a6>
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d0c6      	beq.n	800815c <_svfiprintf_r+0x130>
 80081ce:	9105      	str	r1, [sp, #20]
 80081d0:	e7c4      	b.n	800815c <_svfiprintf_r+0x130>
 80081d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80081d6:	4604      	mov	r4, r0
 80081d8:	2301      	movs	r3, #1
 80081da:	e7f0      	b.n	80081be <_svfiprintf_r+0x192>
 80081dc:	ab03      	add	r3, sp, #12
 80081de:	9300      	str	r3, [sp, #0]
 80081e0:	462a      	mov	r2, r5
 80081e2:	4b0e      	ldr	r3, [pc, #56]	@ (800821c <_svfiprintf_r+0x1f0>)
 80081e4:	a904      	add	r1, sp, #16
 80081e6:	4638      	mov	r0, r7
 80081e8:	f3af 8000 	nop.w
 80081ec:	1c42      	adds	r2, r0, #1
 80081ee:	4606      	mov	r6, r0
 80081f0:	d1d6      	bne.n	80081a0 <_svfiprintf_r+0x174>
 80081f2:	89ab      	ldrh	r3, [r5, #12]
 80081f4:	065b      	lsls	r3, r3, #25
 80081f6:	f53f af2d 	bmi.w	8008054 <_svfiprintf_r+0x28>
 80081fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081fc:	e72c      	b.n	8008058 <_svfiprintf_r+0x2c>
 80081fe:	ab03      	add	r3, sp, #12
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	462a      	mov	r2, r5
 8008204:	4b05      	ldr	r3, [pc, #20]	@ (800821c <_svfiprintf_r+0x1f0>)
 8008206:	a904      	add	r1, sp, #16
 8008208:	4638      	mov	r0, r7
 800820a:	f000 f879 	bl	8008300 <_printf_i>
 800820e:	e7ed      	b.n	80081ec <_svfiprintf_r+0x1c0>
 8008210:	0800908c 	.word	0x0800908c
 8008214:	08009096 	.word	0x08009096
 8008218:	00000000 	.word	0x00000000
 800821c:	08007f75 	.word	0x08007f75
 8008220:	08009092 	.word	0x08009092

08008224 <_printf_common>:
 8008224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008228:	4616      	mov	r6, r2
 800822a:	4698      	mov	r8, r3
 800822c:	688a      	ldr	r2, [r1, #8]
 800822e:	690b      	ldr	r3, [r1, #16]
 8008230:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008234:	4293      	cmp	r3, r2
 8008236:	bfb8      	it	lt
 8008238:	4613      	movlt	r3, r2
 800823a:	6033      	str	r3, [r6, #0]
 800823c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008240:	4607      	mov	r7, r0
 8008242:	460c      	mov	r4, r1
 8008244:	b10a      	cbz	r2, 800824a <_printf_common+0x26>
 8008246:	3301      	adds	r3, #1
 8008248:	6033      	str	r3, [r6, #0]
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	0699      	lsls	r1, r3, #26
 800824e:	bf42      	ittt	mi
 8008250:	6833      	ldrmi	r3, [r6, #0]
 8008252:	3302      	addmi	r3, #2
 8008254:	6033      	strmi	r3, [r6, #0]
 8008256:	6825      	ldr	r5, [r4, #0]
 8008258:	f015 0506 	ands.w	r5, r5, #6
 800825c:	d106      	bne.n	800826c <_printf_common+0x48>
 800825e:	f104 0a19 	add.w	sl, r4, #25
 8008262:	68e3      	ldr	r3, [r4, #12]
 8008264:	6832      	ldr	r2, [r6, #0]
 8008266:	1a9b      	subs	r3, r3, r2
 8008268:	42ab      	cmp	r3, r5
 800826a:	dc26      	bgt.n	80082ba <_printf_common+0x96>
 800826c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008270:	6822      	ldr	r2, [r4, #0]
 8008272:	3b00      	subs	r3, #0
 8008274:	bf18      	it	ne
 8008276:	2301      	movne	r3, #1
 8008278:	0692      	lsls	r2, r2, #26
 800827a:	d42b      	bmi.n	80082d4 <_printf_common+0xb0>
 800827c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008280:	4641      	mov	r1, r8
 8008282:	4638      	mov	r0, r7
 8008284:	47c8      	blx	r9
 8008286:	3001      	adds	r0, #1
 8008288:	d01e      	beq.n	80082c8 <_printf_common+0xa4>
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	6922      	ldr	r2, [r4, #16]
 800828e:	f003 0306 	and.w	r3, r3, #6
 8008292:	2b04      	cmp	r3, #4
 8008294:	bf02      	ittt	eq
 8008296:	68e5      	ldreq	r5, [r4, #12]
 8008298:	6833      	ldreq	r3, [r6, #0]
 800829a:	1aed      	subeq	r5, r5, r3
 800829c:	68a3      	ldr	r3, [r4, #8]
 800829e:	bf0c      	ite	eq
 80082a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082a4:	2500      	movne	r5, #0
 80082a6:	4293      	cmp	r3, r2
 80082a8:	bfc4      	itt	gt
 80082aa:	1a9b      	subgt	r3, r3, r2
 80082ac:	18ed      	addgt	r5, r5, r3
 80082ae:	2600      	movs	r6, #0
 80082b0:	341a      	adds	r4, #26
 80082b2:	42b5      	cmp	r5, r6
 80082b4:	d11a      	bne.n	80082ec <_printf_common+0xc8>
 80082b6:	2000      	movs	r0, #0
 80082b8:	e008      	b.n	80082cc <_printf_common+0xa8>
 80082ba:	2301      	movs	r3, #1
 80082bc:	4652      	mov	r2, sl
 80082be:	4641      	mov	r1, r8
 80082c0:	4638      	mov	r0, r7
 80082c2:	47c8      	blx	r9
 80082c4:	3001      	adds	r0, #1
 80082c6:	d103      	bne.n	80082d0 <_printf_common+0xac>
 80082c8:	f04f 30ff 	mov.w	r0, #4294967295
 80082cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d0:	3501      	adds	r5, #1
 80082d2:	e7c6      	b.n	8008262 <_printf_common+0x3e>
 80082d4:	18e1      	adds	r1, r4, r3
 80082d6:	1c5a      	adds	r2, r3, #1
 80082d8:	2030      	movs	r0, #48	@ 0x30
 80082da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082de:	4422      	add	r2, r4
 80082e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082e8:	3302      	adds	r3, #2
 80082ea:	e7c7      	b.n	800827c <_printf_common+0x58>
 80082ec:	2301      	movs	r3, #1
 80082ee:	4622      	mov	r2, r4
 80082f0:	4641      	mov	r1, r8
 80082f2:	4638      	mov	r0, r7
 80082f4:	47c8      	blx	r9
 80082f6:	3001      	adds	r0, #1
 80082f8:	d0e6      	beq.n	80082c8 <_printf_common+0xa4>
 80082fa:	3601      	adds	r6, #1
 80082fc:	e7d9      	b.n	80082b2 <_printf_common+0x8e>
	...

08008300 <_printf_i>:
 8008300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008304:	7e0f      	ldrb	r7, [r1, #24]
 8008306:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008308:	2f78      	cmp	r7, #120	@ 0x78
 800830a:	4691      	mov	r9, r2
 800830c:	4680      	mov	r8, r0
 800830e:	460c      	mov	r4, r1
 8008310:	469a      	mov	sl, r3
 8008312:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008316:	d807      	bhi.n	8008328 <_printf_i+0x28>
 8008318:	2f62      	cmp	r7, #98	@ 0x62
 800831a:	d80a      	bhi.n	8008332 <_printf_i+0x32>
 800831c:	2f00      	cmp	r7, #0
 800831e:	f000 80d2 	beq.w	80084c6 <_printf_i+0x1c6>
 8008322:	2f58      	cmp	r7, #88	@ 0x58
 8008324:	f000 80b9 	beq.w	800849a <_printf_i+0x19a>
 8008328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800832c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008330:	e03a      	b.n	80083a8 <_printf_i+0xa8>
 8008332:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008336:	2b15      	cmp	r3, #21
 8008338:	d8f6      	bhi.n	8008328 <_printf_i+0x28>
 800833a:	a101      	add	r1, pc, #4	@ (adr r1, 8008340 <_printf_i+0x40>)
 800833c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008340:	08008399 	.word	0x08008399
 8008344:	080083ad 	.word	0x080083ad
 8008348:	08008329 	.word	0x08008329
 800834c:	08008329 	.word	0x08008329
 8008350:	08008329 	.word	0x08008329
 8008354:	08008329 	.word	0x08008329
 8008358:	080083ad 	.word	0x080083ad
 800835c:	08008329 	.word	0x08008329
 8008360:	08008329 	.word	0x08008329
 8008364:	08008329 	.word	0x08008329
 8008368:	08008329 	.word	0x08008329
 800836c:	080084ad 	.word	0x080084ad
 8008370:	080083d7 	.word	0x080083d7
 8008374:	08008467 	.word	0x08008467
 8008378:	08008329 	.word	0x08008329
 800837c:	08008329 	.word	0x08008329
 8008380:	080084cf 	.word	0x080084cf
 8008384:	08008329 	.word	0x08008329
 8008388:	080083d7 	.word	0x080083d7
 800838c:	08008329 	.word	0x08008329
 8008390:	08008329 	.word	0x08008329
 8008394:	0800846f 	.word	0x0800846f
 8008398:	6833      	ldr	r3, [r6, #0]
 800839a:	1d1a      	adds	r2, r3, #4
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	6032      	str	r2, [r6, #0]
 80083a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083a8:	2301      	movs	r3, #1
 80083aa:	e09d      	b.n	80084e8 <_printf_i+0x1e8>
 80083ac:	6833      	ldr	r3, [r6, #0]
 80083ae:	6820      	ldr	r0, [r4, #0]
 80083b0:	1d19      	adds	r1, r3, #4
 80083b2:	6031      	str	r1, [r6, #0]
 80083b4:	0606      	lsls	r6, r0, #24
 80083b6:	d501      	bpl.n	80083bc <_printf_i+0xbc>
 80083b8:	681d      	ldr	r5, [r3, #0]
 80083ba:	e003      	b.n	80083c4 <_printf_i+0xc4>
 80083bc:	0645      	lsls	r5, r0, #25
 80083be:	d5fb      	bpl.n	80083b8 <_printf_i+0xb8>
 80083c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083c4:	2d00      	cmp	r5, #0
 80083c6:	da03      	bge.n	80083d0 <_printf_i+0xd0>
 80083c8:	232d      	movs	r3, #45	@ 0x2d
 80083ca:	426d      	negs	r5, r5
 80083cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083d0:	4859      	ldr	r0, [pc, #356]	@ (8008538 <_printf_i+0x238>)
 80083d2:	230a      	movs	r3, #10
 80083d4:	e011      	b.n	80083fa <_printf_i+0xfa>
 80083d6:	6821      	ldr	r1, [r4, #0]
 80083d8:	6833      	ldr	r3, [r6, #0]
 80083da:	0608      	lsls	r0, r1, #24
 80083dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80083e0:	d402      	bmi.n	80083e8 <_printf_i+0xe8>
 80083e2:	0649      	lsls	r1, r1, #25
 80083e4:	bf48      	it	mi
 80083e6:	b2ad      	uxthmi	r5, r5
 80083e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80083ea:	4853      	ldr	r0, [pc, #332]	@ (8008538 <_printf_i+0x238>)
 80083ec:	6033      	str	r3, [r6, #0]
 80083ee:	bf14      	ite	ne
 80083f0:	230a      	movne	r3, #10
 80083f2:	2308      	moveq	r3, #8
 80083f4:	2100      	movs	r1, #0
 80083f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083fa:	6866      	ldr	r6, [r4, #4]
 80083fc:	60a6      	str	r6, [r4, #8]
 80083fe:	2e00      	cmp	r6, #0
 8008400:	bfa2      	ittt	ge
 8008402:	6821      	ldrge	r1, [r4, #0]
 8008404:	f021 0104 	bicge.w	r1, r1, #4
 8008408:	6021      	strge	r1, [r4, #0]
 800840a:	b90d      	cbnz	r5, 8008410 <_printf_i+0x110>
 800840c:	2e00      	cmp	r6, #0
 800840e:	d04b      	beq.n	80084a8 <_printf_i+0x1a8>
 8008410:	4616      	mov	r6, r2
 8008412:	fbb5 f1f3 	udiv	r1, r5, r3
 8008416:	fb03 5711 	mls	r7, r3, r1, r5
 800841a:	5dc7      	ldrb	r7, [r0, r7]
 800841c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008420:	462f      	mov	r7, r5
 8008422:	42bb      	cmp	r3, r7
 8008424:	460d      	mov	r5, r1
 8008426:	d9f4      	bls.n	8008412 <_printf_i+0x112>
 8008428:	2b08      	cmp	r3, #8
 800842a:	d10b      	bne.n	8008444 <_printf_i+0x144>
 800842c:	6823      	ldr	r3, [r4, #0]
 800842e:	07df      	lsls	r7, r3, #31
 8008430:	d508      	bpl.n	8008444 <_printf_i+0x144>
 8008432:	6923      	ldr	r3, [r4, #16]
 8008434:	6861      	ldr	r1, [r4, #4]
 8008436:	4299      	cmp	r1, r3
 8008438:	bfde      	ittt	le
 800843a:	2330      	movle	r3, #48	@ 0x30
 800843c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008440:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008444:	1b92      	subs	r2, r2, r6
 8008446:	6122      	str	r2, [r4, #16]
 8008448:	f8cd a000 	str.w	sl, [sp]
 800844c:	464b      	mov	r3, r9
 800844e:	aa03      	add	r2, sp, #12
 8008450:	4621      	mov	r1, r4
 8008452:	4640      	mov	r0, r8
 8008454:	f7ff fee6 	bl	8008224 <_printf_common>
 8008458:	3001      	adds	r0, #1
 800845a:	d14a      	bne.n	80084f2 <_printf_i+0x1f2>
 800845c:	f04f 30ff 	mov.w	r0, #4294967295
 8008460:	b004      	add	sp, #16
 8008462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008466:	6823      	ldr	r3, [r4, #0]
 8008468:	f043 0320 	orr.w	r3, r3, #32
 800846c:	6023      	str	r3, [r4, #0]
 800846e:	4833      	ldr	r0, [pc, #204]	@ (800853c <_printf_i+0x23c>)
 8008470:	2778      	movs	r7, #120	@ 0x78
 8008472:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	6831      	ldr	r1, [r6, #0]
 800847a:	061f      	lsls	r7, r3, #24
 800847c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008480:	d402      	bmi.n	8008488 <_printf_i+0x188>
 8008482:	065f      	lsls	r7, r3, #25
 8008484:	bf48      	it	mi
 8008486:	b2ad      	uxthmi	r5, r5
 8008488:	6031      	str	r1, [r6, #0]
 800848a:	07d9      	lsls	r1, r3, #31
 800848c:	bf44      	itt	mi
 800848e:	f043 0320 	orrmi.w	r3, r3, #32
 8008492:	6023      	strmi	r3, [r4, #0]
 8008494:	b11d      	cbz	r5, 800849e <_printf_i+0x19e>
 8008496:	2310      	movs	r3, #16
 8008498:	e7ac      	b.n	80083f4 <_printf_i+0xf4>
 800849a:	4827      	ldr	r0, [pc, #156]	@ (8008538 <_printf_i+0x238>)
 800849c:	e7e9      	b.n	8008472 <_printf_i+0x172>
 800849e:	6823      	ldr	r3, [r4, #0]
 80084a0:	f023 0320 	bic.w	r3, r3, #32
 80084a4:	6023      	str	r3, [r4, #0]
 80084a6:	e7f6      	b.n	8008496 <_printf_i+0x196>
 80084a8:	4616      	mov	r6, r2
 80084aa:	e7bd      	b.n	8008428 <_printf_i+0x128>
 80084ac:	6833      	ldr	r3, [r6, #0]
 80084ae:	6825      	ldr	r5, [r4, #0]
 80084b0:	6961      	ldr	r1, [r4, #20]
 80084b2:	1d18      	adds	r0, r3, #4
 80084b4:	6030      	str	r0, [r6, #0]
 80084b6:	062e      	lsls	r6, r5, #24
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	d501      	bpl.n	80084c0 <_printf_i+0x1c0>
 80084bc:	6019      	str	r1, [r3, #0]
 80084be:	e002      	b.n	80084c6 <_printf_i+0x1c6>
 80084c0:	0668      	lsls	r0, r5, #25
 80084c2:	d5fb      	bpl.n	80084bc <_printf_i+0x1bc>
 80084c4:	8019      	strh	r1, [r3, #0]
 80084c6:	2300      	movs	r3, #0
 80084c8:	6123      	str	r3, [r4, #16]
 80084ca:	4616      	mov	r6, r2
 80084cc:	e7bc      	b.n	8008448 <_printf_i+0x148>
 80084ce:	6833      	ldr	r3, [r6, #0]
 80084d0:	1d1a      	adds	r2, r3, #4
 80084d2:	6032      	str	r2, [r6, #0]
 80084d4:	681e      	ldr	r6, [r3, #0]
 80084d6:	6862      	ldr	r2, [r4, #4]
 80084d8:	2100      	movs	r1, #0
 80084da:	4630      	mov	r0, r6
 80084dc:	f7f7 fe80 	bl	80001e0 <memchr>
 80084e0:	b108      	cbz	r0, 80084e6 <_printf_i+0x1e6>
 80084e2:	1b80      	subs	r0, r0, r6
 80084e4:	6060      	str	r0, [r4, #4]
 80084e6:	6863      	ldr	r3, [r4, #4]
 80084e8:	6123      	str	r3, [r4, #16]
 80084ea:	2300      	movs	r3, #0
 80084ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084f0:	e7aa      	b.n	8008448 <_printf_i+0x148>
 80084f2:	6923      	ldr	r3, [r4, #16]
 80084f4:	4632      	mov	r2, r6
 80084f6:	4649      	mov	r1, r9
 80084f8:	4640      	mov	r0, r8
 80084fa:	47d0      	blx	sl
 80084fc:	3001      	adds	r0, #1
 80084fe:	d0ad      	beq.n	800845c <_printf_i+0x15c>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	079b      	lsls	r3, r3, #30
 8008504:	d413      	bmi.n	800852e <_printf_i+0x22e>
 8008506:	68e0      	ldr	r0, [r4, #12]
 8008508:	9b03      	ldr	r3, [sp, #12]
 800850a:	4298      	cmp	r0, r3
 800850c:	bfb8      	it	lt
 800850e:	4618      	movlt	r0, r3
 8008510:	e7a6      	b.n	8008460 <_printf_i+0x160>
 8008512:	2301      	movs	r3, #1
 8008514:	4632      	mov	r2, r6
 8008516:	4649      	mov	r1, r9
 8008518:	4640      	mov	r0, r8
 800851a:	47d0      	blx	sl
 800851c:	3001      	adds	r0, #1
 800851e:	d09d      	beq.n	800845c <_printf_i+0x15c>
 8008520:	3501      	adds	r5, #1
 8008522:	68e3      	ldr	r3, [r4, #12]
 8008524:	9903      	ldr	r1, [sp, #12]
 8008526:	1a5b      	subs	r3, r3, r1
 8008528:	42ab      	cmp	r3, r5
 800852a:	dcf2      	bgt.n	8008512 <_printf_i+0x212>
 800852c:	e7eb      	b.n	8008506 <_printf_i+0x206>
 800852e:	2500      	movs	r5, #0
 8008530:	f104 0619 	add.w	r6, r4, #25
 8008534:	e7f5      	b.n	8008522 <_printf_i+0x222>
 8008536:	bf00      	nop
 8008538:	0800909d 	.word	0x0800909d
 800853c:	080090ae 	.word	0x080090ae

08008540 <_sbrk_r>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	4d06      	ldr	r5, [pc, #24]	@ (800855c <_sbrk_r+0x1c>)
 8008544:	2300      	movs	r3, #0
 8008546:	4604      	mov	r4, r0
 8008548:	4608      	mov	r0, r1
 800854a:	602b      	str	r3, [r5, #0]
 800854c:	f7f8 ff8c 	bl	8001468 <_sbrk>
 8008550:	1c43      	adds	r3, r0, #1
 8008552:	d102      	bne.n	800855a <_sbrk_r+0x1a>
 8008554:	682b      	ldr	r3, [r5, #0]
 8008556:	b103      	cbz	r3, 800855a <_sbrk_r+0x1a>
 8008558:	6023      	str	r3, [r4, #0]
 800855a:	bd38      	pop	{r3, r4, r5, pc}
 800855c:	2000084c 	.word	0x2000084c

08008560 <_realloc_r>:
 8008560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008564:	4680      	mov	r8, r0
 8008566:	4615      	mov	r5, r2
 8008568:	460c      	mov	r4, r1
 800856a:	b921      	cbnz	r1, 8008576 <_realloc_r+0x16>
 800856c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008570:	4611      	mov	r1, r2
 8008572:	f7ff bc73 	b.w	8007e5c <_malloc_r>
 8008576:	b92a      	cbnz	r2, 8008584 <_realloc_r+0x24>
 8008578:	f7ff fc04 	bl	8007d84 <_free_r>
 800857c:	2400      	movs	r4, #0
 800857e:	4620      	mov	r0, r4
 8008580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008584:	f000 f81a 	bl	80085bc <_malloc_usable_size_r>
 8008588:	4285      	cmp	r5, r0
 800858a:	4606      	mov	r6, r0
 800858c:	d802      	bhi.n	8008594 <_realloc_r+0x34>
 800858e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008592:	d8f4      	bhi.n	800857e <_realloc_r+0x1e>
 8008594:	4629      	mov	r1, r5
 8008596:	4640      	mov	r0, r8
 8008598:	f7ff fc60 	bl	8007e5c <_malloc_r>
 800859c:	4607      	mov	r7, r0
 800859e:	2800      	cmp	r0, #0
 80085a0:	d0ec      	beq.n	800857c <_realloc_r+0x1c>
 80085a2:	42b5      	cmp	r5, r6
 80085a4:	462a      	mov	r2, r5
 80085a6:	4621      	mov	r1, r4
 80085a8:	bf28      	it	cs
 80085aa:	4632      	movcs	r2, r6
 80085ac:	f7ff fbdc 	bl	8007d68 <memcpy>
 80085b0:	4621      	mov	r1, r4
 80085b2:	4640      	mov	r0, r8
 80085b4:	f7ff fbe6 	bl	8007d84 <_free_r>
 80085b8:	463c      	mov	r4, r7
 80085ba:	e7e0      	b.n	800857e <_realloc_r+0x1e>

080085bc <_malloc_usable_size_r>:
 80085bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085c0:	1f18      	subs	r0, r3, #4
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	bfbc      	itt	lt
 80085c6:	580b      	ldrlt	r3, [r1, r0]
 80085c8:	18c0      	addlt	r0, r0, r3
 80085ca:	4770      	bx	lr

080085cc <_init>:
 80085cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ce:	bf00      	nop
 80085d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d2:	bc08      	pop	{r3}
 80085d4:	469e      	mov	lr, r3
 80085d6:	4770      	bx	lr

080085d8 <_fini>:
 80085d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085da:	bf00      	nop
 80085dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085de:	bc08      	pop	{r3}
 80085e0:	469e      	mov	lr, r3
 80085e2:	4770      	bx	lr
