#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x562d436e5170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x562d4367cce0 .scope module, "matrix_loader_tb" "matrix_loader_tb" 3 4;
 .timescale -9 -12;
v0x562d4370b250_0 .net "a_row_out", 255 0, v0x562d4370a210_0;  1 drivers
v0x562d4370b330_0 .net "addr_out", 4 0, v0x562d4370a2b0_0;  1 drivers
v0x562d4370b400_0 .var "axiid", 1 0;
v0x562d4370b500_0 .var "axiiv", 0 0;
v0x562d4370b5d0_0 .net "b_col_out", 255 0, v0x562d4370a490_0;  1 drivers
v0x562d4370b670_0 .var "clk", 0 0;
v0x562d4370b710_0 .net "complete", 0 0, v0x562d4370a6d0_0;  1 drivers
v0x562d4370b7e0_0 .var "requested_a_row", 4 0;
v0x562d4370b8b0_0 .var "requested_b_col", 4 0;
v0x562d4370ba10_0 .var "rst", 0 0;
S_0x562d4367ce70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0x562d4367cce0;
 .timescale -9 -12;
v0x562d436deb00_0 .var/2s "i", 31 0;
S_0x562d436d02b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 56, 3 56 0, S_0x562d4367ce70;
 .timescale -9 -12;
v0x562d436e40b0_0 .var/2s "j", 31 0;
S_0x562d436d0490 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 58, 3 58 0, S_0x562d436d02b0;
 .timescale -9 -12;
v0x562d436e3dd0_0 .var/2s "k", 31 0;
S_0x562d43705d90 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 74, 3 74 0, S_0x562d4367cce0;
 .timescale -9 -12;
v0x562d436defb0_0 .var/2s "i", 31 0;
S_0x562d43705fd0 .scope module, "uut" "matrix_loader" 3 19, 4 7 0, S_0x562d4367cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 2 "axiid";
    .port_info 5 /INPUT 5 "requested_a_row";
    .port_info 6 /INPUT 5 "requested_b_col";
    .port_info 7 /OUTPUT 5 "addr_out";
    .port_info 8 /OUTPUT 256 "a_row_out";
    .port_info 9 /OUTPUT 256 "b_col_out";
    .port_info 10 /OUTPUT 1 "complete";
P_0x562d4367dc70 .param/l "MAX_ELEMENT_SIZE" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x562d4367dcb0 .param/l "MAX_SIZE_A" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x562d4367dcf0 .param/l "MAX_SIZE_B" 0 4 9, +C4<00000000000000000000000000100000>;
v0x562d43709610_0 .var "A_addra", 4 0;
v0x562d437096f0_0 .var "A_addrb", 4 0;
v0x562d437097c0_0 .var "A_dina", 255 0;
v0x562d437098c0_0 .net "A_dout", 255 0, L_0x562d436e3c70;  1 drivers
L_0x7fefaf5f6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d43709990_0 .net "A_enb", 0 0, L_0x7fefaf5f6060;  1 drivers
L_0x7fefaf5f60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d43709a30_0 .net "A_regceb", 0 0, L_0x7fefaf5f60a8;  1 drivers
L_0x7fefaf5f6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d43709b00_0 .net "A_wea", 0 0, L_0x7fefaf5f6018;  1 drivers
v0x562d43709bd0_0 .var "B_addra", 4 0;
v0x562d43709ca0_0 .var "B_addrb", 4 0;
v0x562d43709e00_0 .var "B_dina", 255 0;
v0x562d43709ed0_0 .net "B_dout", 255 0, L_0x562d436e3fe0;  1 drivers
L_0x7fefaf5f6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d43709fa0_0 .net "B_enb", 0 0, L_0x7fefaf5f6138;  1 drivers
L_0x7fefaf5f6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d4370a070_0 .net "B_regceb", 0 0, L_0x7fefaf5f6180;  1 drivers
L_0x7fefaf5f60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d4370a140_0 .net "B_wea", 0 0, L_0x7fefaf5f60f0;  1 drivers
v0x562d4370a210_0 .var "a_row_out", 255 0;
v0x562d4370a2b0_0 .var "addr_out", 4 0;
v0x562d4370a350_0 .net "axiid", 1 0, v0x562d4370b400_0;  1 drivers
v0x562d4370a3f0_0 .net "axiiv", 0 0, v0x562d4370b500_0;  1 drivers
v0x562d4370a490_0 .var "b_col_out", 255 0;
v0x562d4370a550_0 .var "bad", 0 0;
v0x562d4370a610_0 .var "bram_rst", 0 0;
v0x562d4370a6d0_0 .var "complete", 0 0;
v0x562d4370a790_0 .var "downtime", 0 0;
v0x562d4370a850_0 .var "element_buffer", 5 0;
v0x562d4370a930_0 .var "element_counter", 1 0;
v0x562d4370aa10_0 .net "eth_refclk", 0 0, v0x562d4370b670_0;  1 drivers
v0x562d4370aab0_0 .net "inter_refclk", 0 0, v0x562d4370b670_0;  alias, 1 drivers
v0x562d4370ab50_0 .var "loading", 0 0;
v0x562d4370ac10_0 .var "matrix_counter", 9 0;
v0x562d4370acf0_0 .net "requested_a_row", 4 0, v0x562d4370b7e0_0;  1 drivers
v0x562d4370add0_0 .net "requested_b_col", 4 0, v0x562d4370b8b0_0;  1 drivers
v0x562d4370aeb0_0 .var "row_buffer", 255 0;
v0x562d4370af90_0 .net "rst", 0 0, v0x562d4370ba10_0;  1 drivers
v0x562d4370b030_0 .var "transmitting", 0 0;
E_0x562d436bfee0 .event edge, v0x562d43707810_0, v0x562d4370a550_0, v0x562d4370a790_0, v0x562d4370ab50_0;
S_0x562d437062d0 .scope module, "Matrix_A_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 143, 5 7 0, S_0x562d43705fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x562d436e79b0 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x562d436e79f0 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x562d436e7a30 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x562d436e7a70 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x562d43706fb0 .array "BRAM", 0 31, 255 0;
v0x562d43707090_0 .net "addra", 4 0, v0x562d43709610_0;  1 drivers
v0x562d43707170_0 .net "addrb", 4 0, v0x562d437096f0_0;  1 drivers
v0x562d43707260_0 .net "clka", 0 0, v0x562d4370b670_0;  alias, 1 drivers
v0x562d43707320_0 .net "clkb", 0 0, v0x562d4370b670_0;  alias, 1 drivers
v0x562d43707410_0 .net "dina", 255 0, v0x562d437097c0_0;  1 drivers
v0x562d437074d0_0 .net "doutb", 255 0, L_0x562d436e3c70;  alias, 1 drivers
v0x562d437075b0_0 .net "enb", 0 0, L_0x7fefaf5f6060;  alias, 1 drivers
v0x562d43707670_0 .var "ram_data", 255 0;
v0x562d43707750_0 .net "regceb", 0 0, L_0x7fefaf5f60a8;  alias, 1 drivers
v0x562d43707810_0 .net "rstb", 0 0, v0x562d4370ba10_0;  alias, 1 drivers
v0x562d437078d0_0 .net "wea", 0 0, L_0x7fefaf5f6018;  alias, 1 drivers
S_0x562d437067d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x562d437062d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x562d437067d0
v0x562d436db850_0 .var/i "depth", 31 0;
TD_matrix_loader_tb.uut.Matrix_A_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x562d436db850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x562d436db850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x562d436db850_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x562d43706a70 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x562d437062d0;
 .timescale -9 -12;
v0x562d436dbd00_0 .var/i "ram_index", 31 0;
S_0x562d43706cb0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x562d437062d0;
 .timescale -9 -12;
L_0x562d436e3c70 .functor BUFZ 256, v0x562d43706eb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x562d43706eb0_0 .var "doutb_reg", 255 0;
E_0x562d436c0540 .event posedge, v0x562d43707260_0;
S_0x562d43707b30 .scope module, "Matrix_B_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 162, 5 7 0, S_0x562d43705fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x562d436e48e0 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x562d436e4920 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x562d436e4960 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x562d436e49a0 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x562d43708a80 .array "BRAM", 0 31, 255 0;
v0x562d43708b60_0 .net "addra", 4 0, v0x562d43709bd0_0;  1 drivers
v0x562d43708c40_0 .net "addrb", 4 0, v0x562d43709ca0_0;  1 drivers
v0x562d43708d30_0 .net "clka", 0 0, v0x562d4370b670_0;  alias, 1 drivers
v0x562d43708e20_0 .net "clkb", 0 0, v0x562d4370b670_0;  alias, 1 drivers
v0x562d43708f10_0 .net "dina", 255 0, v0x562d43709e00_0;  1 drivers
v0x562d43708ff0_0 .net "doutb", 255 0, L_0x562d436e3fe0;  alias, 1 drivers
v0x562d437090d0_0 .net "enb", 0 0, L_0x7fefaf5f6138;  alias, 1 drivers
v0x562d43709190_0 .var "ram_data", 255 0;
v0x562d43709270_0 .net "regceb", 0 0, L_0x7fefaf5f6180;  alias, 1 drivers
v0x562d43709330_0 .net "rstb", 0 0, v0x562d4370ba10_0;  alias, 1 drivers
v0x562d437093d0_0 .net "wea", 0 0, L_0x7fefaf5f60f0;  alias, 1 drivers
S_0x562d43708100 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x562d43707b30;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x562d43708100
v0x562d43708400_0 .var/i "depth", 31 0;
TD_matrix_loader_tb.uut.Matrix_B_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x562d43708400_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x562d43708400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x562d43708400_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x562d437084e0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x562d43707b30;
 .timescale -9 -12;
v0x562d437086e0_0 .var/i "ram_index", 31 0;
S_0x562d437087c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x562d43707b30;
 .timescale -9 -12;
L_0x562d436e3fe0 .functor BUFZ 256, v0x562d437089a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x562d437089a0_0 .var "doutb_reg", 255 0;
    .scope S_0x562d43706a70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d436dbd00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x562d436dbd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x562d436dbd00_0;
    %store/vec4a v0x562d43706fb0, 4, 0;
    %load/vec4 v0x562d436dbd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562d436dbd00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x562d43706cb0;
T_3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x562d43706eb0_0, 0, 256;
    %end;
    .thread T_3, $init;
    .scope S_0x562d43706cb0;
T_4 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d43707810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x562d43706eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562d43707750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x562d43707670_0;
    %assign/vec4 v0x562d43706eb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562d437062d0;
T_5 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x562d43707670_0, 0, 256;
    %end;
    .thread T_5, $init;
    .scope S_0x562d437062d0;
T_6 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d437078d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x562d43707410_0;
    %load/vec4 v0x562d43707090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d43706fb0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562d437062d0;
T_7 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d437075b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x562d43707170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562d43706fb0, 4;
    %assign/vec4 v0x562d43707670_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562d437084e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d437086e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x562d437086e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x562d437086e0_0;
    %store/vec4a v0x562d43708a80, 4, 0;
    %load/vec4 v0x562d437086e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562d437086e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x562d437087c0;
T_9 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x562d437089a0_0, 0, 256;
    %end;
    .thread T_9, $init;
    .scope S_0x562d437087c0;
T_10 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d43709330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x562d437089a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x562d43709270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x562d43709190_0;
    %assign/vec4 v0x562d437089a0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562d43707b30;
T_11 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x562d43709190_0, 0, 256;
    %end;
    .thread T_11, $init;
    .scope S_0x562d43707b30;
T_12 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d437093d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x562d43708f10_0;
    %load/vec4 v0x562d43708b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d43708a80, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x562d43707b30;
T_13 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d437090d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x562d43708c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562d43708a80, 4;
    %assign/vec4 v0x562d43709190_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x562d43705fd0;
T_14 ;
Ewait_0 .event/or E_0x562d436bfee0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x562d4370af90_0;
    %load/vec4 v0x562d4370a550_0;
    %or;
    %store/vec4 v0x562d4370a610_0, 0, 1;
    %load/vec4 v0x562d4370a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x562d4370ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x562d43705fd0;
T_15 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d4370af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562d4370a790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d4370ab50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d4370a930_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562d4370ac10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x562d4370a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x562d4370a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d4370a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562d4370ab50_0, 0;
    %load/vec4 v0x562d4370a350_0;
    %concati/vec4 0, 0, 254;
    %assign/vec4 v0x562d4370aeb0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x562d4370ac10_0, 0;
T_15.4 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x562d4370ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x562d4370a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x562d4370a930_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x562d4370ac10_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562d4370ac10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d4370a930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d4370ab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562d4370a6d0_0, 0;
    %load/vec4 v0x562d4370aeb0_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x562d4370a850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d4370a350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562d4370a210_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x562d4370a2b0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d4370a930_0, 0;
    %load/vec4 v0x562d4370ac10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562d4370ac10_0, 0;
    %load/vec4 v0x562d4370ac10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x562d4370aeb0_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x562d4370a850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d4370a350_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562d4370a210_0, 0;
    %load/vec4 v0x562d4370ac10_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x562d4370a2b0_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x562d4370a850_0;
    %load/vec4 v0x562d4370a350_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x562d4370ac10_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x562d4370aeb0_0, 4, 5;
T_15.15 ;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x562d4370a930_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x562d4370a930_0, 0;
    %load/vec4 v0x562d4370a350_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x562d4370a930_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x562d4370a850_0, 4, 5;
T_15.11 ;
T_15.8 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x562d4370b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562d4370a6d0_0, 0;
T_15.16 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x562d43705fd0;
T_16 ;
    %wait E_0x562d436c0540;
    %load/vec4 v0x562d4370b030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x562d4367cce0;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0x562d4370b670_0;
    %nor/r;
    %store/vec4 v0x562d4370b670_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x562d4367cce0;
T_18 ;
    %vpi_call/w 3 41 "$dumpfile", "matrix_loader.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562d4367cce0 {0 0 0};
    %vpi_call/w 3 43 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d4370b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d4370ba10_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d4370ba10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d4370ba10_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_1, S_0x562d4367ce70;
    %jmp t_0;
    .scope S_0x562d4367ce70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d436deb00_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x562d436deb00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %fork t_3, S_0x562d436d02b0;
    %jmp t_2;
    .scope S_0x562d436d02b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d436e40b0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x562d436e40b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %fork t_5, S_0x562d436d0490;
    %jmp t_4;
    .scope S_0x562d436d0490;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d436e3dd0_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x562d436e3dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x562d436deb00_0;
    %load/vec4 v0x562d436e40b0_0;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d4370b500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d4370b400_0, 0, 2;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562d4370b400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d4370b500_0, 0, 1;
T_18.7 ;
    %delay 20000, 0;
    %load/vec4 v0x562d436e3dd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x562d436e3dd0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %end;
    .scope S_0x562d436d02b0;
t_4 %join;
    %load/vec4 v0x562d436e40b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x562d436e40b0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0x562d4367ce70;
t_2 %join;
    %load/vec4 v0x562d436deb00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x562d436deb00_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_0x562d4367cce0;
t_0 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d4370b400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d4370b500_0, 0, 1;
    %delay 20000, 0;
    %fork t_7, S_0x562d43705d90;
    %jmp t_6;
    .scope S_0x562d43705d90;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d436defb0_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x562d436defb0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_18.9, 5;
    %delay 20000, 0;
    %load/vec4 v0x562d436defb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x562d436defb0_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %end;
    .scope S_0x562d4367cce0;
t_6 %join;
    %vpi_call/w 3 79 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_loader_tb.sv";
    "src/matrix_loader.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
