ieee transact circuit system regular paper parallel interleav design high throughput hspa lte multi standard turbo decod guohui wang student member ieee hao shen yang sun member ieee joseph cavallaro senior member ieee aida vosoughi student member ieee yuanbin guo senior member ieee abstract meet evolv data rate requir emerg wireless communic technolog parallel architectur propos implement high throughput turbo decod concurr memori read write parallel turbo decod architectur lead sever memori conflict problem major bottleneck high throughput turbo decod paper propos flexibl effici vlsi architectur solv memori conflict problem high parallel turbo decod target multi standard wireless communic system demonstr effect propos parallel interleav architectur implement hspa lte lte advanc multi standard turbo decod cmos technolog implement turbo decod consist radix map decod core chip core area clock mhz turbo decod achiev maximum decod throughput mbps hspa mode gbps lte lte advanc mode exceed peak data rate requir standard term turbo decod interleav parallel process vlsi architectur asic implement memori content hspa lte lte advanc introduct year modern wirelesscommun system genera tion partnership project umt hspa univers mobil telecommun system high speed packet access evo lution lte long term evolut lte advanc deploy meet grow demand higher data rate better qualiti servic high throughput requir emerg wireless communic standard instanc umt standard releas extend hspa key enhanc includ increas bandwidth number antenna enhanc lead mbps manuscript receiv septemb revis novemb februari accept februari paper present ieee intern symposium circuit system isca beij china work support huawei nation scienc foundat grant cns ecc eec wang shen sun cavallaro vosoughi depart electr comput engin rice univers houston usa email wgh guo wireless center futurewei technolog legaci plano texa usa copyright ieee person materi permit permiss materi purpos ieee send email pub permiss digit object identifi tcsi peak data rate mimo multipl input multipl output bandwidth mimo bandwidth mbps data rate propos futur releas standard candid lte advanc promis gbps data rate long term goal turbo code wireless communic standard hspa lte lte advanc ward error correct code ensur reliabl communic wireless channel outstand error correct perform turbo decod key compo nent soft input soft output siso decod interleav decod process log likelihood ratio llr soft valu exchang compon siso decod iter interleav critic compon turbo decod achiev good error correct perform permut llrs random iter max imiz effect free distanc turbo code introduct turbo code numer vlsi architectur implement propos achiev high throughput parallel turbo decod architectur employ siso decod oper parallel work segment receiv codeword parallel turbo decod suffer sever memori conflict problem random interleav major challeng high throughput design implement lte lte advanc provid higher data rate hspa high cost lte infrastructur prevent rapid deploy lte system contrast exist infrastructur upgrad low cost support featur defin hspa hspa lte expect exist long term hspa evolv rapid great interest mobil devic support multipl standard essenti build block multi standard turbo decod studi literatur challeng memori conflict problem caus hspa interleav algorithm limit parallel degre turbo decod meet high throughput requir hspa extens mbps releas mbps propos releas paper propos parallel interleav architectur solv memori conflict problem high parallel multi standard turbo decod remaind paper organ introduc memori ieee transact circuit system regular paper conv enc conv enc inter leaver siso dec siso dec turbo encod turbo decod fig block diagram turbo encod left turbo decod conflict problem parallel turbo decod work focus solut solv memori conflict prob lem iii describ balanc turbo decod schedul scheme elimin memori read conflict doubl buffer content free dbcf buffer architectur solv memori write conflict problem adapt unifi fli interleav deinterleav address generat architectur multi standard turbo decod architectur high throughput implement hspa lte multi standard turbo decod demonstr effect propos architectur final conclud paper vii background challeng turbo code encod hspa lte standard consist state compon convolut coder interleav left hand side fig block bit stream encod sequenc systemat bit xsk sequenc pariti check bit second sequenc pariti check bit generat transmit wireless channel interleav permut input bit xpi base interleav law defin standard turbo decod algorithm turbo decod receiv soft reliabl transmit sequenc xsk form log likelihood ratio llrs denot lsk llr indic probabl receiv bit binari hand side fig turbo decod consist constitu soft input soft output siso decod interleav idea turbo decod algorithm iter updat probabl siso decod separ interleav deinterleav iter siso decod process reliabl exchang call extrins comput siso decod call half iter half iter siso decod comput extrins llrs receiv bit lsk pariti check bit priori generat deinterleav extrins siso decod fig forward backward recurs trelli step map decod algorithm second half iter siso decod generat extrins base lspi iter process continu preset maximum number iter reach stop criterion met maximum posteriori map algorithm implement siso decod map decod process repres trelli travers trelli node repres state convolut code branch repres state transit branch metric denot transit state state step fig trelli travers perform forward backward direct comput state metric state max max max oper typic implement max log approxim max max log max forward metric backward metric pute llrs posteriori probabl app bit comput max max map decod extrins llr comput leik lsk laik parallel turbo decod architectur achiev high throughput numer parallel turbo code architectur extens investig level parallel explor parallel turbo decod algorithm exploit parallel siso decod level codeword block size partit block size multipl siso decod work parallel oper block fig wang parallel interleav high throughput hspa lte turbo decod siso dec siso dec siso dec siso dec mem mem interleav deinterleav siso dec mem siso dec mem siso dec siso dec siso dec mem mem mem siso dec siso dec siso dec mem mem mem fig parallel turbo decod architectur siso decod extrins memori modul memori conflict siso decod siso decod access read write memori time alpha alpha llr time ihalf half iter llr nii method lli time ihalf half iter fig diagram cross map xmap decod architectur nii radix siso decod algorithm increas throughput explor trelli level parallel appli step ahead concept forward backward trelli recurs trelli step comput simultan addit algorithm variant siso decod architectur explor parallel aspect recurs unit level parallel slide window scheme challeng design interleav architectur handl aforement variant parallel turbo decod algorithm goal design flexibl scalabl interleav architectur fulfil requir implement parallel turbo decod choos radix cross map xmap decod architectur implement siso decod high throughput perform xmap decod architectur fig recurs unit work parallel cross manner forward backward direct half iter cross point recurs unit comput state metric cross point radix xmap decod start produc extrins llr valu clock cycl siso decod work parallel decod codeword block size siso decod perform comput segment block codeword size method call iter initi nii employ avoid acquisit state metric stake recurs block save propag siso decod design challeng parallel turbo decod generat pllr extrins llrs clock cycl requir memori bandwidth pllr memori access clock cycl memori store extrins llr valu partit pllr memori modul provid higher memori bandwidth random interleav deinterleav multipl siso decod attempt access memori bank concurr memori conflict depict fig reduct effec tive memori bandwidth caus frequent memori conflict decreas decod throughput memori conflict problem major bottleneck design high throughput parallel turbo decod tradit implement turbo code interleav static memori map parallel turbo decod low interleav pattern precomput store tabl lut decod algorithm parallel architectur uniqu lut requir memori access pattern generat multipl standard variabl block size support memori usag lut will grow drastic effici embed soc impl mentat fli interleav address generat iag prefer high parallel turbo decod requir memori easili parametr support configur multipl standard work interleav architectur propos solv memori conflict problem parallel turbo decod sys tem classifi three categori design time solut compil stage solut runtim solu tion design time solut employ algorithm architectur design method earli design stage content free algorithm develop appli specif algebra properti interleav algorithm exampl arp regular permut interleav adopt wimax standard qpp quadrat mutat polynomi interleav lte lte advanc standard fall categori terleav design design time method content free constraint instanc qpp interleav content free decod parallel factor block size addit solut lack flexibl support exist interleav algorithm hspa interleav case seek solut ieee transact circuit system regular paper siso dec siso dec siso dec siso dec control logic write conflict solver read conflict solver mem siso dec siso dec siso dec control logic write conflict solver read conflict solver mem clock cycl clock cycl siso dec control logic write conflict solver siso dec siso dec control logic write conflict solver clock cycl clock cycl siso dec siso dec siso dec control logic write conflict solver read conflict solver mem siso dec siso dec siso dec control logic write conflict solver read conflict solver mem clock cycl clock cycl fig memori write conflict siso decod write memori memori read conflict siso decod read data memori repres llr data repres clock delay compil stage solut employ memori map rule generat data access pattern avoid mem ori conflict tarabl memori map scheme allow content free memori access interleav algorithm parallel turbo decod chavet propos memori map method base graph color algorithm memori map pattern calcul polynomi time limit compil stage solut requir complex comput generat memori map larg amount memori resourc store memori map allevi problem ilnseh propos compress permut vector reduc memori requir permut vector lead larg memori area hybrid compress method runtim conflict solut buffer chip net work dynam reschedul data access order avoid memori conflict discuss design time solut compil stage solut requir memori access pattern precomput store memori comparison runtim conflict solut larg memori provid maximum degre flexibl enabl high configur multi standard turbo decod implement prefer runtim conflict resolut rest exist runtim solut describ thul propos tree base concurr interleav architectur tibb improv solut base local buffer cell interconnect ring network ribb solut high connect llr distributor limit max clock frequenc circuit parallel turbo decod speziali extend work propos improv architectur interconnect network stall mechan introduc interleav architectur stall mechan lead high hardwar complex unaccept delay penalti high parallel siso decod architectur radix siso decod network chip noc approach propos solv memori conflict problem exampl author propos packet switch noc approach butterfli noc bene base noc architectur noc method suffer larg delay penalti limit maximum throughput avoid network content complex schedul method control logic requir schedul network packet asghar present misalign memori access path delay buffer fact scheme allevi memori conflict problem parallel turbo decod low delay buffer long delay increas hardwar cost overcom limit aforement solu tion propos flexibl runtim interleav architectur solv memori conflict problem effici enabl high throughput multi standard turbo decod iii elimin memori read conflict balanc turbo decod schedul tradit turbo decod architectur exist data depend trelli travers turbo decod siso decod stall current request datum readi frequent stall siso decod will decreas decod throughput order achiev high throughput siso decod run full speed stall fig demonstr case show tradit memori conflict problem solv memori conflict solver three siso decod access write read memori modul will analyz disadvantag solut discuss solut iii properti memori read write conflict memori write conflict fig buffer structur write conflict solver cach data access resolv memori conflict siso decod execut full speed high throughput guarante contrast three siso decod request data memori clock cycl fig siso decod request llr siso decod wait clock cycl siso decod wait clock cycl buffer data prefetch help reduc number memori read conflict difficult complet elimin memori read conflict practic hardwar implement addit read conflict solver write conflict solver implement util hardwar resourc requir extra multiplex logic wang parallel interleav high throughput hspa lte turbo decod siso dec read order write order siso dec write deinterleav siso dec read order write interleav siso dec read order write deinterleav read interleav half iter half iter half iter half iter fig unbalanc turbo decod schedul balanc schedul scheme number indic order schedul step unbalanc balanc schedul scheme describ advantag balanc schedul scheme deal memori conflict problem schedul scheme implement turbo decod unbalanc scheme balanc scheme fig unbalanc schedul scheme siso decod read write contigu data memori natur order half iter half iter siso decod read data memori interleav comput siso decod write output data memori deinterleav random interleav deinterleav algorithm memori read write half iter suffer memori content parallel turbo decod fig balanc schedul scheme siso decod write output data inter leav deinterleav order half iter half iter read data natur continu order memori read oper order memori conflict balanc schedul scheme lead effici design unbalanc schedul scheme rea son memori write conflict easier solv memori read conflict discuss fig second memori read conflict remov read conflict solver hardwar interleav reduc hardwar cost third balanc schedul method generat balanc workload half iter read write conflict solver introduc extra penalti clock cycl memori conflict occur memori read write unbalanc schedul scheme lead penalti clock cycl half iter half iter unbalanc scheme control logic track execut status siso decod siso decod stall independ bookkeep frequent stall restart oper siso decod requir complex control logic unbalanc schedul scheme balanc schedul scheme symmetr structur half iter balanc workload simplifi control logic mention benefit choos bal simul report hspa interleav algorithm lte qpp interleav algorithm interleav algorithm interleav tabl parallel decod simul memori system simul buffer system simul memori access analysi lle simul report block size parallel siso algorithm memori bank fig cycl accur simul studi memori conflict problem anc schedul scheme multi standard turbo decod implement discuss balanc schedul scheme requir interleav deinterleav hardwar modul fact interleav deinterleav algorithm typic symmetr structur impli hardwar share save comput resourc storag resourc fore overhead mode interleav deinterleav small compar singl mode interleav hardwar share explor addit enabl high parallel turbo decod support standard employ content free interleav algorithm hspa standard small hardwar overhead accept hardwar share method will discuss doubl buffer content free architectur interconnect network balanc turbo decod schedul scheme elimin memori read conflict memori write conflict exist describ doubl buffer content free dbcf architectur solv memori write conflict problem low hardwar complex iti introduc methodolog system model analyz properti memori conflict describ dbcf architectur detail methodolog system model studi statist properti memori conflict interleav law special parallel architectur cycl accur simul design methodolog fig simul written languag simul behavior siso decod port buffer system memori system clock cycl interleav ing address pattern calcul store tabl simul simul easili extend support interleav law cycl accur simul verifi simul memori conflict solver modifi buffer system simul ieee transact circuit system regular paper block size bit pllr pllr pllr pllr fig memori conflict ratio parallel degre block size hspa turbo code interleav function determin architectur paramet dbcf architectur depend parallel decod strategi memori organ memori access pattern vari case case implement parallel turbo decod consist parallel radix xmap decod describ memori modul store extrins llr valu system radix xmap decod produc llr data clock cycl total number llr data written extrins memori clock cycl defin pllr consid effect parallel parallel turbo decod statist analysi memori conflict hspa mode challeng high throughput multi standard turbo decod frequent sever memori conflict order design effici vlsi architectur studi properti memori conflict hspa mode analyz memori conflict ratio chang block size effect parallel pllr chang perform cycl accur simul memori conflict ratio mcr defin ratio number clock cycl memori conflict total number clock cycl half iter mcr nconflict cycl ntotal cycl mcr indic sever memori conflict problem decod configur fig fix parallel mcr chang block size configur par allel pllr higher mcr increas dramat parallel pllr higher memori conflict occur clock cycl indic sever memori conflict problem parallel higher difficulti resolv memori conflict problem increas drastic simul decod process averag number memori access memori modul clock cycl close impli possibl buffer smooth bursti data request memori modul final achiev data cycl memori throughput analyz statist distribut memori conflict llr data pllr pllr fig percentag memori conflict pllr pllr interleav algorithm hspa standard employ turbo code block size memori modul access multipl siso coder clock cycl call memori conflict pllr percentag memori conflict percentn calcul ratio number conflict total number memori conflict nconflict percentn nconflict percentag memori conflict parallel hspa interleav fig notic memori conflict conflict three type conflict cover memori conflict pllr pllr base observ propos doubl buffer content free architectur dbcf effici solv memori conflict problem doubl buffer content free dbcf architectur dbcf buffer architectur built interleav interleav address generat unit siso decod memori modul fig diagram dbcf architectur major compon dbcf architectur includ fifo associ siso decod circular buffer associ memori modul buffer router bypass unit dbcf architectur fact set buffer fifo circular buffer employ propos architectur larg advantag tradit singl buffer base chitectur micro architectur dbcf main idea dbcf architectur circular buffer cach concurr data write oper circular buffer implement regist order support concurr data write write pointer read pointer provid control buffer access full inter connect fulfil interleav circular buffer exponen tialli grow hardwar cost parallel higher implement ineffici statist analysi memori conflict rare memori conflict select base data rout scheme implement buffer router defin select paramet nllr control number data allow rout circular buffer clock cycl time llr data allow access circular buffer wang parallel interleav high throughput hspa lte turbo decod propos parallel iag siso decod fifo fifo siso decod fifo fifo conflict detector prioriti selector buffer control prn gen conflict detector prioriti selector buffer control prn gen doubl buffer base content free dbcf interleav circular buffer mem bypass unit circular buffer mem bypass unit siso dec fifo fifo fifo fifo parallel iag siso dec fifo fifo fifo fifo siso dec fifo fifo fifo fifo conflict detector buffer control prioriti selector prn gen buffer router reg reg reg reg input input input wr_pointer rd_pointer output input control bypass unit mem circular buffer wprp circular buf bypass unit mem wprp circular buf bypass unit mem wprp circular buf bypass unit mem wprp conflict detector buffer control prioriti selector prn gen conflict detector buffer control prioriti selector prn gen fig block diagram propos dbcf buffer architectur solv memori write conflict note circular buffer repres write pointer read pointer max llr data reject memori conflict case exampl llr data access memori modul conflict detector detect memori conflict assum set llr data will store circular buffer associ memori modul time remain llr data max max push fifo connect produc siso decod select base data rout method reduc complex inter connect network interleav circular buffer pllr pllr pllr conflict detector detect memori conflict runtim compar select cluster worth mention propos architectur memori conflict detect solv runtim pre store data set initi design phase help pseudo random number generat prn gen circuit prioriti selector cir cuit determin data select equal fair buffer control unit maintain write read oper circular buffer bypass unit direct rout data memori modul circular buffer empti avoid unnecessari latenc caus circular buffer fifo associ siso decod reason dbcf architectur effici solv memori write conflict problem tradit singl buffer architectur stall cor respond siso decod llr output reject buffer router circuit reject data will lost fifo introduc dbcf architectur reject llr datum push fifo associ siso decod produc reject llr datum analysi dbcf architectur dbcf architectur reduc memori usag siso dec siso dec fifo mem mem circular buffer pressur pressur pressur pressur dynam balanc fig dynam balanc data pressur inter connect network spring structur dbcf architectur data buffer model fig help understand principl dbcf architectur main compon dbcf architectur fifo circular buffer work collabor set spring distribut data pressur even side inter connect network case multipl siso decod send data concurr memori mem consecut clock cycl burst behavior generat high data pressur circular buffer associ mem fifo larg circular buffer requir handl occasion burst data access lead ineffici implement comparison dbcf architectur small circular buffer circular buffer fulli occupi bursti data incom data push fifo circular buffer will overflow lose data fifo circular buffer maintain dynam balanc data pressur interconnect network result size circular buffer reduc reject data store fifo associ siso decod fifo accept datum ieee transact circuit system regular paper tabl simul paramet determin hspa interleav pllr simul paramet pllr dfifo dbuf tabl simul paramet determin hspa interleav pllr simul paramet pllr dfifo dbuf data pressur gentl distribut fifo small fifo size suffici addit function pressur balanc sertion fifo decoupl siso decod interleav reason dbcf architectur siso decod full speed stall matter sever memori conflict occur hand side interleav key achiev high throughput siso decod architectur support achiev high throughput instanc radix xmap decod generat llr data clock cycl written memori modul push fifo radix xmap decod produc output time help propos doubl buffer architectur radix xmap decod stall llr reject buffer router decoupl siso decod interleav reduc complex siso decod feedback control interleav memori modul siso decod need determin architectur paramet determin paramet configur select paramet fifo depth dfifo circular buffer depth dbuf parallel turbo decod parallel pllr memori modul cycl accur simul perform dbcf architectur buffer system simul chang combin dfifo dbuf tune design meet perform complex goal term memori usag decod latenc complex interconnect network tabl tabl paramet configur pllr pllr achiev high throughput goal well correspond simul largest block size hspa standard typic serious memori conflict problem longer latenc tabl denot number bank extrins memori denot number clock cycl decod codeword ideal case memori conflict denot clock cycl includ clock cycl solv memori conflict denot extra clock cycl compar ideal case siso decod full speed stall propos architectur fifo circular buffer clock cycl unload data extra clock cycl well tune paramet configur lead small tabl exampl row baselin case larg circular buffer prioriti select fifo cach bursti data baselin case buffer size set dbuf extra clock cycl need finish decod second row usag prioriti select dfifo dbuf case extra cycl need third row case bank techniqu set pllr bank reduc dfifo reduc dbuf reduc extra clock cycl requir finish decod tabl tabl demonstr effect effici propos dbcf architectur term reduc buffer size decreas extra clock cycl effici unifi interleav deinterleav architectur improv flexibl configur turbo decod great interest challeng design implement fli interleav address gen erat iag support interleav deinterleav mode multipl standard propos unifi parallel iag architectur support interleav deinterleav algorithm low hardwar overhead notic interleav law standard comput kernel interleav deinter leav instanc pseudo random column row permu tation algorithm employ umt hspa stan dard core oper hspa interleav summar comput column function origin column intra row permut row formula mod prove core oper umt hspa deinterleav comput intra row permut formula mod core comput unit interleav deinterleav summar comput kernel mod intermedi valu precomput pre process unit reus intermedi valu exclus deinterleav mode observ investig lte qpp quadrat permut polynomi interleav algorithm qpp interleav implement permut base quadrat polynomi mod effici implement recurs comput propos research prove invers permut form quadrat poli nomial exist invers permut form cubic quartic polynomi wang parallel interleav high throughput hspa lte turbo decod output address data cach memori runtim interleav address generat iag preprocess unit preset paramet storag runtim paramet storag runtim iag unit deinterleav paramet ram output address input address block size interleav deinterleav mode select share preprocess logic deinterleav preprocess logic data cach memori runtim config share paramet rom share paramet ram regist reg reg regreg runtim interleav address generat iag preprocess unit preset paramet storag runtim paramet storag runtim iag unit deinterleav paramet ram deinterleav paramet rom fig architectur unifi parallel interleav address generat iag support interleav deinterleav note pllr copi duplic block figur deinterleav address comput recur sive effici hardwar qpp interleav deinterleav share kernel comput unit mod base observ propos unifi interleav deinterleav architectur share larg por tion hardwar interleav deinterleav mode lead small overhead compar singl mode interleav fig propos unifi parallel iag architectur consist key block preset paramet storag preprocess unit runtim paramet storag runtim iag block column row random interleav algorithm hspa standard exampl explain block work algorithm detail notat definit umt hspa standard refer preset paramet storag impl ment rom static paramet inter row permut pattern trom permut sequenc rrom mode modular multipl invers sequenc mrom exclus deinterleav pre process unit comput paramet runtim iag block preprocess unit generat runtim paramet base block size number row column permut matrix store regist produc permut pattern base sequenc intra row permut sram correspond invers base sequenc deinterleav mode sinv sram final runtim iag block consist comput control logic convert input address interleav deinterleav address base input block size interleav deinterleav mode select runtim iag configur work correspond mode fig duplic memori comput unit pllr time generat pllr parallel address clock cycl worth note singl copi preprocess hardwar balanc schedul scheme propos iii parallel interleav deinterleav function time divis multiplex manner half iter specif amount hardwar resourc mode share half iter includ preprocess unit kernel comput unit insid runtim iag well rom ram store paramet array hardwar share featur integr turbo decod plement present demonstr effici propos unifi iag architectur vlsi implement effect propos architectur implement high throughput hspa lte multi standard turbo decod fig design goal achiev gbps throughput lte mode mbps throughput hspa mode radix xmap decod architectur describ tion implement siso decod max log map algorithm employ scale factor appli improv decod perform siso decod fix point represent state metric llr data bit channel llr valu bit extrins llr valu bit branch metric bit state metric fig fix point simul hspa lte turbo decod propos ieee transact circuit system regular paper block size hspa lte mode sel control unit radix xmap decod hspa iag mem lte qpp interleav radix xmap decod radix xmap decod radix xmap decod inter connect network extrins llr memori mem mem mem mem mem mem mem hspa interleav map decod channel llr memori systemat mem pariti mem dbcf hspa iag lte qpp interleav dbcf hspa interleav mem mem mem mem mem mem mem mem lte qpp interleav lte qpp interleav channel mem systemat mem pariti mem channel mem systemat mem pariti mem channel mem systemat mem pariti mem channel mem fig architectur propos multi standard hspa lte lte advanc turbo decod hspa float point hspa fix point lte float point lte fix point fig bit error rate ber perform fix point simul turbo decod code rate propos parallel architectur bpsk modul addit white gaussian nois awgn channel parallel degre hspa lte mode number iter architectur quantiz simul fix point perform degrad achiev throughput goal turbo decod consist radix xmap decod effect parallel pllr extrins llr memori partit modul extrins llr memori modul implement pllr bext port sram bext word length extrins llr channel llr memori modul store input channel llr valu channel llr memori modul singl port sram bch word length channel llr channel llr memori modul partit bank provid parallel access systemat pariti check valu support high throughput lte mode siso decod work activ decod correspond extrins llr memori modul channel llr memori modul qpp interleav hspa interleav dbcf buffer architectur will bypass lte mode hand configur work hspa mode turbo decod siso decod lead effect parallel pllr extrins llr memori modul channel llr memori modul hspa interleav employ dbcf buffer structur extrins llr memori modul implement handl memori conflict remain siso decod memori modul disabl hspa mode multi standard hspa lte turbo decod describ verilog hdl synthes rout tsmc cmos technolog will describ implement detail comparison work wang parallel interleav high throughput hspa lte turbo decod tabl iii comparison exist umt hspa interleav note chip area includ iag interconnect network three public work pllr flexibl tech result area anorma fclk type mhz syn syn syn syn syn fpga syn work area scale assum area featur size technolog node normal equival area llr paper interconnect network solv memori conflict iag includ report paper indic report place rout chip area report paper chip area estim gate count report paper implement content free hspa interleav hspa interleav critic propos multi standard turbo decod design achiev mbps data rate hspa mode turbo decod employ effect parallel pllr result sever memori conflict indic fig implement hspa interleav hspa interleav implement base bal anc schedul scheme dbcf buffer architectur unifi parallel interleav deinterleav architectur scribe previous section block size configur runtim block size set preprocess unit calcul runtim paramet interleav work interleav deinterleav mode base mode select signal refer design implement singl function iag support interleav algorithm chip area synthes tsmc cmos technolog target mhz clock fre quenci implement dual function iag support interleav deinterleav algorithm hspa standard area unifi iag compar singl function iag chip area dual function iag increas indic complex overhead compar singl function iag result demonstr propos unifi parallel iag architectur enabl great hardwar shar ing lead effici hardwar implement insid unifi parallel iag preprocess logic util chip area runtim comput logic util generat parallel interleav deinterleav address clock cycl unifi hspa iag memori runtim paramet storag support parallel degre block size tabl iii summar key featur implement xmap decod qpp interleav state metric mem hspa interleav hspa interleav mem state metric mem extrins llr mem channel llr mem fig vlsi chip layout hspa lte multi standard turbo decod architectur fig tsmc standard cell librari turbo decod radix xmap decod lte qpp interleav hspa interleav content free hspa interleav well comparison work work tabl iii focus design high perform effici interleav umt hspa turbo decod refer concentr interconnect network solv memori conflict problem report area iag modul effici solut iag modul umt hspa fair comparison normal chip area implement support parallel interleav address generat chip area normal support parallel determin equival chip area generat interleav address support fli interleav address generat hspa support parallel decod lack memori conflict solver interleav reconfigur support block size work support interleav deinterleav mode architectur support parallel turbo decod block size architectur limit turbo decod low parallel propos architectur best tradeoff flexibl configur hardwar complex implement multi standard turbo decod key characterist implement multi standard turbo decod summar tabl design synthes tsmc standard cell librari chip core area implement turbo decod top level chip layout view place rout fig maximum number iter turbo decod set block size configur ieee transact circuit system regular paper tabl vlsi implement comparison exist high speed umt hspa multi mode turbo decod public work tvlsi tcas jssc jsps icc tvlsi standard hspa cdmaa umtsa hsdpaa hspa lte hsdpaa hsdpaa lte wimax wimax dvb lte lte wimax siso decod radix xmap radix map radix map radix map radix map radix radix mapmonolith map nsiso nllrb block size bit technolog suppli voltag vdd result type synthesi synthesi clock frequenc mhz mhz mhz mhz mhz mhz mhz core area gate count memori max niter throughput mbps mbps mbps mbps hspa mbps umt mbps hspa mbps hsdpa gbps cdma mbps hsdpa mbps hsdpa lte mbps lte wimax lte lte power consumpt normal area efficiencycd hspa hspa hsdpa mbps cdma hsdpa hsdpa lte lower better lte lte lte normal energi efficiencyc hspa hspa hsdpa bit iter cdma hsdpa hsdpa lte lower better lte lte lte architectur efficiencyc hspa hspa hsdpa bit cycl iter cdma hsdpa hsdpa lte higher better lte lte lte cdma hsdpa hspa term refer generat technolog umt standard turbo code structur interleav algorithm nllr denot number parallel llr valu produc clock cycl repres effect parallel turbo decod technolog scale cmos assum area tpd propag delay featur size technolog node throughput linear scale iter normal area effici areanorm throughputnorm architectur effici throughput niter areanorm fclk runtim hspa lte clock mhz maximum throughput gbps achiev lte mode radix xmap decod run hspa mode maximum throughput mbps achiev radix xmap decod activ compar singl mode lte turbo decod area overhead hspa lte multi standard turbo decod implement best knowledg multi standard turbo decod implement support peak data rate mbps releas umt hspa standard implement exceed mbps peak data rate requir potenti futur extens hspa standard gbps peak data rate requir lte advanc standard comparison work ble public high speed umt hspa turbo decod design multi standard turbo decod support umt hspa standard implemen tation detail clock frequenc chip core area power consumpt includ adopt three normal metric evalu implement effici area effici energi effici architectur effici normal scale report throughput area number cmos technolog tabl implemen tation best normal energi effici public hspa lte mode hspa mode implement best area architectur effici lte mode implement better normal area architectur effici paper list tabl note better area architectur effici lower energi effici propos implement parallel interleav architectur propos port low parallel hspa mode limit achiev throughput hspa mode vii conclus paper propos vlsi architectur high parallel turbo decod aim multi standard wire communic system util balanc schedul scheme avoid memori read conflict base statist properti memori conflict wang parallel interleav high throughput hspa lte turbo decod propos doubl buffer content free dbcf buffer archi tectur elimin memori write conflict propos effici unifi parallel interleav architectur support interleav deinterleav mode worth mention propos parallel interleav archi tectur independ siso decod architectur interleav algorithm parallel degre provid good flexibl scalabl demonstr effect ness design approach synthes place rout asic design hspa lte lte advanc multi standard turbo decod propos vlsi architectur cmos technolog chip core area clock mhz turbo decod achiev maximum throughput mbps hspa mode peak throughput gbps lte lte advanc mode implement enabl propos parallel interleav architectur lead high parallel hardwar effici turbo decod implement refer wang vosoughi shen cavallaro guo parallel interleav architectur schedul scheme high throughput configur turbo decod proc ieee int symp circuit syst isca generat partnership project technic specif group radio access network multiplex channel code fdd tech spec releas evolv univers terrestri radio access utra multiplex ing channel code tech spec releas qualcomm incorpor hspa advanc hspa level onlin http media document hspa advanc hspa level maternia januszewski ranta aho wigard bohdanow icz marzynski wcislo perform long term hspa evolut meet imt advanc requir proc ieee int conf commun icc jun berrou glavieux thitimajshima shannon limit error correct code decod turbo code proc ieee int conf commun icc wang chi parhi area effici high speed decod scheme turbo decod ieee tran vlsi syst bougard giulietti derudd weijer dupont hollevoet catthoor van der perr man lauwer scalabl bit parallel concaten convolut turbo codec proc ieee int conf solid state circuit isscc benkes burg cupaiuolo huang design optim hsdpa turbo decod asic ieee solid state circuit jan ilnseh wehn multi mode lte hsdpa turbo decod proc ieee int conf commun syst icc nov thul gilbert vogt kreiselmai wehn scalabl system architectur high throughput turbo decod vlsi signal process salmela bhattacharyya takala effici parallel memori organ turbo decod proc european signal process conf sept martina nicola masera flexibl umt wimax turbo decod architectur ieee tran circuit syst express brief ilnseh wehn raab lte turbo code decod des autom test europ wong lai lin chang lee turbo decod content free interleav parallel architectur ieee solid state circuit wang sun cavallaro guo concurr interleav architectur high throughput multi standard parallel turbo decod proc ieee int conf applic specif system architectur processor asap sept studer benkes belfanti huang design implement parallel turbo decod asic lte ieee solid state circuit lin chen area effici scalabl map processor design high throughput multistandard convolut turbo decod ieee tran vlsi syst sun cavallaro effici hardwar implement high parallel lte lte advanc turbo decod vlsi int gration asghar saeed huang liu implement radix parallel turbo decod enabl multi standard support springer signal process syst sani coussi chavet step chip memori map parallel turbo ldpc decod polynomi time map algorithm ieee tran signal process wang low complex hardwar interleav turbo decod ieee tran circuit syst jul murugappa baghdadi quel parameter area effici multi standard turbo decod des autom test europ mar belfanti roth gautschi benkes huang lte advanc turbo decod asic cmos symp vlsi circuit vlsic june giulietti van der perr strum parallel turbo code interleav avoid collis access storag element ieee electron lett feb thul wehn rao enabl high speed turbo decod concurr interleav proc ieee int symp circuit syst isca speziali zori scalabl area effici concurr interleav high throughput turbo decod proc euromicro symp digit syst des dsd aug tarabl benedetto montorsi map interleav law parallel turbo ldpc decod architectur ieee tran inf theori sept berrou saouter douillard kerou dan quel design good permut turbo code singl model proc ieee int conf commun icc june neeb thul wehn network chip centric approach interleav high throughput channel decod proc ieee int symp circuit syst isca takeshita maximum content free interleav permu tation polynomi integ ring ieee tran inf theori moussa muller baghdadi jezequel butterfli bene base chip communic network multiprocessor turbo decod proc des autom test europ apr nimbalk blankenship classon fuja costello content free interleav high throughput turbo decod ieee tran commun aug eid abdel hamid hossam fahmi memori conflict analysi multi standard reconfigur turbo decod proc ieee int symp circuit syst isca briki chavet coussi martin design approach dedic network base conflict free parallel interleav proc acm great lake symp vlsi glsvlsi nieminen content free parallel access butterfli network turbo interleav ieee tran inf theori shin park simd processor base turbo decod support multipl third generat wireless standard ieee tran vlsi syst kim park unifi parallel radix turbo decod mobil wimax lte proc ieee custom integr circuit conf cicc sept ieee transact circuit system regular paper lin chen chang reconfigur parallel turbo decod design multipl high mobil system springer signal process syst vosoughi wang shen cavallaro guo high scalabl fli interleav address generat umt hspa parallel turbo decod proc ieee int conf appl specif syst archit processor asap jun ryu takeshita quadrat invers quadrat permut polynomi integ ring ieee tran inf theori lahtonen ryu suviti degre invers quadrat permut polynomi interleav ieee tran inf theori vogt finger improv max log map turbo decod iet electron letter borrayo sandov parra michel gonzalez perez printzen feregrino urib design implement configur interleav deinterleav turbo code standard proc int conf reconfig comput fpgas dec kienl wehn meyr complex energi implement effici channel decod ieee tran mun dec 