

================================================================
== Vitis HLS Report for 'cnn_core'
================================================================
* Date:           Wed Feb 11 15:57:57 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3218|     3218|  16.090 us|  16.090 us|  3076|  3076|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0   |transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s   |      269|      269|   1.345 us|   1.345 us|   269|   269|       no|
        |repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0  |repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s  |     1553|     1553|   7.765 us|   7.765 us|  1553|  1553|       no|
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s    |     3075|     3075|  15.375 us|  15.375 us|  3075|  3075|       no|
        |relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0     |relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s     |      339|      339|   1.695 us|   1.695 us|   339|   339|       no|
        |pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0  |pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s  |      674|      674|   3.370 us|   3.370 us|   674|   674|       no|
        |repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0   |repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s   |      171|      171|   0.855 us|   0.855 us|   171|   171|       no|
        |repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0  |repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s  |       30|       30|   0.150 us|   0.150 us|    30|    30|       no|
        |dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0       |dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s       |       37|       37|   0.185 us|   0.185 us|    37|    37|       no|
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |      269|     -|    1107|     385|    -|
|Instance         |        1|   239|   63556|   59015|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      270|   239|   64663|   59402|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       28|    13|      14|      27|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                Instance                                |                                 Module                                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s    |        0|   25|    699|   1566|    0|
    |dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0       |dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s       |        0|  214|  42969|  46285|    0|
    |pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0  |pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s  |        0|    0|    337|    822|    0|
    |relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0     |relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s     |        0|    0|    120|    381|    0|
    |repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0  |repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s  |        1|    0|   3197|   3578|    0|
    |repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0  |repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s  |        0|    0|      9|     95|    0|
    |repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0   |repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s   |        0|    0|    838|    951|    0|
    |transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0   |transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s   |        0|    0|  15387|   5337|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                   |                                                                       |        1|  239|  63556|  59015|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+-----+----+-----+------+------+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits | Size:D*B|
    +---------------+---------+-----+----+-----+------+------+---------+
    |layer11_out_U  |        1|  163|   0|    -|  1024|    12|    12288|
    |layer12_out_U  |       38|  152|   0|    -|    28|   672|    18816|
    |layer13_out_U  |       38|  152|   0|    -|    28|   672|    18816|
    |layer2_out_U   |      171|  147|   0|    -|     4|  3072|    12288|
    |layer4_out_U   |        7|  165|   0|    -|   336|   119|    39984|
    |layer5_out_U   |        7|  165|   0|    -|   336|   112|    37632|
    |layer6_out_U   |        7|  163|   0|    -|   168|   112|    18816|
    +---------------+---------+-----+----+-----+------+------+---------+
    |Total          |      269| 1107|   0|    0|  1924|  4771|   158640|
    +---------------+---------+-----+----+-----+------+------+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|input_layer_TDATA   |   in|   64|        axis|   input_layer|       pointer|
|input_layer_TVALID  |   in|    1|        axis|   input_layer|       pointer|
|input_layer_TREADY  |  out|    1|        axis|   input_layer|       pointer|
|layer10_out_TDATA   |  out|   32|        axis|   layer10_out|       pointer|
|layer10_out_TVALID  |  out|    1|        axis|   layer10_out|       pointer|
|layer10_out_TREADY  |   in|    1|        axis|   layer10_out|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|      cnn_core|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|      cnn_core|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      cnn_core|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      cnn_core|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      cnn_core|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      cnn_core|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out = alloca i64 1"   --->   Operation 19 'alloca' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3072> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer11_out = alloca i64 1"   --->   Operation 20 'alloca' 'layer11_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1024> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer4_out = alloca i64 1"   --->   Operation 21 'alloca' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 119> <Depth = 336> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer5_out = alloca i64 1"   --->   Operation 22 'alloca' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 112> <Depth = 336> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer6_out = alloca i64 1"   --->   Operation 23 'alloca' 'layer6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.73> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 112> <Depth = 168> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer12_out = alloca i64 1"   --->   Operation 24 'alloca' 'layer12_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.82> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 672> <Depth = 28> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer13_out = alloca i64 1"   --->   Operation 25 'alloca' 'layer13_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.82> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 672> <Depth = 28> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln54 = call void @transpose<array<ap_fixed,4u>,array<ap_fixed<12,6,5,3,0>,256u>,config2>, i64 %input_layer, i3072 %layer2_out" [firmware/cnn_core.cpp:54]   --->   Operation 26 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln54 = call void @transpose<array<ap_fixed,4u>,array<ap_fixed<12,6,5,3,0>,256u>,config2>, i64 %input_layer, i3072 %layer2_out" [firmware/cnn_core.cpp:54]   --->   Operation 27 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln56 = call void @repack_stream<array<ap_fixed,256u>,array<ap_fixed<12,6,5,3,0>,1u>,1024>, i3072 %layer2_out, i12 %layer11_out" [firmware/cnn_core.cpp:56]   --->   Operation 28 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln56 = call void @repack_stream<array<ap_fixed,256u>,array<ap_fixed<12,6,5,3,0>,1u>,1024>, i3072 %layer2_out, i12 %layer11_out" [firmware/cnn_core.cpp:56]   --->   Operation 29 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln58 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>, i12 %layer11_out, i119 %layer4_out, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i32 %sX_1, i32 %pX_1" [firmware/cnn_core.cpp:58]   --->   Operation 30 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln58 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>, i12 %layer11_out, i119 %layer4_out, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i32 %sX_1, i32 %pX_1" [firmware/cnn_core.cpp:58]   --->   Operation 31 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln60 = call void @relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>, i119 %layer4_out, i112 %layer5_out" [firmware/cnn_core.cpp:60]   --->   Operation 32 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln60 = call void @relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>, i119 %layer4_out, i112 %layer5_out" [firmware/cnn_core.cpp:60]   --->   Operation 33 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln62 = call void @pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>, i112 %layer5_out, i112 %layer6_out, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap, i32 %pX, i32 %sX, i32 %pY" [firmware/cnn_core.cpp:62]   --->   Operation 34 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln62 = call void @pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>, i112 %layer5_out, i112 %layer6_out, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap, i32 %pX, i32 %sX, i32 %pY" [firmware/cnn_core.cpp:62]   --->   Operation 35 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln64 = call void @repack_stream<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>, i112 %layer6_out, i672 %layer12_out" [firmware/cnn_core.cpp:64]   --->   Operation 36 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln64 = call void @repack_stream<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>, i112 %layer6_out, i672 %layer12_out" [firmware/cnn_core.cpp:64]   --->   Operation 37 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln66 = call void @repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>, i672 %layer12_out, i672 %layer13_out" [firmware/cnn_core.cpp:66]   --->   Operation 38 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln66 = call void @repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>, i672 %layer12_out, i672 %layer13_out" [firmware/cnn_core.cpp:66]   --->   Operation 39 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln68 = call void @dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>, i672 %layer13_out, i32 %layer10_out" [firmware/cnn_core.cpp:68]   --->   Operation 40 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln68 = call void @dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>, i672 %layer13_out, i32 %layer10_out" [firmware/cnn_core.cpp:68]   --->   Operation 41 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln14 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10" [firmware/cnn_core.cpp:14]   --->   Operation 42 'specdataflowpipeline' 'specdataflowpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [firmware/cnn_core.cpp:7]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer, void @empty_12, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_layer"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer10_out, void @empty_12, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer10_out"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i3072 %layer2_out, i3072 %layer2_out"   --->   Operation 48 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3072 %layer2_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @layer11_out_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i12 %layer11_out, i12 %layer11_out"   --->   Operation 50 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer11_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @layer4_out_str, i32 1, void @p_str, void @p_str, i32 336, i32 336, i119 %layer4_out, i119 %layer4_out"   --->   Operation 52 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 336, i32 336, i112 %layer5_out, i112 %layer5_out"   --->   Operation 54 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer5_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @layer6_out_str, i32 1, void @p_str, void @p_str, i32 168, i32 168, i112 %layer6_out, i112 %layer6_out"   --->   Operation 56 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer6_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @layer12_out_str, i32 1, void @p_str, void @p_str, i32 28, i32 28, i672 %layer12_out, i672 %layer12_out"   --->   Operation 58 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer12_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @layer13_out_str, i32 1, void @p_str, void @p_str, i32 28, i32 28, i672 %layer13_out, i672 %layer13_out"   --->   Operation 60 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer13_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [firmware/cnn_core.cpp:70]   --->   Operation 62 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_layer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer2_out                (alloca              ) [ 0011111111111111111]
layer11_out               (alloca              ) [ 0011111111111111111]
layer4_out                (alloca              ) [ 0011111111111111111]
layer5_out                (alloca              ) [ 0011111111111111111]
layer6_out                (alloca              ) [ 0011111111111111111]
layer12_out               (alloca              ) [ 0011111111111111111]
layer13_out               (alloca              ) [ 0011111111111111111]
call_ln54                 (call                ) [ 0000000000000000000]
call_ln56                 (call                ) [ 0000000000000000000]
call_ln58                 (call                ) [ 0000000000000000000]
call_ln60                 (call                ) [ 0000000000000000000]
call_ln62                 (call                ) [ 0000000000000000000]
call_ln64                 (call                ) [ 0000000000000000000]
call_ln66                 (call                ) [ 0000000000000000000]
call_ln68                 (call                ) [ 0000000000000000000]
specdataflowpipeline_ln14 (specdataflowpipeline) [ 0000000000000000000]
spectopmodule_ln7         (spectopmodule       ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000]
empty                     (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
empty_58                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
empty_59                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
empty_60                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
empty_61                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
empty_62                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
empty_63                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000]
ret_ln70                  (ret                 ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_layer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer10_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sX_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pX_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pX">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sX">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pY">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpose<array<ap_fixed,4u>,array<ap_fixed<12,6,5,3,0>,256u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repack_stream<array<ap_fixed,256u>,array<ap_fixed<12,6,5,3,0>,1u>,1024>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<17,9,5,3,0>,7u>,config4>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repack_stream<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_fixed,42u>,array<ap_fixed<17,9,5,3,0>,1u>,config10>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer13_out_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="layer2_out_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="3072" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer11_out_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer11_out/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="layer4_out_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="119" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer5_out_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="112" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer6_out_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="112" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="layer12_out_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="672" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer12_out/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="layer13_out_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="672" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer13_out/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="3072" slack="1"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="3072" slack="3"/>
<pin id="160" dir="0" index="2" bw="12" slack="3"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="5"/>
<pin id="166" dir="0" index="2" bw="119" slack="5"/>
<pin id="167" dir="0" index="3" bw="12" slack="0"/>
<pin id="168" dir="0" index="4" bw="12" slack="0"/>
<pin id="169" dir="0" index="5" bw="12" slack="0"/>
<pin id="170" dir="0" index="6" bw="12" slack="0"/>
<pin id="171" dir="0" index="7" bw="12" slack="0"/>
<pin id="172" dir="0" index="8" bw="32" slack="0"/>
<pin id="173" dir="0" index="9" bw="32" slack="0"/>
<pin id="174" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="119" slack="7"/>
<pin id="186" dir="0" index="2" bw="112" slack="7"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="112" slack="9"/>
<pin id="192" dir="0" index="2" bw="112" slack="9"/>
<pin id="193" dir="0" index="3" bw="16" slack="0"/>
<pin id="194" dir="0" index="4" bw="16" slack="0"/>
<pin id="195" dir="0" index="5" bw="16" slack="0"/>
<pin id="196" dir="0" index="6" bw="16" slack="0"/>
<pin id="197" dir="0" index="7" bw="16" slack="0"/>
<pin id="198" dir="0" index="8" bw="16" slack="0"/>
<pin id="199" dir="0" index="9" bw="16" slack="0"/>
<pin id="200" dir="0" index="10" bw="16" slack="0"/>
<pin id="201" dir="0" index="11" bw="16" slack="0"/>
<pin id="202" dir="0" index="12" bw="16" slack="0"/>
<pin id="203" dir="0" index="13" bw="16" slack="0"/>
<pin id="204" dir="0" index="14" bw="16" slack="0"/>
<pin id="205" dir="0" index="15" bw="16" slack="0"/>
<pin id="206" dir="0" index="16" bw="16" slack="0"/>
<pin id="207" dir="0" index="17" bw="32" slack="0"/>
<pin id="208" dir="0" index="18" bw="32" slack="0"/>
<pin id="209" dir="0" index="19" bw="32" slack="0"/>
<pin id="210" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="112" slack="11"/>
<pin id="232" dir="0" index="2" bw="672" slack="11"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="672" slack="13"/>
<pin id="238" dir="0" index="2" bw="672" slack="13"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="672" slack="15"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/16 "/>
</bind>
</comp>

<comp id="248" class="1005" name="layer2_out_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3072" slack="1"/>
<pin id="250" dir="1" index="1" bw="3072" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out "/>
</bind>
</comp>

<comp id="254" class="1005" name="layer11_out_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="3"/>
<pin id="256" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="layer11_out "/>
</bind>
</comp>

<comp id="260" class="1005" name="layer4_out_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="119" slack="5"/>
<pin id="262" dir="1" index="1" bw="119" slack="5"/>
</pin_list>
<bind>
<opset="layer4_out "/>
</bind>
</comp>

<comp id="266" class="1005" name="layer5_out_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="112" slack="7"/>
<pin id="268" dir="1" index="1" bw="112" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out "/>
</bind>
</comp>

<comp id="272" class="1005" name="layer6_out_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="112" slack="9"/>
<pin id="274" dir="1" index="1" bw="112" slack="9"/>
</pin_list>
<bind>
<opset="layer6_out "/>
</bind>
</comp>

<comp id="278" class="1005" name="layer12_out_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="672" slack="11"/>
<pin id="280" dir="1" index="1" bw="672" slack="11"/>
</pin_list>
<bind>
<opset="layer12_out "/>
</bind>
</comp>

<comp id="284" class="1005" name="layer13_out_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="672" slack="13"/>
<pin id="286" dir="1" index="1" bw="672" slack="13"/>
</pin_list>
<bind>
<opset="layer13_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="163" pin=5"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="163" pin=6"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="163" pin=7"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="163" pin=8"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="163" pin=9"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="189" pin=5"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="189" pin=6"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="189" pin=7"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="189" pin=8"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="189" pin=9"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="189" pin=10"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="189" pin=11"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="189" pin=12"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="189" pin=13"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="189" pin=14"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="189" pin=15"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="189" pin=16"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="189" pin=17"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="189" pin=18"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="189" pin=19"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="122" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="257"><net_src comp="126" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="263"><net_src comp="130" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="269"><net_src comp="134" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="275"><net_src comp="138" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="281"><net_src comp="142" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="287"><net_src comp="146" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="241" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer10_out | {16 17 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 | {6 7 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 | {6 7 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 | {6 7 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data | {6 7 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 | {6 7 }
	Port: sX_1 | {6 7 }
	Port: pX_1 | {6 7 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {10 11 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {10 11 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {10 11 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1 | {10 11 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {10 11 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap | {10 11 }
	Port: pX | {10 11 }
	Port: sX | {10 11 }
	Port: pY | {10 11 }
 - Input state : 
	Port: cnn_core : input_layer | {2 3 }
	Port: cnn_core : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 | {6 7 }
	Port: cnn_core : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 | {6 7 }
	Port: cnn_core : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 | {6 7 }
	Port: cnn_core : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data | {6 7 }
	Port: cnn_core : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 | {6 7 }
	Port: cnn_core : sX_1 | {6 7 }
	Port: cnn_core : pX_1 | {6 7 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {10 11 }
	Port: cnn_core : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {10 11 }
	Port: cnn_core : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {10 11 }
	Port: cnn_core : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1 | {10 11 }
	Port: cnn_core : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {10 11 }
	Port: cnn_core : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap | {10 11 }
	Port: cnn_core : pX | {10 11 }
	Port: cnn_core : sX | {10 11 }
	Port: cnn_core : pY | {10 11 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s_fu_150 |    0    |    0    |    0    |  27660  |   5172  |    0    |
|          | grp_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_fu_157 |    1    |    0    |  5.687  |   5116  |   2753  |    0    |
|          |  grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_163  |    0    |    25   |    0    |   474   |   1282  |    0    |
|   call   |   grp_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s_fu_183  |    0    |    0    |    0    |   115   |   312   |    0    |
|          | grp_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_189 |    0    |    0    |    0    |    11   |   662   |    0    |
|          |  grp_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s_fu_229 |    0    |    0    |    0    |   831   |   853   |    0    |
|          | grp_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s_fu_235 |    0    |    0    |    0    |    5    |    24   |    0    |
|          |    grp_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s_fu_241   |    0    |   214   |  0.427  |  42988  |  44548  |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                  |    1    |   239   |  6.114  |  77200  |  55606  |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|layer11_out_reg_254|   12   |
|layer12_out_reg_278|   672  |
|layer13_out_reg_284|   672  |
| layer2_out_reg_248|  3072  |
| layer4_out_reg_260|   119  |
| layer5_out_reg_266|   112  |
| layer6_out_reg_272|   112  |
+-------------------+--------+
|       Total       |  4771  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |   239  |    6   |  77200 |  55606 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  4771  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   239  |    6   |  81971 |  55606 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
