[root]
type=Root
children=system
full_system=false
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=cpu0 cpu1 cpu2 cpu3 cpu4 cpu5 cpu6 cpu7 l20 l21 l22 l23 l24 l25 l26 l27 membus physmem switch_cpus0 switch_cpus1 switch_cpus2 switch_cpus3 switch_cpus4 switch_cpus5 switch_cpus6 switch_cpus7 tol2bus0 tol2bus1 tol2bus2 tol2bus3 tol2bus4 tol2bus5 tol2bus6 tol2bus7
boot_osflags=a
clock=1
fast_forward=true
fixAddr=true
init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=atomic
memories=system.physmem
numPids=8
num_work_ids=16
readfile=
save_trace=false
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.cpu0]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=0
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu0.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
itb=system.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu0.tracer
width=1
workload=system.cpu0.workload
dcache_port=system.cpu0.dcache.cpu_side
icache_port=system.cpu0.icache.cpu_side

[system.cpu0.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu0.dcache_port
mem_side=system.tol2bus0.slave[1]

[system.cpu0.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu0.dtb.walker

[system.cpu0.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus0.slave[3]

[system.cpu0.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu0.icache_port
mem_side=system.tol2bus0.slave[0]

[system.cpu0.interrupts]
type=ArmInterrupts

[system.cpu0.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu0.itb.walker

[system.cpu0.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus0.slave[2]

[system.cpu0.tracer]
type=ExeTracer

[system.cpu0.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/maglev
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=0
ppid=99
simpoint=0
system=system
uid=100

[system.cpu1]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=1
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu1.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
itb=system.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu1.tracer
width=1
workload=system.cpu1.workload
dcache_port=system.cpu1.dcache.cpu_side
icache_port=system.cpu1.icache.cpu_side

[system.cpu1.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu1.dcache_port
mem_side=system.tol2bus1.slave[1]

[system.cpu1.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu1.dtb.walker

[system.cpu1.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus1.slave[3]

[system.cpu1.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu1.icache_port
mem_side=system.tol2bus1.slave[0]

[system.cpu1.interrupts]
type=ArmInterrupts

[system.cpu1.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu1.itb.walker

[system.cpu1.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus1.slave[2]

[system.cpu1.tracer]
type=ExeTracer

[system.cpu1.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/dpi
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=1
ppid=99
simpoint=0
system=system
uid=100

[system.cpu2]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=2
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu2.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu2.interrupts
itb=system.cpu2.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu2.tracer
width=1
workload=system.cpu2.workload
dcache_port=system.cpu2.dcache.cpu_side
icache_port=system.cpu2.icache.cpu_side

[system.cpu2.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu2.dcache_port
mem_side=system.tol2bus2.slave[1]

[system.cpu2.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu2.dtb.walker

[system.cpu2.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus2.slave[3]

[system.cpu2.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu2.icache_port
mem_side=system.tol2bus2.slave[0]

[system.cpu2.interrupts]
type=ArmInterrupts

[system.cpu2.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu2.itb.walker

[system.cpu2.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus2.slave[2]

[system.cpu2.tracer]
type=ExeTracer

[system.cpu2.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/acl-fw
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=2
ppid=99
simpoint=0
system=system
uid=100

[system.cpu3]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=3
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu3.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu3.interrupts
itb=system.cpu3.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu3.tracer
width=1
workload=system.cpu3.workload
dcache_port=system.cpu3.dcache.cpu_side
icache_port=system.cpu3.icache.cpu_side

[system.cpu3.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu3.dcache_port
mem_side=system.tol2bus3.slave[1]

[system.cpu3.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu3.dtb.walker

[system.cpu3.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus3.slave[3]

[system.cpu3.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu3.icache_port
mem_side=system.tol2bus3.slave[0]

[system.cpu3.interrupts]
type=ArmInterrupts

[system.cpu3.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu3.itb.walker

[system.cpu3.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus3.slave[2]

[system.cpu3.tracer]
type=ExeTracer

[system.cpu3.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/lpm
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=3
ppid=99
simpoint=0
system=system
uid=100

[system.cpu4]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=4
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu4.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu4.interrupts
itb=system.cpu4.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu4.tracer
width=1
workload=system.cpu4.workload
dcache_port=system.cpu4.dcache.cpu_side
icache_port=system.cpu4.icache.cpu_side

[system.cpu4.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu4.dcache_port
mem_side=system.tol2bus4.slave[1]

[system.cpu4.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu4.dtb.walker

[system.cpu4.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus4.slave[3]

[system.cpu4.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu4.icache_port
mem_side=system.tol2bus4.slave[0]

[system.cpu4.interrupts]
type=ArmInterrupts

[system.cpu4.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu4.itb.walker

[system.cpu4.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus4.slave[2]

[system.cpu4.tracer]
type=ExeTracer

[system.cpu4.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/maglev
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=4
ppid=99
simpoint=0
system=system
uid=100

[system.cpu5]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=5
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu5.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu5.interrupts
itb=system.cpu5.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu5.tracer
width=1
workload=system.cpu5.workload
dcache_port=system.cpu5.dcache.cpu_side
icache_port=system.cpu5.icache.cpu_side

[system.cpu5.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu5.dcache_port
mem_side=system.tol2bus5.slave[1]

[system.cpu5.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu5.dtb.walker

[system.cpu5.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus5.slave[3]

[system.cpu5.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu5.icache_port
mem_side=system.tol2bus5.slave[0]

[system.cpu5.interrupts]
type=ArmInterrupts

[system.cpu5.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu5.itb.walker

[system.cpu5.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus5.slave[2]

[system.cpu5.tracer]
type=ExeTracer

[system.cpu5.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/nat-tcp-v4
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=5
ppid=99
simpoint=0
system=system
uid=100

[system.cpu6]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=6
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu6.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu6.interrupts
itb=system.cpu6.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu6.tracer
width=1
workload=system.cpu6.workload
dcache_port=system.cpu6.dcache.cpu_side
icache_port=system.cpu6.icache.cpu_side

[system.cpu6.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu6.dcache_port
mem_side=system.tol2bus6.slave[1]

[system.cpu6.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu6.dtb.walker

[system.cpu6.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus6.slave[3]

[system.cpu6.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu6.icache_port
mem_side=system.tol2bus6.slave[0]

[system.cpu6.interrupts]
type=ArmInterrupts

[system.cpu6.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu6.itb.walker

[system.cpu6.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus6.slave[2]

[system.cpu6.tracer]
type=ExeTracer

[system.cpu6.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/monitoring
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=6
ppid=99
simpoint=0
system=system
uid=100

[system.cpu7]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts itb tracer workload
checker=Null
clock=417
cpu_id=7
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu7.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu7.interrupts
itb=system.cpu7.itb
max_insts_all_threads=0
max_insts_any_thread=750000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
save_trace=false
simulate_data_stalls=false
simulate_inst_stalls=false
system=system
tracer=system.cpu7.tracer
width=1
workload=system.cpu7.workload
dcache_port=system.cpu7.dcache.cpu_side
icache_port=system.cpu7.icache.cpu_side

[system.cpu7.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=32
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=32768
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu7.dcache_port
mem_side=system.tol2bus7.slave[1]

[system.cpu7.dtb]
type=ArmTLB
children=walker
size=64
walker=system.cpu7.dtb.walker

[system.cpu7.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus7.slave[3]

[system.cpu7.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=39
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=true
l3_trace_file=l3trace.txt
latency=8300
max_miss_count=0
mshrs=10
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=79872
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=20
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.cpu7.icache_port
mem_side=system.tol2bus7.slave[0]

[system.cpu7.interrupts]
type=ArmInterrupts

[system.cpu7.itb]
type=ArmTLB
children=walker
size=64
walker=system.cpu7.itb.walker

[system.cpu7.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system
port=system.tol2bus7.slave[2]

[system.cpu7.tracer]
type=ExeTracer

[system.cpu7.workload]
type=LiveProcess
cmd=/users/yangzhou/NFShield/acl-fw
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=7
ppid=99
simpoint=0
system=system
uid=100

[system.l20]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus0.master[0]
mem_side=system.membus.slave[1]

[system.l21]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus1.master[0]
mem_side=system.membus.slave[2]

[system.l22]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus2.master[0]
mem_side=system.membus.slave[3]

[system.l23]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus3.master[0]
mem_side=system.membus.slave[4]

[system.l24]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus4.master[0]
mem_side=system.membus.slave[5]

[system.l25]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus5.master[0]
mem_side=system.membus.slave[6]

[system.l26]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus6.master[0]
mem_side=system.membus.slave[7]

[system.l27]
type=BaseCache
addr_ranges=0:18446744073709551615
assoc=16
block_size=128
clock=1
cw_first=true
do_cache_trace=false
forward_snoops=true
hash_delay=1
is_top_level=false
l3_trace_file=l2trace.txt
latency=55800
max_miss_count=0
mshrs=20
num_tcs=2
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
save_trace=false
size=524288
split_mshrq=false
split_rport=false
subblock_size=0
system=system
tgts_per_mshr=12
trace_addr=0
two_queue=false
use_set_part=false
use_way_part=false
write_buffers=8
cpu_side=system.tol2bus7.master[0]
mem_side=system.membus.slave[8]

[system.membus]
type=RR_NoncoherentBus
block_size=64
bus_trace_file=bustrace.txt
clock=1000
header_cycles=1
num_pids=8
offset=0
req_offset=0
req_tl=1
resp_offset=0
resp_tl=1
save_trace=false
turn_length=10
use_default_range=false
width=8
master=system.physmem.port
slave=system.system_port system.l20.mem_side system.l21.mem_side system.l22.mem_side system.l23.mem_side system.l24.mem_side system.l25.mem_side system.l26.mem_side system.l27.mem_side

[system.physmem]
type=DRAMSim2
addr_trace=false
addr_trace_file=addr_trace.txt
clock=1
conf_table_reported=false
cpu_clock=417
cwd=
deviceConfigFile=./ext/DRAMSim2/ini/DDR3_micron_16M_8B_x8_sg15.ini
diffPeriod=false
file=
finalStatsOnly=true
fixAddr=true
genTrace=false
in_addr_map=true
latency=30000
latency_var=0
null=false
numPids=8
offset=0
outputFile=/dev/null
p0Period=64
p1Period=64
range=0:68719476735
save_trace=false
split_ports=true
systemConfigFile=./ext/DRAMSim2/system_tp.ini
tpTurnLength=6
traceFile=./results/DRAMSim.trc
trace_addr=0
trace_file=memtrace.txt
zero=false
port=system.membus.master[0]

[system.switch_cpus0]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus0.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus0.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus0.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus0.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu0.workload

[system.switch_cpus0.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus0.dtb.walker

[system.switch_cpus0.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus0.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus0.fuPool.FUList0 system.switch_cpus0.fuPool.FUList1 system.switch_cpus0.fuPool.FUList2 system.switch_cpus0.fuPool.FUList3 system.switch_cpus0.fuPool.FUList4 system.switch_cpus0.fuPool.FUList5 system.switch_cpus0.fuPool.FUList6 system.switch_cpus0.fuPool.FUList7 system.switch_cpus0.fuPool.FUList8

[system.switch_cpus0.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus0.fuPool.FUList0.opList

[system.switch_cpus0.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus0.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus0.fuPool.FUList1.opList0 system.switch_cpus0.fuPool.FUList1.opList1

[system.switch_cpus0.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus0.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus0.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus0.fuPool.FUList2.opList0 system.switch_cpus0.fuPool.FUList2.opList1 system.switch_cpus0.fuPool.FUList2.opList2

[system.switch_cpus0.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus0.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus0.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus0.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus0.fuPool.FUList3.opList0 system.switch_cpus0.fuPool.FUList3.opList1 system.switch_cpus0.fuPool.FUList3.opList2

[system.switch_cpus0.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus0.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus0.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus0.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus0.fuPool.FUList4.opList

[system.switch_cpus0.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus0.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus0.fuPool.FUList5.opList00 system.switch_cpus0.fuPool.FUList5.opList01 system.switch_cpus0.fuPool.FUList5.opList02 system.switch_cpus0.fuPool.FUList5.opList03 system.switch_cpus0.fuPool.FUList5.opList04 system.switch_cpus0.fuPool.FUList5.opList05 system.switch_cpus0.fuPool.FUList5.opList06 system.switch_cpus0.fuPool.FUList5.opList07 system.switch_cpus0.fuPool.FUList5.opList08 system.switch_cpus0.fuPool.FUList5.opList09 system.switch_cpus0.fuPool.FUList5.opList10 system.switch_cpus0.fuPool.FUList5.opList11 system.switch_cpus0.fuPool.FUList5.opList12 system.switch_cpus0.fuPool.FUList5.opList13 system.switch_cpus0.fuPool.FUList5.opList14 system.switch_cpus0.fuPool.FUList5.opList15 system.switch_cpus0.fuPool.FUList5.opList16 system.switch_cpus0.fuPool.FUList5.opList17 system.switch_cpus0.fuPool.FUList5.opList18 system.switch_cpus0.fuPool.FUList5.opList19

[system.switch_cpus0.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus0.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus0.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus0.fuPool.FUList6.opList

[system.switch_cpus0.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus0.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus0.fuPool.FUList7.opList0 system.switch_cpus0.fuPool.FUList7.opList1

[system.switch_cpus0.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus0.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus0.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus0.fuPool.FUList8.opList

[system.switch_cpus0.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus0.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus0.itb.walker

[system.switch_cpus0.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus0.tracer]
type=ExeTracer

[system.switch_cpus1]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus1.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus1.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus1.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus1.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu1.workload

[system.switch_cpus1.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus1.dtb.walker

[system.switch_cpus1.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus1.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus1.fuPool.FUList0 system.switch_cpus1.fuPool.FUList1 system.switch_cpus1.fuPool.FUList2 system.switch_cpus1.fuPool.FUList3 system.switch_cpus1.fuPool.FUList4 system.switch_cpus1.fuPool.FUList5 system.switch_cpus1.fuPool.FUList6 system.switch_cpus1.fuPool.FUList7 system.switch_cpus1.fuPool.FUList8

[system.switch_cpus1.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus1.fuPool.FUList0.opList

[system.switch_cpus1.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus1.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus1.fuPool.FUList1.opList0 system.switch_cpus1.fuPool.FUList1.opList1

[system.switch_cpus1.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus1.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus1.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus1.fuPool.FUList2.opList0 system.switch_cpus1.fuPool.FUList2.opList1 system.switch_cpus1.fuPool.FUList2.opList2

[system.switch_cpus1.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus1.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus1.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus1.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus1.fuPool.FUList3.opList0 system.switch_cpus1.fuPool.FUList3.opList1 system.switch_cpus1.fuPool.FUList3.opList2

[system.switch_cpus1.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus1.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus1.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus1.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus1.fuPool.FUList4.opList

[system.switch_cpus1.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus1.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus1.fuPool.FUList5.opList00 system.switch_cpus1.fuPool.FUList5.opList01 system.switch_cpus1.fuPool.FUList5.opList02 system.switch_cpus1.fuPool.FUList5.opList03 system.switch_cpus1.fuPool.FUList5.opList04 system.switch_cpus1.fuPool.FUList5.opList05 system.switch_cpus1.fuPool.FUList5.opList06 system.switch_cpus1.fuPool.FUList5.opList07 system.switch_cpus1.fuPool.FUList5.opList08 system.switch_cpus1.fuPool.FUList5.opList09 system.switch_cpus1.fuPool.FUList5.opList10 system.switch_cpus1.fuPool.FUList5.opList11 system.switch_cpus1.fuPool.FUList5.opList12 system.switch_cpus1.fuPool.FUList5.opList13 system.switch_cpus1.fuPool.FUList5.opList14 system.switch_cpus1.fuPool.FUList5.opList15 system.switch_cpus1.fuPool.FUList5.opList16 system.switch_cpus1.fuPool.FUList5.opList17 system.switch_cpus1.fuPool.FUList5.opList18 system.switch_cpus1.fuPool.FUList5.opList19

[system.switch_cpus1.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus1.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus1.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus1.fuPool.FUList6.opList

[system.switch_cpus1.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus1.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus1.fuPool.FUList7.opList0 system.switch_cpus1.fuPool.FUList7.opList1

[system.switch_cpus1.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus1.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus1.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus1.fuPool.FUList8.opList

[system.switch_cpus1.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus1.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus1.itb.walker

[system.switch_cpus1.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus1.tracer]
type=ExeTracer

[system.switch_cpus2]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus2.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus2.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus2.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus2.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu2.workload

[system.switch_cpus2.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus2.dtb.walker

[system.switch_cpus2.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus2.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus2.fuPool.FUList0 system.switch_cpus2.fuPool.FUList1 system.switch_cpus2.fuPool.FUList2 system.switch_cpus2.fuPool.FUList3 system.switch_cpus2.fuPool.FUList4 system.switch_cpus2.fuPool.FUList5 system.switch_cpus2.fuPool.FUList6 system.switch_cpus2.fuPool.FUList7 system.switch_cpus2.fuPool.FUList8

[system.switch_cpus2.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus2.fuPool.FUList0.opList

[system.switch_cpus2.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus2.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus2.fuPool.FUList1.opList0 system.switch_cpus2.fuPool.FUList1.opList1

[system.switch_cpus2.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus2.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus2.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus2.fuPool.FUList2.opList0 system.switch_cpus2.fuPool.FUList2.opList1 system.switch_cpus2.fuPool.FUList2.opList2

[system.switch_cpus2.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus2.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus2.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus2.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus2.fuPool.FUList3.opList0 system.switch_cpus2.fuPool.FUList3.opList1 system.switch_cpus2.fuPool.FUList3.opList2

[system.switch_cpus2.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus2.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus2.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus2.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus2.fuPool.FUList4.opList

[system.switch_cpus2.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus2.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus2.fuPool.FUList5.opList00 system.switch_cpus2.fuPool.FUList5.opList01 system.switch_cpus2.fuPool.FUList5.opList02 system.switch_cpus2.fuPool.FUList5.opList03 system.switch_cpus2.fuPool.FUList5.opList04 system.switch_cpus2.fuPool.FUList5.opList05 system.switch_cpus2.fuPool.FUList5.opList06 system.switch_cpus2.fuPool.FUList5.opList07 system.switch_cpus2.fuPool.FUList5.opList08 system.switch_cpus2.fuPool.FUList5.opList09 system.switch_cpus2.fuPool.FUList5.opList10 system.switch_cpus2.fuPool.FUList5.opList11 system.switch_cpus2.fuPool.FUList5.opList12 system.switch_cpus2.fuPool.FUList5.opList13 system.switch_cpus2.fuPool.FUList5.opList14 system.switch_cpus2.fuPool.FUList5.opList15 system.switch_cpus2.fuPool.FUList5.opList16 system.switch_cpus2.fuPool.FUList5.opList17 system.switch_cpus2.fuPool.FUList5.opList18 system.switch_cpus2.fuPool.FUList5.opList19

[system.switch_cpus2.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus2.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus2.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus2.fuPool.FUList6.opList

[system.switch_cpus2.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus2.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus2.fuPool.FUList7.opList0 system.switch_cpus2.fuPool.FUList7.opList1

[system.switch_cpus2.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus2.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus2.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus2.fuPool.FUList8.opList

[system.switch_cpus2.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus2.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus2.itb.walker

[system.switch_cpus2.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus2.tracer]
type=ExeTracer

[system.switch_cpus3]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus3.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus3.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus3.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus3.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu3.workload

[system.switch_cpus3.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus3.dtb.walker

[system.switch_cpus3.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus3.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus3.fuPool.FUList0 system.switch_cpus3.fuPool.FUList1 system.switch_cpus3.fuPool.FUList2 system.switch_cpus3.fuPool.FUList3 system.switch_cpus3.fuPool.FUList4 system.switch_cpus3.fuPool.FUList5 system.switch_cpus3.fuPool.FUList6 system.switch_cpus3.fuPool.FUList7 system.switch_cpus3.fuPool.FUList8

[system.switch_cpus3.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus3.fuPool.FUList0.opList

[system.switch_cpus3.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus3.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus3.fuPool.FUList1.opList0 system.switch_cpus3.fuPool.FUList1.opList1

[system.switch_cpus3.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus3.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus3.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus3.fuPool.FUList2.opList0 system.switch_cpus3.fuPool.FUList2.opList1 system.switch_cpus3.fuPool.FUList2.opList2

[system.switch_cpus3.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus3.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus3.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus3.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus3.fuPool.FUList3.opList0 system.switch_cpus3.fuPool.FUList3.opList1 system.switch_cpus3.fuPool.FUList3.opList2

[system.switch_cpus3.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus3.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus3.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus3.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus3.fuPool.FUList4.opList

[system.switch_cpus3.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus3.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus3.fuPool.FUList5.opList00 system.switch_cpus3.fuPool.FUList5.opList01 system.switch_cpus3.fuPool.FUList5.opList02 system.switch_cpus3.fuPool.FUList5.opList03 system.switch_cpus3.fuPool.FUList5.opList04 system.switch_cpus3.fuPool.FUList5.opList05 system.switch_cpus3.fuPool.FUList5.opList06 system.switch_cpus3.fuPool.FUList5.opList07 system.switch_cpus3.fuPool.FUList5.opList08 system.switch_cpus3.fuPool.FUList5.opList09 system.switch_cpus3.fuPool.FUList5.opList10 system.switch_cpus3.fuPool.FUList5.opList11 system.switch_cpus3.fuPool.FUList5.opList12 system.switch_cpus3.fuPool.FUList5.opList13 system.switch_cpus3.fuPool.FUList5.opList14 system.switch_cpus3.fuPool.FUList5.opList15 system.switch_cpus3.fuPool.FUList5.opList16 system.switch_cpus3.fuPool.FUList5.opList17 system.switch_cpus3.fuPool.FUList5.opList18 system.switch_cpus3.fuPool.FUList5.opList19

[system.switch_cpus3.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus3.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus3.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus3.fuPool.FUList6.opList

[system.switch_cpus3.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus3.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus3.fuPool.FUList7.opList0 system.switch_cpus3.fuPool.FUList7.opList1

[system.switch_cpus3.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus3.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus3.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus3.fuPool.FUList8.opList

[system.switch_cpus3.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus3.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus3.itb.walker

[system.switch_cpus3.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus3.tracer]
type=ExeTracer

[system.switch_cpus4]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=4
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus4.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus4.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus4.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus4.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu4.workload

[system.switch_cpus4.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus4.dtb.walker

[system.switch_cpus4.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus4.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus4.fuPool.FUList0 system.switch_cpus4.fuPool.FUList1 system.switch_cpus4.fuPool.FUList2 system.switch_cpus4.fuPool.FUList3 system.switch_cpus4.fuPool.FUList4 system.switch_cpus4.fuPool.FUList5 system.switch_cpus4.fuPool.FUList6 system.switch_cpus4.fuPool.FUList7 system.switch_cpus4.fuPool.FUList8

[system.switch_cpus4.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus4.fuPool.FUList0.opList

[system.switch_cpus4.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus4.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus4.fuPool.FUList1.opList0 system.switch_cpus4.fuPool.FUList1.opList1

[system.switch_cpus4.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus4.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus4.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus4.fuPool.FUList2.opList0 system.switch_cpus4.fuPool.FUList2.opList1 system.switch_cpus4.fuPool.FUList2.opList2

[system.switch_cpus4.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus4.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus4.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus4.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus4.fuPool.FUList3.opList0 system.switch_cpus4.fuPool.FUList3.opList1 system.switch_cpus4.fuPool.FUList3.opList2

[system.switch_cpus4.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus4.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus4.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus4.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus4.fuPool.FUList4.opList

[system.switch_cpus4.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus4.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus4.fuPool.FUList5.opList00 system.switch_cpus4.fuPool.FUList5.opList01 system.switch_cpus4.fuPool.FUList5.opList02 system.switch_cpus4.fuPool.FUList5.opList03 system.switch_cpus4.fuPool.FUList5.opList04 system.switch_cpus4.fuPool.FUList5.opList05 system.switch_cpus4.fuPool.FUList5.opList06 system.switch_cpus4.fuPool.FUList5.opList07 system.switch_cpus4.fuPool.FUList5.opList08 system.switch_cpus4.fuPool.FUList5.opList09 system.switch_cpus4.fuPool.FUList5.opList10 system.switch_cpus4.fuPool.FUList5.opList11 system.switch_cpus4.fuPool.FUList5.opList12 system.switch_cpus4.fuPool.FUList5.opList13 system.switch_cpus4.fuPool.FUList5.opList14 system.switch_cpus4.fuPool.FUList5.opList15 system.switch_cpus4.fuPool.FUList5.opList16 system.switch_cpus4.fuPool.FUList5.opList17 system.switch_cpus4.fuPool.FUList5.opList18 system.switch_cpus4.fuPool.FUList5.opList19

[system.switch_cpus4.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus4.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus4.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus4.fuPool.FUList6.opList

[system.switch_cpus4.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus4.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus4.fuPool.FUList7.opList0 system.switch_cpus4.fuPool.FUList7.opList1

[system.switch_cpus4.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus4.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus4.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus4.fuPool.FUList8.opList

[system.switch_cpus4.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus4.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus4.itb.walker

[system.switch_cpus4.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus4.tracer]
type=ExeTracer

[system.switch_cpus5]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=5
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus5.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus5.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus5.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus5.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu5.workload

[system.switch_cpus5.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus5.dtb.walker

[system.switch_cpus5.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus5.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus5.fuPool.FUList0 system.switch_cpus5.fuPool.FUList1 system.switch_cpus5.fuPool.FUList2 system.switch_cpus5.fuPool.FUList3 system.switch_cpus5.fuPool.FUList4 system.switch_cpus5.fuPool.FUList5 system.switch_cpus5.fuPool.FUList6 system.switch_cpus5.fuPool.FUList7 system.switch_cpus5.fuPool.FUList8

[system.switch_cpus5.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus5.fuPool.FUList0.opList

[system.switch_cpus5.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus5.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus5.fuPool.FUList1.opList0 system.switch_cpus5.fuPool.FUList1.opList1

[system.switch_cpus5.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus5.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus5.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus5.fuPool.FUList2.opList0 system.switch_cpus5.fuPool.FUList2.opList1 system.switch_cpus5.fuPool.FUList2.opList2

[system.switch_cpus5.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus5.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus5.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus5.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus5.fuPool.FUList3.opList0 system.switch_cpus5.fuPool.FUList3.opList1 system.switch_cpus5.fuPool.FUList3.opList2

[system.switch_cpus5.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus5.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus5.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus5.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus5.fuPool.FUList4.opList

[system.switch_cpus5.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus5.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus5.fuPool.FUList5.opList00 system.switch_cpus5.fuPool.FUList5.opList01 system.switch_cpus5.fuPool.FUList5.opList02 system.switch_cpus5.fuPool.FUList5.opList03 system.switch_cpus5.fuPool.FUList5.opList04 system.switch_cpus5.fuPool.FUList5.opList05 system.switch_cpus5.fuPool.FUList5.opList06 system.switch_cpus5.fuPool.FUList5.opList07 system.switch_cpus5.fuPool.FUList5.opList08 system.switch_cpus5.fuPool.FUList5.opList09 system.switch_cpus5.fuPool.FUList5.opList10 system.switch_cpus5.fuPool.FUList5.opList11 system.switch_cpus5.fuPool.FUList5.opList12 system.switch_cpus5.fuPool.FUList5.opList13 system.switch_cpus5.fuPool.FUList5.opList14 system.switch_cpus5.fuPool.FUList5.opList15 system.switch_cpus5.fuPool.FUList5.opList16 system.switch_cpus5.fuPool.FUList5.opList17 system.switch_cpus5.fuPool.FUList5.opList18 system.switch_cpus5.fuPool.FUList5.opList19

[system.switch_cpus5.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus5.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus5.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus5.fuPool.FUList6.opList

[system.switch_cpus5.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus5.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus5.fuPool.FUList7.opList0 system.switch_cpus5.fuPool.FUList7.opList1

[system.switch_cpus5.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus5.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus5.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus5.fuPool.FUList8.opList

[system.switch_cpus5.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus5.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus5.itb.walker

[system.switch_cpus5.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus5.tracer]
type=ExeTracer

[system.switch_cpus6]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=6
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus6.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus6.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus6.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus6.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu6.workload

[system.switch_cpus6.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus6.dtb.walker

[system.switch_cpus6.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus6.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus6.fuPool.FUList0 system.switch_cpus6.fuPool.FUList1 system.switch_cpus6.fuPool.FUList2 system.switch_cpus6.fuPool.FUList3 system.switch_cpus6.fuPool.FUList4 system.switch_cpus6.fuPool.FUList5 system.switch_cpus6.fuPool.FUList6 system.switch_cpus6.fuPool.FUList7 system.switch_cpus6.fuPool.FUList8

[system.switch_cpus6.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus6.fuPool.FUList0.opList

[system.switch_cpus6.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus6.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus6.fuPool.FUList1.opList0 system.switch_cpus6.fuPool.FUList1.opList1

[system.switch_cpus6.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus6.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus6.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus6.fuPool.FUList2.opList0 system.switch_cpus6.fuPool.FUList2.opList1 system.switch_cpus6.fuPool.FUList2.opList2

[system.switch_cpus6.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus6.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus6.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus6.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus6.fuPool.FUList3.opList0 system.switch_cpus6.fuPool.FUList3.opList1 system.switch_cpus6.fuPool.FUList3.opList2

[system.switch_cpus6.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus6.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus6.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus6.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus6.fuPool.FUList4.opList

[system.switch_cpus6.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus6.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus6.fuPool.FUList5.opList00 system.switch_cpus6.fuPool.FUList5.opList01 system.switch_cpus6.fuPool.FUList5.opList02 system.switch_cpus6.fuPool.FUList5.opList03 system.switch_cpus6.fuPool.FUList5.opList04 system.switch_cpus6.fuPool.FUList5.opList05 system.switch_cpus6.fuPool.FUList5.opList06 system.switch_cpus6.fuPool.FUList5.opList07 system.switch_cpus6.fuPool.FUList5.opList08 system.switch_cpus6.fuPool.FUList5.opList09 system.switch_cpus6.fuPool.FUList5.opList10 system.switch_cpus6.fuPool.FUList5.opList11 system.switch_cpus6.fuPool.FUList5.opList12 system.switch_cpus6.fuPool.FUList5.opList13 system.switch_cpus6.fuPool.FUList5.opList14 system.switch_cpus6.fuPool.FUList5.opList15 system.switch_cpus6.fuPool.FUList5.opList16 system.switch_cpus6.fuPool.FUList5.opList17 system.switch_cpus6.fuPool.FUList5.opList18 system.switch_cpus6.fuPool.FUList5.opList19

[system.switch_cpus6.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus6.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus6.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus6.fuPool.FUList6.opList

[system.switch_cpus6.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus6.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus6.fuPool.FUList7.opList0 system.switch_cpus6.fuPool.FUList7.opList1

[system.switch_cpus6.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus6.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus6.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus6.fuPool.FUList8.opList

[system.switch_cpus6.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus6.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus6.itb.walker

[system.switch_cpus6.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus6.tracer]
type=ExeTracer

[system.switch_cpus7]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=417
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=7
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus7.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus7.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus7.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
save_trace=false
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=system
tracer=system.switch_cpus7.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu7.workload

[system.switch_cpus7.dtb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus7.dtb.walker

[system.switch_cpus7.dtb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus7.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus7.fuPool.FUList0 system.switch_cpus7.fuPool.FUList1 system.switch_cpus7.fuPool.FUList2 system.switch_cpus7.fuPool.FUList3 system.switch_cpus7.fuPool.FUList4 system.switch_cpus7.fuPool.FUList5 system.switch_cpus7.fuPool.FUList6 system.switch_cpus7.fuPool.FUList7 system.switch_cpus7.fuPool.FUList8

[system.switch_cpus7.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus7.fuPool.FUList0.opList

[system.switch_cpus7.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus7.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus7.fuPool.FUList1.opList0 system.switch_cpus7.fuPool.FUList1.opList1

[system.switch_cpus7.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus7.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus7.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus7.fuPool.FUList2.opList0 system.switch_cpus7.fuPool.FUList2.opList1 system.switch_cpus7.fuPool.FUList2.opList2

[system.switch_cpus7.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus7.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus7.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus7.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus7.fuPool.FUList3.opList0 system.switch_cpus7.fuPool.FUList3.opList1 system.switch_cpus7.fuPool.FUList3.opList2

[system.switch_cpus7.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus7.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus7.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus7.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus7.fuPool.FUList4.opList

[system.switch_cpus7.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus7.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus7.fuPool.FUList5.opList00 system.switch_cpus7.fuPool.FUList5.opList01 system.switch_cpus7.fuPool.FUList5.opList02 system.switch_cpus7.fuPool.FUList5.opList03 system.switch_cpus7.fuPool.FUList5.opList04 system.switch_cpus7.fuPool.FUList5.opList05 system.switch_cpus7.fuPool.FUList5.opList06 system.switch_cpus7.fuPool.FUList5.opList07 system.switch_cpus7.fuPool.FUList5.opList08 system.switch_cpus7.fuPool.FUList5.opList09 system.switch_cpus7.fuPool.FUList5.opList10 system.switch_cpus7.fuPool.FUList5.opList11 system.switch_cpus7.fuPool.FUList5.opList12 system.switch_cpus7.fuPool.FUList5.opList13 system.switch_cpus7.fuPool.FUList5.opList14 system.switch_cpus7.fuPool.FUList5.opList15 system.switch_cpus7.fuPool.FUList5.opList16 system.switch_cpus7.fuPool.FUList5.opList17 system.switch_cpus7.fuPool.FUList5.opList18 system.switch_cpus7.fuPool.FUList5.opList19

[system.switch_cpus7.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus7.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus7.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus7.fuPool.FUList6.opList

[system.switch_cpus7.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus7.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus7.fuPool.FUList7.opList0 system.switch_cpus7.fuPool.FUList7.opList1

[system.switch_cpus7.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus7.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus7.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus7.fuPool.FUList8.opList

[system.switch_cpus7.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus7.itb]
type=ArmTLB
children=walker
size=64
walker=system.switch_cpus7.itb.walker

[system.switch_cpus7.itb.walker]
type=ArmTableWalker
clock=1
save_trace=false
sys=system

[system.switch_cpus7.tracer]
type=ExeTracer

[system.tol2bus0]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l20.cpu_side
slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port

[system.tol2bus1]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l21.cpu_side
slave=system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb.walker.port system.cpu1.dtb.walker.port

[system.tol2bus2]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l22.cpu_side
slave=system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu2.itb.walker.port system.cpu2.dtb.walker.port

[system.tol2bus3]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l23.cpu_side
slave=system.cpu3.icache.mem_side system.cpu3.dcache.mem_side system.cpu3.itb.walker.port system.cpu3.dtb.walker.port

[system.tol2bus4]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l24.cpu_side
slave=system.cpu4.icache.mem_side system.cpu4.dcache.mem_side system.cpu4.itb.walker.port system.cpu4.dtb.walker.port

[system.tol2bus5]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l25.cpu_side
slave=system.cpu5.icache.mem_side system.cpu5.dcache.mem_side system.cpu5.itb.walker.port system.cpu5.dtb.walker.port

[system.tol2bus6]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l26.cpu_side
slave=system.cpu6.icache.mem_side system.cpu6.dcache.mem_side system.cpu6.itb.walker.port system.cpu6.dtb.walker.port

[system.tol2bus7]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
save_trace=false
use_default_range=false
width=8
master=system.l27.cpu_side
slave=system.cpu7.icache.mem_side system.cpu7.dcache.mem_side system.cpu7.itb.walker.port system.cpu7.dtb.walker.port

