/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  reg [25:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [51:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_1z[0] & in_data[50]);
  assign celloutsig_0_33z = ~(celloutsig_0_18z & celloutsig_0_11z);
  assign celloutsig_0_54z = ~(celloutsig_0_2z[3] & celloutsig_0_24z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_12z & celloutsig_1_7z[2]);
  assign celloutsig_0_20z = ~(celloutsig_0_10z & celloutsig_0_9z);
  assign celloutsig_0_23z = ~(celloutsig_0_15z[6] & celloutsig_0_13z[24]);
  assign celloutsig_0_39z = ~((celloutsig_0_8z | in_data[42]) & (celloutsig_0_36z | celloutsig_0_8z));
  assign celloutsig_0_50z = ~((celloutsig_0_22z | celloutsig_0_36z) & (celloutsig_0_20z | celloutsig_0_13z[10]));
  assign celloutsig_0_53z = ~((celloutsig_0_29z[4] | celloutsig_0_13z[24]) & (celloutsig_0_28z[5] | celloutsig_0_11z));
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_1z[2]) & (celloutsig_0_2z[1] | celloutsig_0_7z[4]));
  assign celloutsig_0_21z = ~((celloutsig_0_4z | celloutsig_0_8z) & (celloutsig_0_5z | celloutsig_0_11z));
  assign celloutsig_0_22z = ~((celloutsig_0_15z[0] | celloutsig_0_17z) & (celloutsig_0_8z | celloutsig_0_0z));
  assign celloutsig_0_30z = ~((celloutsig_0_15z[4] | celloutsig_0_19z[5]) & (celloutsig_0_17z | celloutsig_0_21z));
  assign celloutsig_0_0z = in_data[19] | in_data[89];
  assign celloutsig_0_4z = in_data[41] | celloutsig_0_0z;
  assign celloutsig_0_49z = celloutsig_0_40z[3] | celloutsig_0_8z;
  assign celloutsig_0_55z = celloutsig_0_45z | celloutsig_0_54z;
  assign celloutsig_1_12z = in_data[180] | celloutsig_1_0z[0];
  assign celloutsig_1_9z = celloutsig_1_4z | in_data[176];
  assign celloutsig_1_14z = celloutsig_1_12z | celloutsig_1_2z[8];
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_9z;
  assign celloutsig_0_17z = celloutsig_0_7z[3] ^ in_data[14];
  assign celloutsig_0_18z = celloutsig_0_7z[5] ^ celloutsig_0_4z;
  assign celloutsig_0_44z = { celloutsig_0_14z[4], celloutsig_0_27z[6], 6'h00 } >= { celloutsig_0_5z, celloutsig_0_39z, celloutsig_0_31z, celloutsig_0_40z, celloutsig_0_17z };
  assign celloutsig_0_5z = { in_data[54:26], celloutsig_0_4z } >= { in_data[46:18], celloutsig_0_4z };
  assign celloutsig_0_56z = celloutsig_0_52z[5:1] >= { celloutsig_0_52z[5:2], celloutsig_0_53z };
  assign celloutsig_1_13z = { celloutsig_1_10z[5:4], celloutsig_1_5z[2], celloutsig_1_10z[2] } >= celloutsig_1_7z;
  assign celloutsig_1_19z = { celloutsig_1_5z[6], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z } >= { celloutsig_1_0z[11:10], celloutsig_1_14z, celloutsig_1_8z, 1'h0, celloutsig_1_2z };
  assign celloutsig_0_31z = ^ { celloutsig_0_13z[18:17], celloutsig_0_10z };
  assign celloutsig_0_36z = ^ { celloutsig_0_13z[19:0], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_38z = ^ { celloutsig_0_3z[23:15], celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_45z = ^ { celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_44z };
  assign celloutsig_0_65z = ^ { celloutsig_0_24z[8:4], celloutsig_0_50z, celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_50z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_19z, celloutsig_0_55z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_33z };
  assign celloutsig_1_4z = ^ celloutsig_1_2z;
  assign celloutsig_0_9z = ^ in_data[81:53];
  assign celloutsig_0_11z = ^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_26z = ^ celloutsig_0_24z[13:2];
  assign celloutsig_0_3z = { in_data[43:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } << { in_data[54:8], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[168:157] << in_data[176:165];
  assign celloutsig_1_18z = { celloutsig_1_2z[8:6], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_13z } << { celloutsig_1_2z[7:0], celloutsig_1_8z };
  assign celloutsig_0_12z = in_data[60:58] << { celloutsig_0_1z[0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_7z[9:3] << { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = { in_data[50:46], celloutsig_0_11z, celloutsig_0_8z } << in_data[29:23];
  assign celloutsig_0_16z = celloutsig_0_6z[5:1] << { celloutsig_0_13z[21:19], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_16z[3:0], celloutsig_0_4z, celloutsig_0_9z } << { celloutsig_0_6z[4:0], celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_3z[36:30], celloutsig_0_14z, celloutsig_0_23z } << { celloutsig_0_3z[30:25], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } << in_data[66:63];
  assign celloutsig_0_41z = celloutsig_0_19z[4:0] <<< { celloutsig_0_36z, celloutsig_0_2z };
  assign celloutsig_0_52z = { celloutsig_0_2z[2:1], celloutsig_0_29z, celloutsig_0_30z } <<< { in_data[70:65], celloutsig_0_49z, celloutsig_0_30z };
  assign celloutsig_0_6z = { in_data[28:24], celloutsig_0_0z } <<< { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z[8:3], celloutsig_1_12z } <<< { celloutsig_1_2z[7:3], celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_7z = { celloutsig_0_3z[18:16], celloutsig_0_2z, celloutsig_0_1z } <<< in_data[55:46];
  assign celloutsig_0_29z = { celloutsig_0_13z[2:1], celloutsig_0_12z } <<< { celloutsig_0_24z[3:0], celloutsig_0_17z };
  assign celloutsig_0_64z = { celloutsig_0_2z[3], celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_54z } ^ { celloutsig_0_7z[3:2], celloutsig_0_19z, celloutsig_0_38z, celloutsig_0_44z, celloutsig_0_56z };
  assign celloutsig_1_2z = celloutsig_1_0z[9:1] ^ { in_data[190:184], celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_1_7z = celloutsig_1_2z[6:3] ^ celloutsig_1_5z[5:2];
  assign celloutsig_0_28z = { celloutsig_0_15z[6:2], celloutsig_0_0z, celloutsig_0_26z } ^ { celloutsig_0_13z[24:21], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_22z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_40z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_40z = { in_data[91:90], celloutsig_0_30z, celloutsig_0_22z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_1z = in_data[19:17];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_13z = 26'h0000000;
    else if (!clkin_data[32]) celloutsig_0_13z = { in_data[50:28], celloutsig_0_12z };
  assign celloutsig_0_27z[6] = celloutsig_0_14z[4] ^ celloutsig_0_1z[2];
  assign { celloutsig_1_10z[4], celloutsig_1_10z[2], celloutsig_1_10z[8:5], celloutsig_1_10z[0] } = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_12z } ^ { celloutsig_1_5z[3], celloutsig_1_5z[1], celloutsig_1_8z, celloutsig_1_5z[6:4], celloutsig_1_4z };
  assign celloutsig_0_27z[5:0] = 6'h00;
  assign { celloutsig_1_10z[3], celloutsig_1_10z[1] } = { celloutsig_1_5z[2], celloutsig_1_5z[0] };
  assign { out_data[136:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
