$date
	Tue May 14 21:52:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_HDU $end
$var wire 1 ! HDUStall $end
$var reg 1 " DMRd_ex $end
$var reg 5 # rd_ex [4:0] $end
$var reg 5 $ rs1_de [4:0] $end
$var reg 5 % rs2_de [4:0] $end
$scope module HDU_Test $end
$var wire 1 " DMRd_ex $end
$var wire 5 & rd_ex [4:0] $end
$var wire 5 ' rs1_de [4:0] $end
$var wire 5 ( rs2_de [4:0] $end
$var reg 1 ! HDUStall $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 (
b10 '
b100 &
b100 %
b10 $
b100 #
0"
0!
$end
#1
1!
b10 #
b10 &
1"
#2
b100 #
b100 &
#3
0!
b1000 #
b1000 &
#5
