<profile>

<section name = "Vivado HLS Report for 'Loop_1_proc'" level="0">
<item name = "Date">Sun Mar 15 16:57:17 2020
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">conv2d</item>
<item name = "Solution">hls_target</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.60, 6.31, 0.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 9, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">7, 7, 5, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 243, 164</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 111</column>
<column name="Register">-, -, 302, 96</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_157_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_319_fu_282_p2">+, 0, 32, 14, 9, 9</column>
<column name="p_331_fu_381_p2">+, 0, 35, 15, 10, 10</column>
<column name="p_355_fu_430_p2">+, 0, 0, 11, 11, 11</column>
<column name="p_361_fu_442_p2">+, 0, 41, 17, 12, 12</column>
<column name="p_hw_output_x_scan_1_fu_203_p2">+, 0, 11, 8, 1, 2</column>
<column name="p_hw_output_y_scan_2_fu_189_p2">+, 0, 11, 8, 1, 2</column>
<column name="tmp1_fu_310_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp2_fu_421_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp3_fu_401_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp4_fu_358_p2">+, 0, 32, 14, 9, 9</column>
<column name="ap_block_pp0_stage0_flag00001001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="tmp_last_V_fu_369_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond8_fu_163_p2">icmp, 0, 0, 1, 2, 3</column>
<column name="exitcond_flatten_fu_151_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="tmp5_fu_183_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_mid1_fu_177_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_s_fu_364_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="ap_block_pp0_stage0_flag00011001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_hw_output_x_scan_s_fu_169_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_hw_output_y_scan_s_fu_195_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_mid2_fu_209_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_hw_output_V_value_V_ap_ack">9, 2, 1, 2</column>
<column name="hw_output_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="hw_output_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_118">9, 2, 3, 6</column>
<column name="p_hw_input_stencil_stream_V_value_V_blk_n">9, 2, 1, 2</column>
<column name="p_hw_output_x_scan_2_reg_140">9, 2, 2, 4</column>
<column name="p_hw_output_y_scan_1_reg_129">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_hw_output_V_last_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_hw_output_V_value_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_4_reg_513">6, 0, 6, 0</column>
<column name="exitcond8_reg_468">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_459">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_118">3, 0, 3, 0</column>
<column name="p_319_reg_503">9, 0, 9, 0</column>
<column name="p_331_reg_533">10, 0, 10, 0</column>
<column name="p_355_reg_543">11, 0, 11, 0</column>
<column name="p_357_reg_498">8, 0, 8, 0</column>
<column name="p_hw_output_x_scan_2_reg_140">2, 0, 2, 0</column>
<column name="p_hw_output_x_scan_s_reg_473">2, 0, 2, 0</column>
<column name="p_hw_output_y_scan_1_reg_129">2, 0, 2, 0</column>
<column name="tmp1_reg_508">9, 0, 9, 0</column>
<column name="tmp3_reg_538">10, 0, 10, 0</column>
<column name="tmp4_reg_523">9, 0, 9, 0</column>
<column name="tmp5_reg_483">1, 0, 1, 0</column>
<column name="tmp_4_reg_513">6, 0, 6, 0</column>
<column name="tmp_5_reg_518">7, 0, 7, 0</column>
<column name="tmp_last_V_reg_528">1, 0, 1, 0</column>
<column name="tmp_mid1_reg_478">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_459">64, 32, 1, 0</column>
<column name="p_357_reg_498">64, 32, 8, 0</column>
<column name="tmp_last_V_reg_528">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="p_hw_input_stencil_stream_V_value_V_dout">in, 72, ap_fifo, p_hw_input_stencil_stream_V_value_V, pointer</column>
<column name="p_hw_input_stencil_stream_V_value_V_empty_n">in, 1, ap_fifo, p_hw_input_stencil_stream_V_value_V, pointer</column>
<column name="p_hw_input_stencil_stream_V_value_V_read">out, 1, ap_fifo, p_hw_input_stencil_stream_V_value_V, pointer</column>
<column name="hw_output_V_value_V">out, 8, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_vld">out, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_value_V_ap_ack">in, 1, ap_hs, hw_output_V_value_V, pointer</column>
<column name="hw_output_V_last_V">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_vld">out, 1, ap_hs, hw_output_V_last_V, pointer</column>
<column name="hw_output_V_last_V_ap_ack">in, 1, ap_hs, hw_output_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
