<stg><name>simd_MAC.1</name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:0  %ipack_7_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_7_V_read)

]]></Node>
<StgValue><ssdm name="ipack_7_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:1  %ipack_6_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_6_V_read)

]]></Node>
<StgValue><ssdm name="ipack_6_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:2  %ipack_5_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_5_V_read)

]]></Node>
<StgValue><ssdm name="ipack_5_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:3  %ipack_4_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_4_V_read)

]]></Node>
<StgValue><ssdm name="ipack_4_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:4  %ipack_3_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_3_V_read)

]]></Node>
<StgValue><ssdm name="ipack_3_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:5  %ipack_2_V_read11 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_2_V_read)

]]></Node>
<StgValue><ssdm name="ipack_2_V_read11"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:6  %ipack_1_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_1_V_read)

]]></Node>
<StgValue><ssdm name="ipack_1_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
branch7:7  %ipack_0_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_0_V_read)

]]></Node>
<StgValue><ssdm name="ipack_0_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:8  %wpack_7_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_7_V_read)

]]></Node>
<StgValue><ssdm name="wpack_7_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:9  %wpack_6_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_6_V_read)

]]></Node>
<StgValue><ssdm name="wpack_6_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:10  %wpack_5_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_5_V_read)

]]></Node>
<StgValue><ssdm name="wpack_5_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:11  %wpack_4_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_4_V_read)

]]></Node>
<StgValue><ssdm name="wpack_4_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:12  %wpack_3_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_3_V_read)

]]></Node>
<StgValue><ssdm name="wpack_3_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:13  %wpack_2_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_2_V_read)

]]></Node>
<StgValue><ssdm name="wpack_2_V_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:14  %wpack_1_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_1_V_read)

]]></Node>
<StgValue><ssdm name="wpack_1_V_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
branch7:15  %wpack_0_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_0_V_read)

]]></Node>
<StgValue><ssdm name="wpack_0_V_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="41" op_0_bw="26">
<![CDATA[
branch7:16  %sext_ln215 = sext i26 %wpack_0_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="41" op_0_bw="15">
<![CDATA[
branch7:17  %zext_ln215 = zext i15 %ipack_0_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:18  %mul_ln1352 = mul nsw i41 %sext_ln215, %zext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="41" op_0_bw="26">
<![CDATA[
branch7:20  %sext_ln215_24 = sext i26 %wpack_1_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="15">
<![CDATA[
branch7:21  %zext_ln215_19 = zext i15 %ipack_1_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:22  %mul_ln1352_19 = mul nsw i41 %sext_ln215_24, %zext_ln215_19

]]></Node>
<StgValue><ssdm name="mul_ln1352_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="41">
<![CDATA[
branch7:24  %trunc_ln700 = trunc i41 %mul_ln1352_19 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="41">
<![CDATA[
branch7:25  %trunc_ln700_43 = trunc i41 %mul_ln1352 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_43"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="41">
<![CDATA[
branch7:26  %trunc_ln700_44 = trunc i41 %mul_ln1352_19 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_44"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="41">
<![CDATA[
branch7:27  %trunc_ln700_45 = trunc i41 %mul_ln1352 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_45"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="41" op_0_bw="26">
<![CDATA[
branch7:31  %sext_ln215_25 = sext i26 %wpack_2_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="41" op_0_bw="15">
<![CDATA[
branch7:32  %zext_ln215_20 = zext i15 %ipack_2_V_read11 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:33  %mul_ln1352_20 = mul nsw i41 %sext_ln215_25, %zext_ln215_20

]]></Node>
<StgValue><ssdm name="mul_ln1352_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="41">
<![CDATA[
branch7:35  %trunc_ln700_46 = trunc i41 %mul_ln1352_20 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_46"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="41">
<![CDATA[
branch7:37  %trunc_ln700_47 = trunc i41 %mul_ln1352_20 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_47"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="41" op_0_bw="26">
<![CDATA[
branch7:39  %sext_ln215_26 = sext i26 %wpack_3_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_26"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="41" op_0_bw="15">
<![CDATA[
branch7:40  %zext_ln215_21 = zext i15 %ipack_3_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:41  %mul_ln1352_21 = mul nsw i41 %sext_ln215_26, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_21"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="41">
<![CDATA[
branch7:43  %trunc_ln700_48 = trunc i41 %mul_ln1352_21 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_48"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="41">
<![CDATA[
branch7:44  %trunc_ln700_49 = trunc i41 %mul_ln1352_21 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_49"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="41" op_0_bw="26">
<![CDATA[
branch7:75  %sext_ln215_27 = sext i26 %wpack_4_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_27"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="15">
<![CDATA[
branch7:76  %zext_ln215_22 = zext i15 %ipack_4_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:77  %mul_ln1352_22 = mul nsw i41 %sext_ln215_27, %zext_ln215_22

]]></Node>
<StgValue><ssdm name="mul_ln1352_22"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="41" op_0_bw="26">
<![CDATA[
branch7:79  %sext_ln215_28 = sext i26 %wpack_5_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="41" op_0_bw="15">
<![CDATA[
branch7:80  %zext_ln215_23 = zext i15 %ipack_5_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:81  %mul_ln1352_23 = mul nsw i41 %sext_ln215_28, %zext_ln215_23

]]></Node>
<StgValue><ssdm name="mul_ln1352_23"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="41">
<![CDATA[
branch7:83  %trunc_ln700_52 = trunc i41 %mul_ln1352_23 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_52"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="41">
<![CDATA[
branch7:84  %trunc_ln700_53 = trunc i41 %mul_ln1352_22 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_53"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="41">
<![CDATA[
branch7:85  %trunc_ln700_54 = trunc i41 %mul_ln1352_23 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_54"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="41">
<![CDATA[
branch7:86  %trunc_ln700_55 = trunc i41 %mul_ln1352_22 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_55"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="41" op_0_bw="26">
<![CDATA[
branch7:90  %sext_ln215_29 = sext i26 %wpack_6_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_29"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="41" op_0_bw="15">
<![CDATA[
branch7:91  %zext_ln215_24 = zext i15 %ipack_6_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:92  %mul_ln1352_24 = mul nsw i41 %sext_ln215_29, %zext_ln215_24

]]></Node>
<StgValue><ssdm name="mul_ln1352_24"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="41">
<![CDATA[
branch7:94  %trunc_ln700_56 = trunc i41 %mul_ln1352_24 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_56"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="41">
<![CDATA[
branch7:96  %trunc_ln700_57 = trunc i41 %mul_ln1352_24 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_57"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="26">
<![CDATA[
branch7:98  %sext_ln215_30 = sext i26 %wpack_7_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln215_30"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="41" op_0_bw="15">
<![CDATA[
branch7:99  %zext_ln215_25 = zext i15 %ipack_7_V_read_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:100  %mul_ln1352_25 = mul nsw i41 %sext_ln215_30, %zext_ln215_25

]]></Node>
<StgValue><ssdm name="mul_ln1352_25"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="41">
<![CDATA[
branch7:102  %trunc_ln700_58 = trunc i41 %mul_ln1352_25 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln700_58"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="41">
<![CDATA[
branch7:103  %trunc_ln700_59 = trunc i41 %mul_ln1352_25 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln700_59"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="42" op_0_bw="41">
<![CDATA[
branch7:19  %sext_ln215_23 = sext i41 %mul_ln1352 to i42

]]></Node>
<StgValue><ssdm name="sext_ln215_23"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="41">
<![CDATA[
branch7:23  %sext_ln700 = sext i41 %mul_ln1352_19 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:28  %add_ln700_72 = add i41 %mul_ln1352_19, %mul_ln1352

]]></Node>
<StgValue><ssdm name="add_ln700_72"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
branch7:29  %add_ln700 = add i42 %sext_ln215_23, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="43" op_0_bw="42">
<![CDATA[
branch7:30  %sext_ln700_30 = sext i42 %add_ln700 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_30"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="41">
<![CDATA[
branch7:34  %sext_ln700_31 = sext i41 %mul_ln1352_20 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_31"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch7:36  %add_ln700_38 = add i22 %trunc_ln700_44, %trunc_ln700_45

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:38  %add_ln215 = add i11 %trunc_ln700, %trunc_ln700_43

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="42" op_0_bw="41">
<![CDATA[
branch7:42  %sext_ln700_32 = sext i41 %mul_ln1352_21 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_32"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:45  %add_ln700_73 = add i41 %mul_ln1352_21, %mul_ln1352_20

]]></Node>
<StgValue><ssdm name="add_ln700_73"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
branch7:46  %add_ln700_39 = add i42 %sext_ln700_31, %sext_ln700_32

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="43" op_0_bw="42">
<![CDATA[
branch7:47  %sext_ln700_33 = sext i42 %add_ln700_39 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_33"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
branch7:48  %add_ln700_40 = add i42 %add_ln700, %add_ln700_39

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="41">
<![CDATA[
branch7:49  %trunc_ln700_50 = trunc i41 %add_ln700_72 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln700_50"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="41">
<![CDATA[
branch7:50  %trunc_ln700_51 = trunc i41 %add_ln700_73 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln700_51"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
branch7:51  %add_ln700_20 = add i43 %sext_ln700_33, %sext_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
branch7:52  %add_ln700_43 = add i33 %trunc_ln700_50, %trunc_ln700_51

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch7:53  %add_ln700_44 = add i22 %add_ln700_38, %trunc_ln700_49

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch7:54  %add_ln700_45 = add i22 %add_ln700_44, %trunc_ln700_46

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:55  %add_ln700_46 = add i11 %add_ln215, %trunc_ln700_48

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:56  %add_ln700_47 = add i11 %add_ln700_46, %trunc_ln700_47

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="42">
<![CDATA[
branch7:57  %trunc_ln647 = trunc i42 %add_ln700_40 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7:58  %p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_40, i32 11, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
branch7:59  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln700_47, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="1">
<![CDATA[
branch7:60  %zext_ln78 = zext i1 %tmp_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:61  %add_ln78 = add i11 %p_Result_s, %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7:62  %p_Result_6 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_40, i32 22, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
branch7:63  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln700_45, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="1">
<![CDATA[
branch7:64  %zext_ln78_6 = zext i1 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:65  %add_ln78_6 = add i11 %p_Result_6, %zext_ln78_6

]]></Node>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7:66  %tmp = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_20, i32 33, i32 42)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
branch7:68  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln700_43, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="11">
<![CDATA[
branch7:71  %sext_ln700_34 = sext i11 %trunc_ln647 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_34"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="42" op_0_bw="41">
<![CDATA[
branch7:78  %sext_ln215_32 = sext i41 %mul_ln1352_22 to i42

]]></Node>
<StgValue><ssdm name="sext_ln215_32"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="42" op_0_bw="41">
<![CDATA[
branch7:82  %sext_ln700_37 = sext i41 %mul_ln1352_23 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_37"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:87  %add_ln700_74 = add i41 %mul_ln1352_23, %mul_ln1352_22

]]></Node>
<StgValue><ssdm name="add_ln700_74"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
branch7:88  %add_ln700_21 = add i42 %sext_ln215_32, %sext_ln700_37

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="43" op_0_bw="42">
<![CDATA[
branch7:89  %sext_ln700_38 = sext i42 %add_ln700_21 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_38"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="42" op_0_bw="41">
<![CDATA[
branch7:93  %sext_ln700_39 = sext i41 %mul_ln1352_24 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_39"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch7:95  %add_ln700_48 = add i22 %trunc_ln700_54, %trunc_ln700_55

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:97  %add_ln215_2 = add i11 %trunc_ln700_52, %trunc_ln700_53

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="42" op_0_bw="41">
<![CDATA[
branch7:101  %sext_ln700_40 = sext i41 %mul_ln1352_25 to i42

]]></Node>
<StgValue><ssdm name="sext_ln700_40"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
branch7:104  %add_ln700_75 = add i41 %mul_ln1352_25, %mul_ln1352_24

]]></Node>
<StgValue><ssdm name="add_ln700_75"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
branch7:105  %add_ln700_49 = add i42 %sext_ln700_39, %sext_ln700_40

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="43" op_0_bw="42">
<![CDATA[
branch7:106  %sext_ln700_41 = sext i42 %add_ln700_49 to i43

]]></Node>
<StgValue><ssdm name="sext_ln700_41"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
branch7:107  %add_ln700_50 = add i42 %add_ln700_21, %add_ln700_49

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="33" op_0_bw="41">
<![CDATA[
branch7:108  %trunc_ln700_60 = trunc i41 %add_ln700_74 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln700_60"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="41">
<![CDATA[
branch7:109  %trunc_ln700_61 = trunc i41 %add_ln700_75 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln700_61"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
branch7:110  %add_ln700_23 = add i43 %sext_ln700_41, %sext_ln700_38

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
branch7:111  %add_ln700_53 = add i33 %trunc_ln700_60, %trunc_ln700_61

]]></Node>
<StgValue><ssdm name="add_ln700_53"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch7:112  %add_ln700_54 = add i22 %add_ln700_48, %trunc_ln700_59

]]></Node>
<StgValue><ssdm name="add_ln700_54"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
branch7:113  %add_ln700_55 = add i22 %add_ln700_54, %trunc_ln700_56

]]></Node>
<StgValue><ssdm name="add_ln700_55"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:114  %add_ln700_56 = add i11 %add_ln215_2, %trunc_ln700_58

]]></Node>
<StgValue><ssdm name="add_ln700_56"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:115  %add_ln700_57 = add i11 %add_ln700_56, %trunc_ln700_57

]]></Node>
<StgValue><ssdm name="add_ln700_57"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="42">
<![CDATA[
branch7:116  %trunc_ln647_7 = trunc i42 %add_ln700_50 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln647_7"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7:117  %p_Result_62_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_50, i32 11, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_62_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
branch7:118  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln700_57, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="1">
<![CDATA[
branch7:119  %zext_ln78_8 = zext i1 %tmp_26 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_8"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:120  %add_ln78_8 = add i11 %p_Result_62_1, %zext_ln78_8

]]></Node>
<StgValue><ssdm name="add_ln78_8"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7:121  %p_Result_63_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_50, i32 22, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_63_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
branch7:122  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln700_55, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="1">
<![CDATA[
branch7:123  %zext_ln78_9 = zext i1 %tmp_27 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_9"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:124  %add_ln78_9 = add i11 %p_Result_63_1, %zext_ln78_9

]]></Node>
<StgValue><ssdm name="add_ln78_9"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch7:125  %tmp_s = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_23, i32 33, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
branch7:127  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln700_53, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="11">
<![CDATA[
branch7:130  %sext_ln700_42 = sext i11 %trunc_ln647_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_42"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch7:131  %add_ln700_24 = add i12 %sext_ln700_42, %sext_ln700_34

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="10">
<![CDATA[
branch7:67  %sext_ln647 = sext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="sext_ln647"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="1">
<![CDATA[
branch7:69  %zext_ln78_7 = zext i1 %tmp_25 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_7"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:70  %add_ln78_7 = add i11 %sext_ln647, %zext_ln78_7

]]></Node>
<StgValue><ssdm name="add_ln78_7"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
branch7:72  %sext_ln700_35 = sext i11 %add_ln78 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_35"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="11">
<![CDATA[
branch7:73  %sext_ln700_36 = sext i11 %add_ln78_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_36"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
branch7:74  %sext_ln215_31 = sext i11 %add_ln78_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_31"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="10">
<![CDATA[
branch7:126  %sext_ln647_2 = sext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln647_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="1">
<![CDATA[
branch7:128  %zext_ln78_10 = zext i1 %tmp_28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78_10"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:129  %add_ln78_10 = add i11 %sext_ln647_2, %zext_ln78_10

]]></Node>
<StgValue><ssdm name="add_ln78_10"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="12">
<![CDATA[
branch7:132  %sext_ln700_43 = sext i12 %add_ln700_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_43"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="11">
<![CDATA[
branch7:133  %sext_ln700_44 = sext i11 %add_ln78_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_44"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch7:134  %add_ln700_25 = add i12 %sext_ln700_44, %sext_ln700_35

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="12">
<![CDATA[
branch7:135  %sext_ln700_45 = sext i12 %add_ln700_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_45"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="11">
<![CDATA[
branch7:136  %sext_ln700_46 = sext i11 %add_ln78_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_46"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch7:137  %add_ln700_26 = add i12 %sext_ln700_46, %sext_ln700_36

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="12">
<![CDATA[
branch7:138  %sext_ln700_47 = sext i12 %add_ln700_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_47"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="11">
<![CDATA[
branch7:139  %sext_ln700_48 = sext i11 %add_ln78_10 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_48"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch7:140  %add_ln700_27 = add i12 %sext_ln700_48, %sext_ln215_31

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="12">
<![CDATA[
branch7:141  %sext_ln700_49 = sext i12 %add_ln700_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_49"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
branch7:142  %mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %sext_ln700_43, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
branch7:143  %mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %sext_ln700_45, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
branch7:144  %mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %sext_ln700_47, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
branch7:145  %mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %sext_ln700_49, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64">
<![CDATA[
branch7:146  ret { i16, i16, i16, i16 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
