#-----------------------------------------------------------
# Vivado v2020.2.1 (64-bit)
# SW Build 3080587 on Fri Dec 11 14:53:26 MST 2020
# IP Build 3080454 on Sat Dec 12 02:19:03 MST 2020
# Start of session at: Wed Mar  3 12:10:32 2021
# Process ID: 1220123
# Current directory: /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/Documents/GitHub/djrm-EBAZ4205/ip_repo/myip_interrupt_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/Documents/GitHub/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_led_flasher_0_0/design_1_led_flasher_0_0.dcp' for cell 'design_1_i/led_flasher_0'
INFO: [Project 1-454] Reading design checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_tm1638_demo_0_0/design_1_tm1638_demo_0_0.dcp' for cell 'design_1_i/tm1638_demo_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2456.332 ; gain = 0.000 ; free physical = 233 ; free virtual = 1828
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.899970 which will be rounded to 0.900 to ensure it is an integer multiple of 1 picosecond [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2758.305 ; gain = 301.973 ; free physical = 165 ; free virtual = 1365
Finished Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_b[0]'. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_b[0]'. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_r[0]'. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_r[0]'. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/constrs_1/new/ebaz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.367 ; gain = 0.000 ; free physical = 345 ; free virtual = 1369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

20 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2886.367 ; gain = 430.035 ; free physical = 345 ; free virtual = 1369
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port tm_dio_0 expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.367 ; gain = 0.000 ; free physical = 322 ; free virtual = 1354

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22ac5f92c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2886.367 ; gain = 0.000 ; free physical = 319 ; free virtual = 1351

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 2dd7ec7613a641e0.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.875 ; gain = 0.000 ; free physical = 634 ; free virtual = 1401
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bfbcdd78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 634 ; free virtual = 1401

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f8b770e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 632 ; free virtual = 1404
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 187cc345f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 632 ; free virtual = 1404
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19c1bf832

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 632 ; free virtual = 1403
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Sweep, 870 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19c1bf832

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 631 ; free virtual = 1403
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 19c1bf832

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 631 ; free virtual = 1403
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19c1bf832

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 630 ; free virtual = 1403
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              37  |                                             65  |
|  Constant propagation         |               8  |              30  |                                             47  |
|  Sweep                        |               0  |              70  |                                            870  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.875 ; gain = 0.000 ; free physical = 630 ; free virtual = 1403
Ending Logic Optimization Task | Checksum: d5709579

Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3009.875 ; gain = 43.773 ; free physical = 630 ; free virtual = 1403

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 155a06d99

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 599 ; free virtual = 1393
Ending Power Optimization Task | Checksum: 155a06d99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3258.758 ; gain = 248.883 ; free physical = 602 ; free virtual = 1397

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 155a06d99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 602 ; free virtual = 1397

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 602 ; free virtual = 1397
Ending Netlist Obfuscation Task | Checksum: 133b50956

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 602 ; free virtual = 1397
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3258.758 ; gain = 372.391 ; free physical = 602 ; free virtual = 1397
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 587 ; free virtual = 1389
INFO: [Common 17-1381] The checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port tm_dio_0 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 454 ; free virtual = 1290
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cd4b2ed3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 454 ; free virtual = 1290
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 454 ; free virtual = 1290

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b64e5642

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 481 ; free virtual = 1323

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c1226cfc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 522 ; free virtual = 1369

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c1226cfc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 522 ; free virtual = 1369
Phase 1 Placer Initialization | Checksum: c1226cfc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 522 ; free virtual = 1370

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17908c8a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 516 ; free virtual = 1365

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1111473b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 517 ; free virtual = 1366

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 125 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 56 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 496 ; free virtual = 1353
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 496 ; free virtual = 1354

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             56  |                    57  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 163f777f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 496 ; free virtual = 1354
Phase 2.3 Global Placement Core | Checksum: 19a203d8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 494 ; free virtual = 1353
Phase 2 Global Placement | Checksum: 19a203d8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 494 ; free virtual = 1353

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20f99b77d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 494 ; free virtual = 1353

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cdfb9ec0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 493 ; free virtual = 1352

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fff5985b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 493 ; free virtual = 1353

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 172e2226d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 493 ; free virtual = 1353

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1dbbc8375

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 492 ; free virtual = 1351

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a6717d0f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 489 ; free virtual = 1351

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a3fbb04d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 489 ; free virtual = 1351

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1df0829e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 489 ; free virtual = 1351

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b52bb7fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 488 ; free virtual = 1350
Phase 3 Detail Placement | Checksum: 1b52bb7fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 488 ; free virtual = 1350

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f0a1c315

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.460 | TNS=-4.617 |
Phase 1 Physical Synthesis Initialization | Checksum: f641c542

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 487 ; free virtual = 1349
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e4847e58

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 486 ; free virtual = 1349
Phase 4.1.1.1 BUFG Insertion | Checksum: f0a1c315

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 486 ; free virtual = 1349
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.373. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350
Phase 4.1 Post Commit Optimization | Checksum: 17f4ec294

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17f4ec294

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17f4ec294

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350
Phase 4.3 Placer Reporting | Checksum: 17f4ec294

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8aeaab7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350
Ending Placer Task | Checksum: 120bad98f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 485 ; free virtual = 1350
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 490 ; free virtual = 1355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 474 ; free virtual = 1346
INFO: [Common 17-1381] The checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 471 ; free virtual = 1341
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 482 ; free virtual = 1353
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: abda0f09 ConstDB: 0 ShapeSum: 74e0ca86 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 139d3eb45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 358 ; free virtual = 1243
Post Restoration Checksum: NetGraph: 90ff73fc NumContArr: a8d47749 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 139d3eb45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 357 ; free virtual = 1243

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 139d3eb45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 323 ; free virtual = 1212

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 139d3eb45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 322 ; free virtual = 1211
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1723d382d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 311 ; free virtual = 1203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.390 | TNS=-4.777 | WHS=-0.382 | THS=-68.296|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1323c27e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 310 ; free virtual = 1203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.390 | TNS=-4.774 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 143719be5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 310 ; free virtual = 1203
Phase 2 Router Initialization | Checksum: 9c02fa4a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 310 ; free virtual = 1203

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0253378 %
  Global Horizontal Routing Utilization  = 0.0597426 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2995
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2995
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9c02fa4a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 308 ; free virtual = 1201
Phase 3 Initial Routing | Checksum: 129607daf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 282 ; free virtual = 1194
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_2 |               clk_fpga_0 |design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_2 |               clk_fpga_0 |           design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-6.756 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6892945

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 281 ; free virtual = 1198

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-6.756 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 215bedff7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 281 ; free virtual = 1198
Phase 4 Rip-up And Reroute | Checksum: 215bedff7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 281 ; free virtual = 1198

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2210d54ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 281 ; free virtual = 1197
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-6.756 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f5439bea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f5439bea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197
Phase 5 Delay and Skew Optimization | Checksum: 1f5439bea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28fe21fa6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-6.756 | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f583656c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197
Phase 6 Post Hold Fix | Checksum: 1f583656c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07742 %
  Global Horizontal Routing Utilization  = 1.4483 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2a32ec0f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 280 ; free virtual = 1197

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a32ec0f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 279 ; free virtual = 1196

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2819acad2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 279 ; free virtual = 1196

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.412 | TNS=-6.756 | WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2819acad2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 279 ; free virtual = 1196
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 313 ; free virtual = 1230

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 313 ; free virtual = 1231
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3258.758 ; gain = 0.000 ; free physical = 298 ; free virtual = 1223
INFO: [Common 17-1381] The checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar  3 12:12:17 2021...
