//--------------------------------------------------------------------------------
// Auto-generated by Migen (--------) & LiteX (ba2f31d4) on 2020-03-10 21:16:38
//--------------------------------------------------------------------------------
module top(
	output reg user_led,
	(* keep = "true" *)	input clk12
);

reg [31:0] counter = 32'd0;
wire sys_clk;
wire sys_rst;
wire por_clk;
reg latticeicestormtoolchain_int_rst = 1'd1;

assign sys_clk = clk12;
assign por_clk = clk12;
assign sys_rst = latticeicestormtoolchain_int_rst;

always @(posedge por_clk) begin
	latticeicestormtoolchain_int_rst <= 1'd0;
end

always @(posedge sys_clk) begin
	counter <= (counter + 1'd1);
	if ((counter == 24'd12499999)) begin
		counter <= 1'd0;
		user_led <= (~user_led);
	end
	if (sys_rst) begin
		user_led <= 1'd0;
		counter <= 32'd0;
	end
end

endmodule
