{"vcs1":{"timestamp_begin":1681474766.008409344, "rt":0.74, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681474766.788551006, "rt":0.84, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681474767.653756839, "rt":0.71, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681474765.713781100}
{"VCS_COMP_START_TIME": 1681474765.713781100}
{"VCS_COMP_END_TIME": 1681474768.934502974}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 238988}}
