

================================================================
== Vivado HLS Report for 'atsc_rsdecoder_impl'
================================================================
* Date:           Wed Jul  5 07:12:54 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        atsc_decoder
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      4.05|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                       |                            |  Latency  |  Interval | Pipeline|
        |                Instance               |           Module           | min | max | min | max |   Type  |
        +---------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_atsc_rsdecoder_impl_decode_fu_355  |atsc_rsdecoder_impl_decode  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  103|  103|         4|          2|          1|    51|    yes   |
        |- Loop 2  |   11|   11|         1|          1|          1|    11|    yes   |
        |- Loop 3  |   93|   93|         4|          2|          1|    46|    yes   |
        |- Loop 4  |   16|   16|         3|          1|          1|    15|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     255|
|FIFO             |        -|      -|       -|       -|
|Instance         |        4|      4|    1926|    2433|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     205|
|Register         |        -|      -|     459|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      4|    2385|    2893|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-------+------+------+
    |                Instance               |           Module           | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+----------------------------+---------+-------+------+------+
    |grp_atsc_rsdecoder_impl_decode_fu_355  |atsc_rsdecoder_impl_decode  |        4|      4|  1926|  2433|
    +---------------------------------------+----------------------------+---------+-------+------+------+
    |Total                                  |                            |        4|      4|  1926|  2433|
    +---------------------------------------+----------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |                 Module                 | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |rs_in_data_U          |atsc_rsdecoder_impl_rs_in_data          |        1|  0|   0|   207|    8|     1|         1656|
    |rs_out_data_assign_U  |atsc_rsdecoder_impl_rs_out_data_assign  |        1|  0|   0|   187|    8|     1|         1496|
    +----------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                                        |        2|  0|   0|   394|   16|     2|         3152|
    +----------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_26_fu_431_p2                     |     +    |      0|  0|   6|           1|           6|
    |i_27_fu_503_p2                     |     +    |      0|  0|   7|           7|           1|
    |i_28_fu_639_p2                     |     +    |      0|  0|   6|           6|           1|
    |i_29_fu_698_p2                     |     +    |      0|  0|   5|           5|           1|
    |storemerge_i_fu_576_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_132_fu_442_p2                  |     +    |      0|  0|   8|           4|           8|
    |tmp_135_fu_452_p2                  |     +    |      0|  0|   8|           3|           8|
    |tmp_138_fu_472_p2                  |     +    |      0|  0|   8|           3|           8|
    |tmp_141_fu_482_p2                  |     +    |      0|  0|   8|           2|           8|
    |tmp_144_fu_617_p2                  |     +    |      0|  0|   8|           8|           4|
    |tmp_146_fu_628_p2                  |     +    |      0|  0|   8|           8|           3|
    |tmp_148_fu_645_p2                  |     +    |      0|  0|   8|           8|           3|
    |tmp_150_fu_655_p2                  |     +    |      0|  0|   8|           8|           2|
    |tmp_172_i_fu_556_p2                |     +    |      0|  0|  32|          32|           1|
    |tmp_175_i_fu_591_p2                |     +    |      0|  0|  32|          32|           1|
    |rs_out_pli_flags_fu_540_p3         |  Select  |      0|  0|  16|           1|          16|
    |ap_sig_bdd_180                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_285                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_314                     |    and   |      0|  0|   1|           1|           1|
    |in_data_0_vld_out                  |    and   |      0|  0|   1|           1|           1|
    |out_data_1_ack_in                  |    and   |      0|  0|   1|           1|           1|
    |out_last_V_1_sRdy                  |    and   |      0|  0|   1|           1|           1|
    |error_assign_fu_521_p2             |   icmp   |      0|  0|  11|          32|           2|
    |exitcond13_fu_417_p2               |   icmp   |      0|  0|   3|           6|           5|
    |exitcond14_fu_497_p2               |   icmp   |      0|  0|   3|           7|           8|
    |exitcond15_fu_603_p2               |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_fu_692_p2                 |   icmp   |      0|  0|   2|           5|           2|
    |ap_sig_bdd_644                     |    or    |      0|  0|   1|           1|           1|
    |in_data_0_in_rdy                   |    or    |      0|  0|   1|           1|           1|
    |in_last_V_0_in_rdy                 |    or    |      0|  0|   1|           1|           1|
    |plinfo_flags_assign_i_i_fu_535_p2  |    or    |      0|  0|  24|          16|           6|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 255|         241|         141|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  18|         21|    1|         21|
    |ap_reg_ppiten_pp3_it2            |   1|          2|    1|          2|
    |i1_reg_311                       |   7|          2|    7|         14|
    |i2_phi_fu_337_p4                 |   6|          2|    6|         12|
    |i2_reg_333                       |   6|          2|    6|         12|
    |i3_reg_344                       |   5|          2|    5|         10|
    |i_phi_fu_303_p4                  |   6|          2|    6|         12|
    |i_reg_299                        |   6|          2|    6|         12|
    |in_data_0_data_out               |  32|          2|   32|         64|
    |in_data_0_has_vld_data_reg_i     |   1|          3|    1|          3|
    |in_last_V_0_has_vld_data_reg_i   |   1|          3|    1|          3|
    |nerrors_corrrected_i_pn_reg_322  |  32|          2|   32|         64|
    |out_data_1_data_in               |  32|          5|   32|        160|
    |out_last_V_1_data_in             |   1|          3|    1|          3|
    |rs_in_data_address0              |   8|          6|    8|         48|
    |rs_in_data_address1              |   8|          4|    8|         32|
    |rs_in_data_ce0                   |   1|          3|    1|          3|
    |rs_in_data_d0                    |   8|          4|    8|         32|
    |rs_in_data_d1                    |   8|          3|    8|         24|
    |rs_out_data_assign_address0      |   8|          6|    8|         48|
    |rs_out_data_assign_address1      |   8|          4|    8|         32|
    |rs_out_data_assign_ce0           |   1|          3|    1|          3|
    |rs_out_data_assign_we0           |   1|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 205|         88|  188|        616|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  20|   0|   20|          0|
    |ap_reg_ppiten_pp0_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                                        |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond13_reg_720_pp0_it1                      |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond15_reg_778_pp2_it1                      |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_843_pp3_it1                        |   1|   0|    1|          0|
    |exitcond13_reg_720                                           |   1|   0|    1|          0|
    |exitcond15_reg_778                                           |   1|   0|    1|          0|
    |exitcond_reg_843                                             |   1|   0|    1|          0|
    |grp_atsc_rsdecoder_impl_decode_fu_355_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_311                                                   |   7|   0|    7|          0|
    |i2_reg_333                                                   |   6|   0|    6|          0|
    |i3_reg_344                                                   |   5|   0|    5|          0|
    |i_26_reg_732                                                 |   6|   0|    6|          0|
    |i_28_reg_798                                                 |   6|   0|    6|          0|
    |i_reg_299                                                    |   6|   0|    6|          0|
    |in_data_0_areset_d                                           |   1|   0|    1|          0|
    |in_data_0_data_reg                                           |  32|   0|   32|          0|
    |in_data_0_has_vld_data_reg                                   |   1|   0|    1|          0|
    |in_data_0_in_rdy                                             |   1|   0|    1|          0|
    |in_last_V_0_has_vld_data_reg                                 |   1|   0|    1|          0|
    |in_last_V_0_in_rdy                                           |   1|   0|    1|          0|
    |nerrors_corrrected_i_pn_reg_322                              |  32|   0|   32|          0|
    |out_data_1_areset_d                                          |   1|   0|    1|          0|
    |out_data_1_data_reg                                          |  32|   0|   32|          0|
    |out_data_1_mVld                                              |   1|   0|    1|          0|
    |out_last_V_1_areset_d                                        |   1|   0|    1|          0|
    |out_last_V_1_data_reg                                        |   1|   0|    1|          0|
    |out_last_V_1_mVld                                            |   1|   0|    1|          0|
    |reg_365_0                                                    |  32|   0|   32|          0|
    |reg_369                                                      |   8|   0|    8|          0|
    |reg_398                                                      |   8|   0|    8|          0|
    |rs_d_bad_packet_count                                        |  32|   0|   32|          0|
    |rs_d_nerrors_corrrected_count                                |  32|   0|   32|          0|
    |rs_d_nerrors_corrrected_count_s_reg_768                      |  32|   0|   32|          0|
    |rs_d_total_packets                                           |  32|   0|   32|          0|
    |rs_in_pli_flags_reg_710                                      |  16|   0|   16|          0|
    |rs_in_pli_segno_reg_715                                      |  16|   0|   16|          0|
    |rs_out_data_assign_load_4_reg_803                            |   8|   0|    8|          0|
    |temp_reg_704                                                 |  32|   0|   32|          0|
    |tmp_101_reg_750                                              |  10|   0|   10|          0|
    |tmp_116_reg_755                                              |   5|   0|    5|          0|
    |tmp_140_reg_737                                              |   8|   0|    8|          0|
    |tmp_143_reg_782                                              |   6|   0|    8|          2|
    |tmp_s_reg_724                                                |   6|   0|    8|          2|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 459|   0|  463|          4|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+------------+-----+-----+--------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none | atsc_rsdecoder_impl | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none | atsc_rsdecoder_impl | return value |
|in_TDATA    |  in |   32|     axis     |       in_data       |    pointer   |
|in_TVALID   |  in |    1|     axis     |      in_last_V      |    pointer   |
|in_TREADY   | out |    1|     axis     |      in_last_V      |    pointer   |
|in_TLAST    |  in |    1|     axis     |      in_last_V      |    pointer   |
|out_TDATA   | out |   32|     axis     |       out_data      |    pointer   |
|out_TVALID  | out |    1|     axis     |      out_last_V     |    pointer   |
|out_TREADY  |  in |    1|     axis     |      out_last_V     |    pointer   |
|out_TLAST   | out |    1|     axis     |      out_last_V     |    pointer   |
+------------+-----+-----+--------------+---------------------+--------------+

