<stg><name>receiver_Pipeline_VITIS_LOOP_91_3</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body55.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body55.0.split:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.body55.0.split:1 %i_2_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.0.split:4 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.0.split:6 %delay_line_I_addr = getelementptr i18 %delay_line_I, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="delay_line_I_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="7">
<![CDATA[
for.body55.0.split:7 %delay_line_I_load = load i7 %delay_line_I_addr

]]></Node>
<StgValue><ssdm name="delay_line_I_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.0.split:9 %h_addr = getelementptr i16 %h, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="7">
<![CDATA[
for.body55.0.split:10 %h_load = load i7 %h_addr

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.0.split:16 %delay_line_Q_addr = getelementptr i18 %delay_line_Q, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="7">
<![CDATA[
for.body55.0.split:17 %delay_line_Q_load = load i7 %delay_line_Q_addr

]]></Node>
<StgValue><ssdm name="delay_line_Q_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.0.split:23 %or_ln91 = or i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.0.split:24 %icmp_ln91 = icmp_ult  i7 %or_ln91, i7 97

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body55.0.split:26 %br_ln91 = br i1 %icmp_ln91, void %for.end74.exitStub, void %for.body55.1

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:0 %zext_ln91_1 = zext i7 %or_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:1 %delay_line_I_addr_1 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:2 %delay_line_I_load_1 = load i7 %delay_line_I_addr_1

]]></Node>
<StgValue><ssdm name="delay_line_I_load_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:4 %h_addr_1 = getelementptr i16 %h, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="h_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:5 %h_load_1 = load i7 %h_addr_1

]]></Node>
<StgValue><ssdm name="h_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:10 %delay_line_Q_addr_1 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:11 %delay_line_Q_load_1 = load i7 %delay_line_Q_addr_1

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="7">
<![CDATA[
for.body55.0.split:7 %delay_line_I_load = load i7 %delay_line_I_addr

]]></Node>
<StgValue><ssdm name="delay_line_I_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="7">
<![CDATA[
for.body55.0.split:10 %h_load = load i7 %h_addr

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="7">
<![CDATA[
for.body55.0.split:17 %delay_line_Q_load = load i7 %delay_line_Q_addr

]]></Node>
<StgValue><ssdm name="delay_line_Q_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:2 %delay_line_I_load_1 = load i7 %delay_line_I_addr_1

]]></Node>
<StgValue><ssdm name="delay_line_I_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:5 %h_load_1 = load i7 %h_addr_1

]]></Node>
<StgValue><ssdm name="h_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:11 %delay_line_Q_load_1 = load i7 %delay_line_Q_addr_1

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:16 %or_ln91_1 = or i7 %i_1, i7 2

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:17 %zext_ln93 = zext i7 %or_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:18 %delay_line_I_addr_2 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:19 %delay_line_I_load_2 = load i7 %delay_line_I_addr_2

]]></Node>
<StgValue><ssdm name="delay_line_I_load_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:21 %h_addr_2 = getelementptr i16 %h, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="h_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:22 %h_load_2 = load i7 %h_addr_2

]]></Node>
<StgValue><ssdm name="h_load_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:27 %delay_line_Q_addr_2 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:28 %delay_line_Q_load_2 = load i7 %delay_line_Q_addr_2

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:33 %or_ln91_2 = or i7 %i_1, i7 3

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:34 %zext_ln93_1 = zext i7 %or_ln91_2

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:35 %delay_line_I_addr_3 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:36 %delay_line_I_load_3 = load i7 %delay_line_I_addr_3

]]></Node>
<StgValue><ssdm name="delay_line_I_load_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:38 %h_addr_3 = getelementptr i16 %h, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="h_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:39 %h_load_3 = load i7 %h_addr_3

]]></Node>
<StgValue><ssdm name="h_load_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:44 %delay_line_Q_addr_3 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:45 %delay_line_Q_load_3 = load i7 %delay_line_Q_addr_3

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="34" op_0_bw="18">
<![CDATA[
for.body55.0.split:8 %sext_ln93 = sext i18 %delay_line_I_load

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="34" op_0_bw="16">
<![CDATA[
for.body55.0.split:11 %sext_ln93_1 = sext i16 %h_load

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.0.split:12 %mul_ln93 = mul i34 %sext_ln93_1, i34 %sext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.0.split:13 %trunc_ln1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="34" op_0_bw="18">
<![CDATA[
for.body55.0.split:18 %sext_ln94 = sext i18 %delay_line_Q_load

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.0.split:19 %mul_ln94 = mul i34 %sext_ln94, i34 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.0.split:20 %trunc_ln2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:3 %sext_ln93_2 = sext i18 %delay_line_I_load_1

]]></Node>
<StgValue><ssdm name="sext_ln93_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:6 %sext_ln93_3 = sext i16 %h_load_1

]]></Node>
<StgValue><ssdm name="sext_ln93_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:7 %mul_ln93_1 = mul i34 %sext_ln93_3, i34 %sext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:8 %trunc_ln93_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_1, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:12 %sext_ln94_1 = sext i18 %delay_line_Q_load_1

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:13 %mul_ln94_1 = mul i34 %sext_ln94_1, i34 %sext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln94_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:14 %trunc_ln94_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_1, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:19 %delay_line_I_load_2 = load i7 %delay_line_I_addr_2

]]></Node>
<StgValue><ssdm name="delay_line_I_load_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:22 %h_load_2 = load i7 %h_addr_2

]]></Node>
<StgValue><ssdm name="h_load_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:28 %delay_line_Q_load_2 = load i7 %delay_line_Q_addr_2

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:36 %delay_line_I_load_3 = load i7 %delay_line_I_addr_3

]]></Node>
<StgValue><ssdm name="delay_line_I_load_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:39 %h_load_3 = load i7 %h_addr_3

]]></Node>
<StgValue><ssdm name="h_load_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:45 %delay_line_Q_load_3 = load i7 %delay_line_Q_addr_3

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:50 %or_ln91_3 = or i7 %i_1, i7 4

]]></Node>
<StgValue><ssdm name="or_ln91_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:51 %zext_ln93_2 = zext i7 %or_ln91_3

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:52 %delay_line_I_addr_4 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:53 %delay_line_I_load_4 = load i7 %delay_line_I_addr_4

]]></Node>
<StgValue><ssdm name="delay_line_I_load_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:55 %h_addr_4 = getelementptr i16 %h, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="h_addr_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:56 %h_load_4 = load i7 %h_addr_4

]]></Node>
<StgValue><ssdm name="h_load_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:61 %delay_line_Q_addr_4 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:62 %delay_line_Q_load_4 = load i7 %delay_line_Q_addr_4

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:67 %or_ln91_4 = or i7 %i_1, i7 5

]]></Node>
<StgValue><ssdm name="or_ln91_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:68 %zext_ln93_3 = zext i7 %or_ln91_4

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:69 %delay_line_I_addr_5 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:70 %delay_line_I_load_5 = load i7 %delay_line_I_addr_5

]]></Node>
<StgValue><ssdm name="delay_line_I_load_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:72 %h_addr_5 = getelementptr i16 %h, i64 0, i64 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="h_addr_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:73 %h_load_5 = load i7 %h_addr_5

]]></Node>
<StgValue><ssdm name="h_load_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:78 %delay_line_Q_addr_5 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_3

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:79 %delay_line_Q_load_5 = load i7 %delay_line_Q_addr_5

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body55.0.split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body55.0.split:3 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.body55.0.split:5 %zext_ln91 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.0.split:14 %filt_I_addr = getelementptr i18 %filt_I, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.0.split:15 %store_ln93 = store i18 %trunc_ln1, i4 %filt_I_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.0.split:21 %filt_Q_addr = getelementptr i18 %filt_Q, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.0.split:22 %store_ln94 = store i18 %trunc_ln2, i4 %filt_Q_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body55.0.split:25 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:9 %filt_I_1_addr = getelementptr i18 %filt_I_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_1_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:15 %filt_Q_1_addr = getelementptr i18 %filt_Q_1, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_1_addr"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:20 %sext_ln93_4 = sext i18 %delay_line_I_load_2

]]></Node>
<StgValue><ssdm name="sext_ln93_4"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:23 %sext_ln93_5 = sext i16 %h_load_2

]]></Node>
<StgValue><ssdm name="sext_ln93_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:24 %mul_ln93_2 = mul i34 %sext_ln93_5, i34 %sext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:25 %trunc_ln93_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_2, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:29 %sext_ln94_2 = sext i18 %delay_line_Q_load_2

]]></Node>
<StgValue><ssdm name="sext_ln94_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:30 %mul_ln94_2 = mul i34 %sext_ln94_2, i34 %sext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln94_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:31 %trunc_ln94_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_2, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:37 %sext_ln93_6 = sext i18 %delay_line_I_load_3

]]></Node>
<StgValue><ssdm name="sext_ln93_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:40 %sext_ln93_7 = sext i16 %h_load_3

]]></Node>
<StgValue><ssdm name="sext_ln93_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:41 %mul_ln93_3 = mul i34 %sext_ln93_7, i34 %sext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:42 %trunc_ln93_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_3, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:46 %sext_ln94_3 = sext i18 %delay_line_Q_load_3

]]></Node>
<StgValue><ssdm name="sext_ln94_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:47 %mul_ln94_3 = mul i34 %sext_ln94_3, i34 %sext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln94_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:48 %trunc_ln94_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_3, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:53 %delay_line_I_load_4 = load i7 %delay_line_I_addr_4

]]></Node>
<StgValue><ssdm name="delay_line_I_load_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:56 %h_load_4 = load i7 %h_addr_4

]]></Node>
<StgValue><ssdm name="h_load_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:62 %delay_line_Q_load_4 = load i7 %delay_line_Q_addr_4

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_4"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:70 %delay_line_I_load_5 = load i7 %delay_line_I_addr_5

]]></Node>
<StgValue><ssdm name="delay_line_I_load_5"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:73 %h_load_5 = load i7 %h_addr_5

]]></Node>
<StgValue><ssdm name="h_load_5"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:79 %delay_line_Q_load_5 = load i7 %delay_line_Q_addr_5

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_5"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:84 %or_ln91_5 = or i7 %i_1, i7 6

]]></Node>
<StgValue><ssdm name="or_ln91_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:85 %zext_ln93_4 = zext i7 %or_ln91_5

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:86 %delay_line_I_addr_6 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:87 %delay_line_I_load_6 = load i7 %delay_line_I_addr_6

]]></Node>
<StgValue><ssdm name="delay_line_I_load_6"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:89 %h_addr_6 = getelementptr i16 %h, i64 0, i64 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="h_addr_6"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:90 %h_load_6 = load i7 %h_addr_6

]]></Node>
<StgValue><ssdm name="h_load_6"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:95 %delay_line_Q_addr_6 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:96 %delay_line_Q_load_6 = load i7 %delay_line_Q_addr_6

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_6"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:101 %or_ln91_6 = or i7 %i_1, i7 7

]]></Node>
<StgValue><ssdm name="or_ln91_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="7">
<![CDATA[
for.body55.1:102 %zext_ln93_5 = zext i7 %or_ln91_6

]]></Node>
<StgValue><ssdm name="zext_ln93_5"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:103 %delay_line_I_addr_7 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="delay_line_I_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:104 %delay_line_I_load_7 = load i7 %delay_line_I_addr_7

]]></Node>
<StgValue><ssdm name="delay_line_I_load_7"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:106 %h_addr_7 = getelementptr i16 %h, i64 0, i64 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="h_addr_7"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:107 %h_load_7 = load i7 %h_addr_7

]]></Node>
<StgValue><ssdm name="h_load_7"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:112 %store_ln93 = store i18 %trunc_ln93_1, i4 %filt_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:119 %delay_line_Q_addr_7 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_5

]]></Node>
<StgValue><ssdm name="delay_line_Q_addr_7"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:120 %delay_line_Q_load_7 = load i7 %delay_line_Q_addr_7

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_7"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:125 %store_ln94 = store i18 %trunc_ln94_1, i4 %filt_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body55.1:132 %add_ln91 = add i7 %i_1, i7 8

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body55.1:133 %store_ln91 = store i7 %add_ln91, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
for.end74.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:26 %filt_I_2_addr = getelementptr i18 %filt_I_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_2_addr"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:32 %filt_Q_2_addr = getelementptr i18 %filt_Q_2, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_2_addr"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:43 %filt_I_3_addr = getelementptr i18 %filt_I_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_3_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:49 %filt_Q_3_addr = getelementptr i18 %filt_Q_3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:54 %sext_ln93_8 = sext i18 %delay_line_I_load_4

]]></Node>
<StgValue><ssdm name="sext_ln93_8"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:57 %sext_ln93_9 = sext i16 %h_load_4

]]></Node>
<StgValue><ssdm name="sext_ln93_9"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:58 %mul_ln93_4 = mul i34 %sext_ln93_9, i34 %sext_ln93_8

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:59 %trunc_ln93_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_4, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_4"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:63 %sext_ln94_4 = sext i18 %delay_line_Q_load_4

]]></Node>
<StgValue><ssdm name="sext_ln94_4"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:64 %mul_ln94_4 = mul i34 %sext_ln94_4, i34 %sext_ln93_9

]]></Node>
<StgValue><ssdm name="mul_ln94_4"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:65 %trunc_ln94_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_4, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:71 %sext_ln93_10 = sext i18 %delay_line_I_load_5

]]></Node>
<StgValue><ssdm name="sext_ln93_10"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:74 %sext_ln93_11 = sext i16 %h_load_5

]]></Node>
<StgValue><ssdm name="sext_ln93_11"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:75 %mul_ln93_5 = mul i34 %sext_ln93_11, i34 %sext_ln93_10

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:76 %trunc_ln93_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_5, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_5"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:80 %sext_ln94_5 = sext i18 %delay_line_Q_load_5

]]></Node>
<StgValue><ssdm name="sext_ln94_5"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:81 %mul_ln94_5 = mul i34 %sext_ln94_5, i34 %sext_ln93_11

]]></Node>
<StgValue><ssdm name="mul_ln94_5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:82 %trunc_ln94_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_5, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:87 %delay_line_I_load_6 = load i7 %delay_line_I_addr_6

]]></Node>
<StgValue><ssdm name="delay_line_I_load_6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:90 %h_load_6 = load i7 %h_addr_6

]]></Node>
<StgValue><ssdm name="h_load_6"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:96 %delay_line_Q_load_6 = load i7 %delay_line_Q_addr_6

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_6"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:104 %delay_line_I_load_7 = load i7 %delay_line_I_addr_7

]]></Node>
<StgValue><ssdm name="delay_line_I_load_7"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="7">
<![CDATA[
for.body55.1:107 %h_load_7 = load i7 %h_addr_7

]]></Node>
<StgValue><ssdm name="h_load_7"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:113 %store_ln93 = store i18 %trunc_ln93_2, i4 %filt_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:114 %store_ln93 = store i18 %trunc_ln93_3, i4 %filt_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="7">
<![CDATA[
for.body55.1:120 %delay_line_Q_load_7 = load i7 %delay_line_Q_addr_7

]]></Node>
<StgValue><ssdm name="delay_line_Q_load_7"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:126 %store_ln94 = store i18 %trunc_ln94_2, i4 %filt_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:127 %store_ln94 = store i18 %trunc_ln94_3, i4 %filt_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:60 %filt_I_4_addr = getelementptr i18 %filt_I_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_4_addr"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:66 %filt_Q_4_addr = getelementptr i18 %filt_Q_4, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_4_addr"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:77 %filt_I_5_addr = getelementptr i18 %filt_I_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_5_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:83 %filt_Q_5_addr = getelementptr i18 %filt_Q_5, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_5_addr"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:88 %sext_ln93_12 = sext i18 %delay_line_I_load_6

]]></Node>
<StgValue><ssdm name="sext_ln93_12"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:91 %sext_ln93_13 = sext i16 %h_load_6

]]></Node>
<StgValue><ssdm name="sext_ln93_13"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:92 %mul_ln93_6 = mul i34 %sext_ln93_13, i34 %sext_ln93_12

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:93 %trunc_ln93_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_6, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_6"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:97 %sext_ln94_6 = sext i18 %delay_line_Q_load_6

]]></Node>
<StgValue><ssdm name="sext_ln94_6"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:98 %mul_ln94_6 = mul i34 %sext_ln94_6, i34 %sext_ln93_13

]]></Node>
<StgValue><ssdm name="mul_ln94_6"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:99 %trunc_ln94_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_6, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_6"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:105 %sext_ln93_14 = sext i18 %delay_line_I_load_7

]]></Node>
<StgValue><ssdm name="sext_ln93_14"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="34" op_0_bw="16">
<![CDATA[
for.body55.1:108 %sext_ln93_15 = sext i16 %h_load_7

]]></Node>
<StgValue><ssdm name="sext_ln93_15"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:109 %mul_ln93_7 = mul i34 %sext_ln93_15, i34 %sext_ln93_14

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:110 %trunc_ln93_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_7, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln93_7"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:115 %store_ln93 = store i18 %trunc_ln93_4, i4 %filt_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:116 %store_ln93 = store i18 %trunc_ln93_5, i4 %filt_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="34" op_0_bw="18">
<![CDATA[
for.body55.1:121 %sext_ln94_7 = sext i18 %delay_line_Q_load_7

]]></Node>
<StgValue><ssdm name="sext_ln94_7"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55.1:122 %mul_ln94_7 = mul i34 %sext_ln94_7, i34 %sext_ln93_15

]]></Node>
<StgValue><ssdm name="mul_ln94_7"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55.1:123 %trunc_ln94_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_7, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln94_7"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:128 %store_ln94 = store i18 %trunc_ln94_4, i4 %filt_Q_4_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:129 %store_ln94 = store i18 %trunc_ln94_5, i4 %filt_Q_5_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:94 %filt_I_6_addr = getelementptr i18 %filt_I_6, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_6_addr"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:100 %filt_Q_6_addr = getelementptr i18 %filt_Q_6, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_6_addr"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:111 %filt_I_7_addr = getelementptr i18 %filt_I_7, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_I_7_addr"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:117 %store_ln93 = store i18 %trunc_ln93_6, i4 %filt_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:118 %store_ln93 = store i18 %trunc_ln93_7, i4 %filt_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.1:124 %filt_Q_7_addr = getelementptr i18 %filt_Q_7, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="filt_Q_7_addr"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:130 %store_ln94 = store i18 %trunc_ln94_6, i4 %filt_Q_6_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
for.body55.1:131 %store_ln94 = store i18 %trunc_ln94_7, i4 %filt_Q_7_addr

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
for.body55.1:134 %br_ln91 = br void %for.body55.0.split

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
