Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Mar 20 05:22:42 2022
| Host         : Daniel-DellLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  77          
TIMING-23  Warning           Combinational loop found     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: clk_BUFG_inst/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  201          inf        0.000                      0                  201           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.919ns  (logic 4.668ns (47.062%)  route 5.251ns (52.938%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 f  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 f  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961     3.160    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.297     3.457 r  digit_looper/out_7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.885     6.342    out_7seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.919 r  out_7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.919    out_7seg[0]
    T10                                                               r  out_7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.851ns  (logic 4.641ns (47.116%)  route 5.209ns (52.884%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 f  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 f  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     3.159    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.297     3.456 r  digit_looper/out_7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845     6.300    out_7seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.851 r  out_7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.851    out_7seg[3]
    K13                                                               r  out_7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.757ns  (logic 4.646ns (47.623%)  route 5.110ns (52.377%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 f  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 f  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.811     3.011    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.297     3.308 r  digit_looper/out_7seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.894     6.201    out_7seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.757 r  out_7seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.757    out_7seg[1]
    R10                                                               r  out_7seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.098ns (42.403%)  route 5.566ns (57.597%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  digit_looper/cnt_reg[11]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  digit_looper/cnt_reg[11]/Q
                         net (fo=17, routed)          0.842     1.298    digit_looper/bcd[1]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.124     1.422 r  digit_looper/out_seg_sel_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.724     6.146    out_seg_sel_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.663 r  out_seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.663    out_seg_sel[6]
    K2                                                                r  out_seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.814ns (50.947%)  route 4.635ns (49.053%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 f  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 f  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961     3.160    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.325     3.485 r  digit_looper/out_7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.269     5.754    out_7seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695     9.449 r  out_7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.449    out_7seg[2]
    K16                                                               r  out_7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 4.882ns (51.850%)  route 4.533ns (48.150%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 f  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 f  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.811     3.011    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y81          LUT4 (Prop_lut4_I3_O)        0.325     3.336 r  digit_looper/out_7seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.317     5.652    out_7seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.415 r  out_7seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.415    out_7seg[5]
    T11                                                               r  out_7seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 4.861ns (52.042%)  route 4.479ns (47.958%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 f  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 f  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     3.159    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.325     3.484 r  digit_looper/out_7seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.114     5.598    out_7seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.340 r  out_7seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.340    out_7seg[4]
    P15                                                               r  out_7seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[6].cnt_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_7seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.628ns (51.086%)  route 4.432ns (48.914%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  cnt_digits[6].cnt_i/cnt_reg[3]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_digits[6].cnt_i/cnt_reg[3]/Q
                         net (fo=3, routed)           1.405     1.861    digit_looper/out_7seg_OBUF[6]_inst_i_5_0[3]
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     1.985 r  digit_looper/out_7seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.985    digit_looper/out_7seg_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     2.199 r  digit_looper/out_7seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961     3.160    digit_looper/out_7seg_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.297     3.457 r  digit_looper/out_7seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.523    out_7seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.060 r  out_7seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.060    out_7seg[6]
    L18                                                               r  out_7seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.054ns  (logic 4.368ns (54.233%)  route 3.686ns (45.767%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  digit_looper/cnt_reg[11]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  digit_looper/cnt_reg[11]/Q
                         net (fo=17, routed)          1.004     1.460    digit_looper/bcd[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.152     1.612 r  digit_looper/out_seg_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682     4.294    out_seg_sel_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     8.054 r  out_seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.054    out_seg_sel[3]
    J14                                                               r  out_seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_looper/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 4.346ns (55.589%)  route 3.472ns (44.411%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  digit_looper/cnt_reg[11]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_looper/cnt_reg[11]/Q
                         net (fo=17, routed)          1.001     1.457    digit_looper/bcd[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.152     1.609 r  digit_looper/out_seg_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.471     4.080    out_seg_sel_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.817 r  out_seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.817    out_seg_sel[0]
    J17                                                               r  out_seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_ds/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_ds/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  cnt_ds/cnt_reg[3]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_ds/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_ds/cnt_reg_n_0_[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_ds/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_ds/cnt_reg[0]_i_2_n_4
    SLICE_X5Y77          FDRE                                         r  cnt_ds/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_ds/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_ds/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  cnt_ds/cnt_reg[2]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_ds/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    cnt_ds/cnt_reg_n_0_[2]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  cnt_ds/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.361    cnt_ds/cnt_reg[0]_i_2_n_5
    SLICE_X5Y77          FDRE                                         r  cnt_ds/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[7].cnt_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_digits[7].cnt_i/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  cnt_digits[7].cnt_i/cnt_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_digits[7].cnt_i/cnt_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    cnt_digits[7].cnt_i/Q[1]
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  cnt_digits[7].cnt_i/cnt[2]_i_1__6/O
                         net (fo=1, routed)           0.000     0.362    cnt_digits[7].cnt_i/plusOp__6[2]
    SLICE_X7Y81          FDRE                                         r  cnt_digits[7].cnt_i/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[7].cnt_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_digits[7].cnt_i/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  cnt_digits[7].cnt_i/cnt_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_digits[7].cnt_i/cnt_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    cnt_digits[7].cnt_i/Q[1]
    SLICE_X7Y81          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  cnt_digits[7].cnt_i/cnt[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.365    cnt_digits[7].cnt_i/plusOp__6[1]
    SLICE_X7Y81          FDRE                                         r  cnt_digits[7].cnt_i/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_ds/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_ds/cnt_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  cnt_ds/cnt_reg[31]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_ds/cnt_reg[31]/Q
                         net (fo=3, routed)           0.117     0.258    cnt_ds/cnt_reg[31]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_ds/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_ds/cnt_reg[28]_i_1_n_4
    SLICE_X5Y84          FDRE                                         r  cnt_ds/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[3].cnt_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_digits[3].cnt_i/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  cnt_digits[3].cnt_i/cnt_reg[0]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_digits[3].cnt_i/cnt_reg[0]/Q
                         net (fo=6, routed)           0.180     0.321    cnt_digits[3].cnt_i/Q[0]
    SLICE_X3Y80          LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  cnt_digits[3].cnt_i/cnt[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.366    cnt_digits[3].cnt_i/plusOp__2[0]
    SLICE_X3Y80          FDRE                                         r  cnt_digits[3].cnt_i/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[3].cnt_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_digits[3].cnt_i/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.712%)  route 0.181ns (49.288%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  cnt_digits[3].cnt_i/cnt_reg[0]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_digits[3].cnt_i/cnt_reg[0]/Q
                         net (fo=6, routed)           0.181     0.322    cnt_digits[3].cnt_i/Q[0]
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  cnt_digits[3].cnt_i/cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.367    cnt_digits[3].cnt_i/plusOp__2[1]
    SLICE_X6Y80          FDRE                                         r  cnt_digits[3].cnt_i/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_digits[7].cnt_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_digits[7].cnt_i/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  cnt_digits[7].cnt_i/cnt_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_digits[7].cnt_i/cnt_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    cnt_digits[7].cnt_i/Q[1]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  cnt_digits[7].cnt_i/cnt[3]_i_2__6/O
                         net (fo=1, routed)           0.000     0.367    cnt_digits[7].cnt_i/plusOp__6[3]
    SLICE_X7Y81          FDRE                                         r  cnt_digits[7].cnt_i/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_ds/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_ds/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  cnt_ds/cnt_reg[15]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_ds/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_ds/cnt_reg[15]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_ds/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_ds/cnt_reg[12]_i_1_n_4
    SLICE_X5Y80          FDRE                                         r  cnt_ds/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_ds/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_ds/cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  cnt_ds/cnt_reg[27]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_ds/cnt_reg[27]/Q
                         net (fo=3, routed)           0.119     0.260    cnt_ds/cnt_reg[27]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_ds/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_ds/cnt_reg[24]_i_1_n_4
    SLICE_X5Y83          FDRE                                         r  cnt_ds/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------





