
SBGC32_MimicControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3e8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f4  0800b5e8  0800b5e8  0001b5e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcdc  0800bcdc  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcdc  0800bcdc  0001bcdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bce4  0800bce4  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bce4  0800bce4  0001bce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bce8  0800bce8  0001bce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800bcec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  200001f0  0800bedc  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  0800bedc  00020468  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a715  00000000  00000000  0002021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003954  00000000  00000000  0003a933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0003e288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a8  00000000  00000000  0003f5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b766  00000000  00000000  00040770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000190fd  00000000  00000000  0006bed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106e41  00000000  00000000  00084fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018be14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006200  00000000  00000000  0018be64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f0 	.word	0x200001f0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b5d0 	.word	0x0800b5d0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f4 	.word	0x200001f4
 800023c:	0800b5d0 	.word	0x0800b5d0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e2:	463b      	mov	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009ee:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <MX_ADC1_Init+0xb4>)
 80009f0:	4a28      	ldr	r2, [pc, #160]	; (8000a94 <MX_ADC1_Init+0xb8>)
 80009f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009f4:	4b26      	ldr	r3, [pc, #152]	; (8000a90 <MX_ADC1_Init+0xb4>)
 80009f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009fc:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <MX_ADC1_Init+0xb4>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a02:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a08:	4b21      	ldr	r3, [pc, #132]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a0e:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a16:	4b1e      	ldr	r3, [pc, #120]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a1c:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a1e:	4a1e      	ldr	r2, [pc, #120]	; (8000a98 <MX_ADC1_Init+0xbc>)
 8000a20:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a22:	4b1b      	ldr	r3, [pc, #108]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a28:	4b19      	ldr	r3, [pc, #100]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a2e:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a36:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a3c:	4814      	ldr	r0, [pc, #80]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a3e:	f000 ffb3 	bl	80019a8 <HAL_ADC_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a48:	f000 fb38 	bl	80010bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a4c:	2305      	movs	r3, #5
 8000a4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a50:	2301      	movs	r3, #1
 8000a52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000a54:	2307      	movs	r3, #7
 8000a56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	480c      	ldr	r0, [pc, #48]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a5e:	f001 f9ed 	bl	8001e3c <HAL_ADC_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a68:	f000 fb28 	bl	80010bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000a6c:	2306      	movs	r3, #6
 8000a6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a70:	2302      	movs	r3, #2
 8000a72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a74:	463b      	mov	r3, r7
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	; (8000a90 <MX_ADC1_Init+0xb4>)
 8000a7a:	f001 f9df 	bl	8001e3c <HAL_ADC_ConfigChannel>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a84:	f000 fb1a 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	3710      	adds	r7, #16
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	2000020c 	.word	0x2000020c
 8000a94:	40012000 	.word	0x40012000
 8000a98:	0f000001 	.word	0x0f000001

08000a9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	; 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a19      	ldr	r2, [pc, #100]	; (8000b20 <HAL_ADC_MspInit+0x84>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d12b      	bne.n	8000b16 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000abe:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <HAL_ADC_MspInit+0x88>)
 8000ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac2:	4a18      	ldr	r2, [pc, #96]	; (8000b24 <HAL_ADC_MspInit+0x88>)
 8000ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ac8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aca:	4b16      	ldr	r3, [pc, #88]	; (8000b24 <HAL_ADC_MspInit+0x88>)
 8000acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <HAL_ADC_MspInit+0x88>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a12      	ldr	r2, [pc, #72]	; (8000b24 <HAL_ADC_MspInit+0x88>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <HAL_ADC_MspInit+0x88>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000aee:	2360      	movs	r3, #96	; 0x60
 8000af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000af2:	2303      	movs	r3, #3
 8000af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afa:	f107 0314 	add.w	r3, r7, #20
 8000afe:	4619      	mov	r1, r3
 8000b00:	4809      	ldr	r0, [pc, #36]	; (8000b28 <HAL_ADC_MspInit+0x8c>)
 8000b02:	f001 fd99 	bl	8002638 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 3, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2103      	movs	r1, #3
 8000b0a:	2012      	movs	r0, #18
 8000b0c:	f001 fccb 	bl	80024a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000b10:	2012      	movs	r0, #18
 8000b12:	f001 fce4 	bl	80024de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b16:	bf00      	nop
 8000b18:	3728      	adds	r7, #40	; 0x28
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40012000 	.word	0x40012000
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020000 	.word	0x40020000

08000b2c <InitADC>:

/* ‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾
 *													 Low-Layer Functions
 */
void InitADC (InputsInfo_t *inputsInfo, __ADC_STRUCT)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
	inputsInfo->adc = adc;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	683a      	ldr	r2, [r7, #0]
 8000b3a:	609a      	str	r2, [r3, #8]
	DISABLE_ADC_CR1_EOCIE(inputsInfo->adc);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	685a      	ldr	r2, [r3, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f022 0220 	bic.w	r2, r2, #32
 8000b4e:	605a      	str	r2, [r3, #4]

	inputsInfo->_curChannel = 0;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2200      	movs	r2, #0
 8000b54:	711a      	strb	r2, [r3, #4]
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <ReadADC_Inputs>:


void ReadADC_Inputs (InputsInfo_t *inputsInfo)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
	START_ADC(inputsInfo->adc);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 ff5e 	bl	8001a30 <HAL_ADC_Start_IT>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <ADC_DRV_EndConvCallBack>:


void ADC_DRV_EndConvCallBack (InputsInfo_t *inputsInfo)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	inputsInfo->ADC_INx[inputsInfo->_curChannel++] = GET_ADC_CONV_DATA(inputsInfo->adc);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	791b      	ldrb	r3, [r3, #4]
 8000b90:	1c5a      	adds	r2, r3, #1
 8000b92:	b2d0      	uxtb	r0, r2
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	7110      	strb	r0, [r2, #4]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	b289      	uxth	r1, r1
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	if (inputsInfo->_curChannel >= ADC_CHANNELS_QUAN)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	791b      	ldrb	r3, [r3, #4]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d902      	bls.n	8000bb0 <ADC_DRV_EndConvCallBack+0x34>
		inputsInfo->_curChannel = 0;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2200      	movs	r2, #0
 8000bae:	711a      	strb	r2, [r3, #4]
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <ReadButtonState>:


ui8 ReadButtonState (__GPIO_STRUCT, ui16 pin)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	807b      	strh	r3, [r7, #2]
	return READ_PIN(gpio, pin);
 8000bc8:	887b      	ldrh	r3, [r7, #2]
 8000bca:	4619      	mov	r1, r3
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f001 fedf 	bl	8002990 <HAL_GPIO_ReadPin>
 8000bd2:	4603      	mov	r3, r0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be2:	f107 030c 	add.w	r3, r7, #12
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
 8000bf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf2:	4b24      	ldr	r3, [pc, #144]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a23      	ldr	r2, [pc, #140]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bf8:	f043 0304 	orr.w	r3, r3, #4
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	4b21      	ldr	r3, [pc, #132]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6313      	str	r3, [r2, #48]	; 0x30
 8000c16:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c22:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c28:	f043 0302 	orr.w	r3, r3, #2
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	603b      	str	r3, [r7, #0]
 8000c38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2180      	movs	r1, #128	; 0x80
 8000c3e:	4812      	ldr	r0, [pc, #72]	; (8000c88 <MX_GPIO_Init+0xac>)
 8000c40:	f001 febe 	bl	80029c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MENU_BTN_Pin|REC_BTN_Pin;
 8000c44:	f242 0302 	movw	r3, #8194	; 0x2002
 8000c48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 030c 	add.w	r3, r7, #12
 8000c56:	4619      	mov	r1, r3
 8000c58:	480c      	ldr	r0, [pc, #48]	; (8000c8c <MX_GPIO_Init+0xb0>)
 8000c5a:	f001 fced 	bl	8002638 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c5e:	2380      	movs	r3, #128	; 0x80
 8000c60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	4619      	mov	r1, r3
 8000c74:	4804      	ldr	r0, [pc, #16]	; (8000c88 <MX_GPIO_Init+0xac>)
 8000c76:	f001 fcdf 	bl	8002638 <HAL_GPIO_Init>

}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40023800 	.word	0x40023800
 8000c88:	40020400 	.word	0x40020400
 8000c8c:	40020800 	.word	0x40020800

08000c90 <AverageInit>:

}			InputsInfo_t;


static inline void AverageInit (AverageValue_t *averageValue, ui8 factor)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	460b      	mov	r3, r1
 8000c9a:	70fb      	strb	r3, [r7, #3]
	averageValue->_factor = factor;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	78fa      	ldrb	r2, [r7, #3]
 8000ca0:	719a      	strb	r2, [r3, #6]
	averageValue->avgBuff = 0;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = 0;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2200      	movs	r2, #0
 8000cac:	809a      	strh	r2, [r3, #4]
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <AverageValue>:


static inline void AverageValue (AverageValue_t *averageValue, i16 value)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	807b      	strh	r3, [r7, #2]
	averageValue->avgBuff += (i32)value - (i32)averageValue->avgRes;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8000cd4:	1a5b      	subs	r3, r3, r1
 8000cd6:	441a      	add	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = (i16)(averageValue->avgBuff >> averageValue->_factor);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	7992      	ldrb	r2, [r2, #6]
 8000ce4:	4113      	asrs	r3, r2
 8000ce6:	b21a      	sxth	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	809a      	strh	r2, [r3, #4]
}
 8000cec:	bf00      	nop
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cfe:	f000 fdf6 	bl	80018ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d02:	f000 f96d 	bl	8000fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d06:	f7ff ff69 	bl	8000bdc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d0a:	f000 fb6f 	bl	80013ec <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000d0e:	f000 fbdf 	bl	80014d0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000d12:	f000 fc0d 	bl	8001530 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000d16:	f7ff fe61 	bl	80009dc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  	InitADC(&InputsInfo, JOYSTICK_ADC);
 8000d1a:	499c      	ldr	r1, [pc, #624]	; (8000f8c <main+0x294>)
 8000d1c:	489c      	ldr	r0, [pc, #624]	; (8000f90 <main+0x298>)
 8000d1e:	f7ff ff05 	bl	8000b2c <InitADC>


	/*  - - - - - - - - SBGC Hardware-Software Init - - - - - - - - - */

	/* Driver Init */
	SBGC_1.Drv = malloc(sizeof(Driver_t));
 8000d22:	f44f 7006 	mov.w	r0, #536	; 0x218
 8000d26:	f006 f8e9 	bl	8006efc <malloc>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b99      	ldr	r3, [pc, #612]	; (8000f94 <main+0x29c>)
 8000d30:	601a      	str	r2, [r3, #0]
	DriverInit(SBGC_1.Drv, SBGC_SERIAL_PORT, INTERNAL_MAIN_TIMER);
 8000d32:	4b98      	ldr	r3, [pc, #608]	; (8000f94 <main+0x29c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a98      	ldr	r2, [pc, #608]	; (8000f98 <main+0x2a0>)
 8000d38:	4998      	ldr	r1, [pc, #608]	; (8000f9c <main+0x2a4>)
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f004 fcda 	bl	80056f4 <DriverInit>

	/* High Layer Init */
	SBGC32_DefaultInit(&SBGC_1, UartTransmitData, UartReceiveByte, GetAvailableBytes,
 8000d40:	2324      	movs	r3, #36	; 0x24
 8000d42:	9302      	str	r3, [sp, #8]
 8000d44:	4b96      	ldr	r3, [pc, #600]	; (8000fa0 <main+0x2a8>)
 8000d46:	9301      	str	r3, [sp, #4]
 8000d48:	4b96      	ldr	r3, [pc, #600]	; (8000fa4 <main+0x2ac>)
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	4b96      	ldr	r3, [pc, #600]	; (8000fa8 <main+0x2b0>)
 8000d4e:	4a97      	ldr	r2, [pc, #604]	; (8000fac <main+0x2b4>)
 8000d50:	4997      	ldr	r1, [pc, #604]	; (8000fb0 <main+0x2b8>)
 8000d52:	4890      	ldr	r0, [pc, #576]	; (8000f94 <main+0x29c>)
 8000d54:	f005 fab0 	bl	80062b8 <SBGC32_DefaultInit>
						UartTransmitDebugData, GetTimeMs, SBGC_PROTOCOL_V2);


	/* - - - - - - - - - High Layer Software Init - - - - - - - - - - */

	Control.controlMode[PITCH] = CtrlM_MODE_ANGLE;
 8000d58:	4b96      	ldr	r3, [pc, #600]	; (8000fb4 <main+0x2bc>)
 8000d5a:	2202      	movs	r2, #2
 8000d5c:	705a      	strb	r2, [r3, #1]
	Control.controlMode[YAW] = CtrlM_MODE_ANGLE;
 8000d5e:	4b95      	ldr	r3, [pc, #596]	; (8000fb4 <main+0x2bc>)
 8000d60:	2202      	movs	r2, #2
 8000d62:	709a      	strb	r2, [r3, #2]

	Control.AxisC[PITCH].angle = 0;
 8000d64:	4b93      	ldr	r3, [pc, #588]	; (8000fb4 <main+0x2bc>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	725a      	strb	r2, [r3, #9]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	729a      	strb	r2, [r3, #10]
	Control.AxisC[YAW].angle = 0;
 8000d6e:	4b91      	ldr	r3, [pc, #580]	; (8000fb4 <main+0x2bc>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	735a      	strb	r2, [r3, #13]
 8000d74:	2200      	movs	r2, #0
 8000d76:	739a      	strb	r2, [r3, #14]

	#ifdef SET_SPEED

		Control.AxisC[PITCH].speed = SET_SPEED;
 8000d78:	4b8e      	ldr	r3, [pc, #568]	; (8000fb4 <main+0x2bc>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f062 020b 	orn	r2, r2, #11
 8000d80:	71da      	strb	r2, [r3, #7]
 8000d82:	2200      	movs	r2, #0
 8000d84:	f042 0201 	orr.w	r2, r2, #1
 8000d88:	721a      	strb	r2, [r3, #8]
		Control.AxisC[YAW].speed = SET_SPEED;
 8000d8a:	4b8a      	ldr	r3, [pc, #552]	; (8000fb4 <main+0x2bc>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f062 020b 	orn	r2, r2, #11
 8000d92:	72da      	strb	r2, [r3, #11]
 8000d94:	2200      	movs	r2, #0
 8000d96:	f042 0201 	orr.w	r2, r2, #1
 8000d9a:	731a      	strb	r2, [r3, #12]

	#endif

	ControlConfig.flags = RTCCF_CONTROL_CONFIG_FLAG_NO_CONFIRM;
 8000d9c:	4b86      	ldr	r3, [pc, #536]	; (8000fb8 <main+0x2c0>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	f042 0201 	orr.w	r2, r2, #1
 8000da4:	775a      	strb	r2, [r3, #29]
 8000da6:	2200      	movs	r2, #0
 8000da8:	779a      	strb	r2, [r3, #30]

	InputsInfo.recBtn = BTN_RELEASED;
 8000daa:	4b79      	ldr	r3, [pc, #484]	; (8000f90 <main+0x298>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	731a      	strb	r2, [r3, #12]
	InputsInfo.menuBtn = BTN_RELEASED;
 8000db0:	4b77      	ldr	r3, [pc, #476]	; (8000f90 <main+0x298>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	735a      	strb	r2, [r3, #13]

	AverageInit(&JoystickAverage[0], LOW_PASS_FACTOR);
 8000db6:	2108      	movs	r1, #8
 8000db8:	4880      	ldr	r0, [pc, #512]	; (8000fbc <main+0x2c4>)
 8000dba:	f7ff ff69 	bl	8000c90 <AverageInit>
	AverageInit(&JoystickAverage[1], LOW_PASS_FACTOR);
 8000dbe:	2108      	movs	r1, #8
 8000dc0:	487f      	ldr	r0, [pc, #508]	; (8000fc0 <main+0x2c8>)
 8000dc2:	f7ff ff65 	bl	8000c90 <AverageInit>

	servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_OFF;
 8000dc6:	4b7f      	ldr	r3, [pc, #508]	; (8000fc4 <main+0x2cc>)
 8000dc8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dcc:	805a      	strh	r2, [r3, #2]


	/*  - - - - - - - - - Initializing commands - - - - - - - - - - - */

	SBGC32_ControlConfig(&SBGC_1, &ControlConfig, &Confirm);
 8000dce:	4a7e      	ldr	r2, [pc, #504]	; (8000fc8 <main+0x2d0>)
 8000dd0:	4979      	ldr	r1, [pc, #484]	; (8000fb8 <main+0x2c0>)
 8000dd2:	4870      	ldr	r0, [pc, #448]	; (8000f94 <main+0x29c>)
 8000dd4:	f005 ff7e 	bl	8006cd4 <SBGC32_ControlConfig>

	SBGC32_SetServoOut(&SBGC_1, servoOut);
 8000dd8:	497a      	ldr	r1, [pc, #488]	; (8000fc4 <main+0x2cc>)
 8000dda:	486e      	ldr	r0, [pc, #440]	; (8000f94 <main+0x29c>)
 8000ddc:	f006 f81b 	bl	8006e16 <SBGC32_SetServoOut>
		/* ‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾ */
		/*                     Start Worker Cycle                     */
		/* __________________________________________________________ */

	  	/* Getting current time */
		currentTime = SBGC_1.GetTimeFunc(SBGC_1.Drv);
 8000de0:	4b6c      	ldr	r3, [pc, #432]	; (8000f94 <main+0x29c>)
 8000de2:	695b      	ldr	r3, [r3, #20]
 8000de4:	4a6b      	ldr	r2, [pc, #428]	; (8000f94 <main+0x29c>)
 8000de6:	6812      	ldr	r2, [r2, #0]
 8000de8:	4610      	mov	r0, r2
 8000dea:	4798      	blx	r3
 8000dec:	4603      	mov	r3, r0
 8000dee:	4a77      	ldr	r2, [pc, #476]	; (8000fcc <main+0x2d4>)
 8000df0:	6013      	str	r3, [r2, #0]


		/* - - - - - - - - - - Joystick Handling - - - - - - - - - - */

		ReadADC_Inputs(&InputsInfo);
 8000df2:	4867      	ldr	r0, [pc, #412]	; (8000f90 <main+0x298>)
 8000df4:	f7ff feb5 	bl	8000b62 <ReadADC_Inputs>

		AverageValue(&JoystickAverage[0], (i16)DEGREE_TO_ANGLE_INT(YAW_ANGLE_MIN) +
			(i16)((i32)InputsInfo.ADC_INx[ADC_JOY_Y] * DEGREE_TO_ANGLE_INT(YAW_ANGLE_MAX - YAW_ANGLE_MIN) / (1 << ADC_RESOLUTION)));
 8000df8:	4b65      	ldr	r3, [pc, #404]	; (8000f90 <main+0x298>)
 8000dfa:	885b      	ldrh	r3, [r3, #2]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	f241 5355 	movw	r3, #5461	; 0x1555
 8000e02:	fb02 f303 	mul.w	r3, r2, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	da01      	bge.n	8000e0e <main+0x116>
 8000e0a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8000e0e:	131b      	asrs	r3, r3, #12
 8000e10:	b29b      	uxth	r3, r3
		AverageValue(&JoystickAverage[0], (i16)DEGREE_TO_ANGLE_INT(YAW_ANGLE_MIN) +
 8000e12:	f6a3 23aa 	subw	r3, r3, #2730	; 0xaaa
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	b21b      	sxth	r3, r3
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4867      	ldr	r0, [pc, #412]	; (8000fbc <main+0x2c4>)
 8000e1e:	f7ff ff4c 	bl	8000cba <AverageValue>

		AverageValue(&JoystickAverage[1], (i16)DEGREE_TO_ANGLE_INT(PITCH_ANGLE_MIN) +
			(i16)((i32)InputsInfo.ADC_INx[ADC_JOY_X] * DEGREE_TO_ANGLE_INT(PITCH_ANGLE_MAX - PITCH_ANGLE_MIN) / (1 << ADC_RESOLUTION)));
 8000e22:	4b5b      	ldr	r3, [pc, #364]	; (8000f90 <main+0x298>)
 8000e24:	881b      	ldrh	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	f241 5355 	movw	r3, #5461	; 0x1555
 8000e2c:	fb02 f303 	mul.w	r3, r2, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	da01      	bge.n	8000e38 <main+0x140>
 8000e34:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8000e38:	131b      	asrs	r3, r3, #12
 8000e3a:	b29b      	uxth	r3, r3
		AverageValue(&JoystickAverage[1], (i16)DEGREE_TO_ANGLE_INT(PITCH_ANGLE_MIN) +
 8000e3c:	f6a3 23aa 	subw	r3, r3, #2730	; 0xaaa
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	b21b      	sxth	r3, r3
 8000e44:	4619      	mov	r1, r3
 8000e46:	485e      	ldr	r0, [pc, #376]	; (8000fc0 <main+0x2c8>)
 8000e48:	f7ff ff37 	bl	8000cba <AverageValue>


		if ((currentTime - lastControlTime ) > CMD_CONTROL_DELAY)
 8000e4c:	4b5f      	ldr	r3, [pc, #380]	; (8000fcc <main+0x2d4>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b5f      	ldr	r3, [pc, #380]	; (8000fd0 <main+0x2d8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	2b14      	cmp	r3, #20
 8000e58:	d913      	bls.n	8000e82 <main+0x18a>
		{
			lastControlTime = currentTime;
 8000e5a:	4b5c      	ldr	r3, [pc, #368]	; (8000fcc <main+0x2d4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a5c      	ldr	r2, [pc, #368]	; (8000fd0 <main+0x2d8>)
 8000e60:	6013      	str	r3, [r2, #0]

			Control.AxisC[PITCH].angle = JoystickAverage[1].avgRes;
 8000e62:	4b56      	ldr	r3, [pc, #344]	; (8000fbc <main+0x2c4>)
 8000e64:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000e68:	4b52      	ldr	r3, [pc, #328]	; (8000fb4 <main+0x2bc>)
 8000e6a:	f8a3 2009 	strh.w	r2, [r3, #9]
			Control.AxisC[YAW].angle = JoystickAverage[0].avgRes;
 8000e6e:	4b53      	ldr	r3, [pc, #332]	; (8000fbc <main+0x2c4>)
 8000e70:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8000e74:	4b4f      	ldr	r3, [pc, #316]	; (8000fb4 <main+0x2bc>)
 8000e76:	f8a3 200d 	strh.w	r2, [r3, #13]

			SBGC32_Control(&SBGC_1, &Control);
 8000e7a:	494e      	ldr	r1, [pc, #312]	; (8000fb4 <main+0x2bc>)
 8000e7c:	4845      	ldr	r0, [pc, #276]	; (8000f94 <main+0x29c>)
 8000e7e:	f005 fef5 	bl	8006c6c <SBGC32_Control>
		}


		/*  - - - - - - - - - - Buttons Handling - - - - - - - - - - */
		/* Rec Button - for long press */
		if (ReadButtonState(REC_BTN_PORT, REC_BTN_PIN))
 8000e82:	2102      	movs	r1, #2
 8000e84:	4853      	ldr	r0, [pc, #332]	; (8000fd4 <main+0x2dc>)
 8000e86:	f7ff fe99 	bl	8000bbc <ReadButtonState>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d01f      	beq.n	8000ed0 <main+0x1d8>
		{
			if (InputsInfo.recBtn != BTN_PRESSED)
 8000e90:	4b3f      	ldr	r3, [pc, #252]	; (8000f90 <main+0x298>)
 8000e92:	7b1b      	ldrb	r3, [r3, #12]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d006      	beq.n	8000ea6 <main+0x1ae>
			{
				lastButtonTime = currentTime;
 8000e98:	4b4c      	ldr	r3, [pc, #304]	; (8000fcc <main+0x2d4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a4e      	ldr	r2, [pc, #312]	; (8000fd8 <main+0x2e0>)
 8000e9e:	6013      	str	r3, [r2, #0]
				InputsInfo.recBtn = BTN_PRESSED;
 8000ea0:	4b3b      	ldr	r3, [pc, #236]	; (8000f90 <main+0x298>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	731a      	strb	r2, [r3, #12]
			}

			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE))
 8000ea6:	4b49      	ldr	r3, [pc, #292]	; (8000fcc <main+0x2d4>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	4b4b      	ldr	r3, [pc, #300]	; (8000fd8 <main+0x2e0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b64      	cmp	r3, #100	; 0x64
 8000eb2:	d928      	bls.n	8000f06 <main+0x20e>
			{
				servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_ON;
 8000eb4:	4b43      	ldr	r3, [pc, #268]	; (8000fc4 <main+0x2cc>)
 8000eb6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000eba:	805a      	strh	r2, [r3, #2]
				SBGC32_SetServoOut(&SBGC_1, servoOut);
 8000ebc:	4941      	ldr	r1, [pc, #260]	; (8000fc4 <main+0x2cc>)
 8000ebe:	4835      	ldr	r0, [pc, #212]	; (8000f94 <main+0x29c>)
 8000ec0:	f005 ffa9 	bl	8006e16 <SBGC32_SetServoOut>
				DEBUG_LED_ON;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2180      	movs	r1, #128	; 0x80
 8000ec8:	4844      	ldr	r0, [pc, #272]	; (8000fdc <main+0x2e4>)
 8000eca:	f001 fd79 	bl	80029c0 <HAL_GPIO_WritePin>
 8000ece:	e01a      	b.n	8000f06 <main+0x20e>
			}
		}

		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000ed0:	4b3e      	ldr	r3, [pc, #248]	; (8000fcc <main+0x2d4>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b40      	ldr	r3, [pc, #256]	; (8000fd8 <main+0x2e0>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	2b64      	cmp	r3, #100	; 0x64
 8000edc:	d913      	bls.n	8000f06 <main+0x20e>
				 (InputsInfo.recBtn == BTN_PRESSED))
 8000ede:	4b2c      	ldr	r3, [pc, #176]	; (8000f90 <main+0x298>)
 8000ee0:	7b1b      	ldrb	r3, [r3, #12]
		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d10f      	bne.n	8000f06 <main+0x20e>
		{
			servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_OFF;
 8000ee6:	4b37      	ldr	r3, [pc, #220]	; (8000fc4 <main+0x2cc>)
 8000ee8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000eec:	805a      	strh	r2, [r3, #2]
			SBGC32_SetServoOut(&SBGC_1, servoOut);
 8000eee:	4935      	ldr	r1, [pc, #212]	; (8000fc4 <main+0x2cc>)
 8000ef0:	4828      	ldr	r0, [pc, #160]	; (8000f94 <main+0x29c>)
 8000ef2:	f005 ff90 	bl	8006e16 <SBGC32_SetServoOut>
			DEBUG_LED_OFF;
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2180      	movs	r1, #128	; 0x80
 8000efa:	4838      	ldr	r0, [pc, #224]	; (8000fdc <main+0x2e4>)
 8000efc:	f001 fd60 	bl	80029c0 <HAL_GPIO_WritePin>
			InputsInfo.recBtn = BTN_RELEASED;
 8000f00:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <main+0x298>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	731a      	strb	r2, [r3, #12]
		}

		/* Menu Button */
		if (ReadButtonState(MENU_BTN_PORT, MENU_BTN_PIN))
 8000f06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0a:	4832      	ldr	r0, [pc, #200]	; (8000fd4 <main+0x2dc>)
 8000f0c:	f7ff fe56 	bl	8000bbc <ReadButtonState>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d01e      	beq.n	8000f54 <main+0x25c>
		{
			if (InputsInfo.menuBtn == BTN_RELEASED)
 8000f16:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <main+0x298>)
 8000f18:	7b5b      	ldrb	r3, [r3, #13]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d106      	bne.n	8000f2c <main+0x234>
			{
				lastButtonTime = currentTime;
 8000f1e:	4b2b      	ldr	r3, [pc, #172]	; (8000fcc <main+0x2d4>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a2d      	ldr	r2, [pc, #180]	; (8000fd8 <main+0x2e0>)
 8000f24:	6013      	str	r3, [r2, #0]
				InputsInfo.menuBtn = BTN_PRESSED;
 8000f26:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <main+0x298>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	735a      	strb	r2, [r3, #13]
			}

			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f2c:	4b27      	ldr	r3, [pc, #156]	; (8000fcc <main+0x2d4>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b29      	ldr	r3, [pc, #164]	; (8000fd8 <main+0x2e0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b64      	cmp	r3, #100	; 0x64
 8000f38:	d91a      	bls.n	8000f70 <main+0x278>
				(InputsInfo.menuBtn != BTN_POST_PRESSED))
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <main+0x298>)
 8000f3c:	7b5b      	ldrb	r3, [r3, #13]
			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d016      	beq.n	8000f70 <main+0x278>
			{
				SBGC32_ExecuteMenu(&SBGC_1, MENU_BUTTON_IS_PRESSED, &Confirm);
 8000f42:	4a21      	ldr	r2, [pc, #132]	; (8000fc8 <main+0x2d0>)
 8000f44:	2180      	movs	r1, #128	; 0x80
 8000f46:	4813      	ldr	r0, [pc, #76]	; (8000f94 <main+0x29c>)
 8000f48:	f005 ff1a 	bl	8006d80 <SBGC32_ExecuteMenu>
				InputsInfo.menuBtn = BTN_POST_PRESSED;
 8000f4c:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <main+0x298>)
 8000f4e:	2202      	movs	r2, #2
 8000f50:	735a      	strb	r2, [r3, #13]
 8000f52:	e00d      	b.n	8000f70 <main+0x278>
			}
		}

		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f54:	4b1d      	ldr	r3, [pc, #116]	; (8000fcc <main+0x2d4>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <main+0x2e0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b64      	cmp	r3, #100	; 0x64
 8000f60:	d906      	bls.n	8000f70 <main+0x278>
				 (InputsInfo.menuBtn != BTN_RELEASED))
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <main+0x298>)
 8000f64:	7b5b      	ldrb	r3, [r3, #13]
		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d002      	beq.n	8000f70 <main+0x278>
			InputsInfo.menuBtn = BTN_RELEASED;
 8000f6a:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <main+0x298>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	735a      	strb	r2, [r3, #13]


		/* Make a constant sampling time by inserting delay 1 ms */
		while ((SBGC_1.GetTimeFunc(SBGC_1.Drv) - currentTime) < 1);
 8000f70:	bf00      	nop
 8000f72:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <main+0x29c>)
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	4a07      	ldr	r2, [pc, #28]	; (8000f94 <main+0x29c>)
 8000f78:	6812      	ldr	r2, [r2, #0]
 8000f7a:	4610      	mov	r0, r2
 8000f7c:	4798      	blx	r3
 8000f7e:	4602      	mov	r2, r0
 8000f80:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <main+0x2d4>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d0f4      	beq.n	8000f72 <main+0x27a>
		currentTime = SBGC_1.GetTimeFunc(SBGC_1.Drv);
 8000f88:	e72a      	b.n	8000de0 <main+0xe8>
 8000f8a:	bf00      	nop
 8000f8c:	2000020c 	.word	0x2000020c
 8000f90:	200002c8 	.word	0x200002c8
 8000f94:	20000254 	.word	0x20000254
 8000f98:	200002f8 	.word	0x200002f8
 8000f9c:	20000344 	.word	0x20000344
 8000fa0:	0800577f 	.word	0x0800577f
 8000fa4:	08005ad5 	.word	0x08005ad5
 8000fa8:	0800592b 	.word	0x0800592b
 8000fac:	0800598b 	.word	0x0800598b
 8000fb0:	080057bd 	.word	0x080057bd
 8000fb4:	20000284 	.word	0x20000284
 8000fb8:	20000294 	.word	0x20000294
 8000fbc:	200002d8 	.word	0x200002d8
 8000fc0:	200002e0 	.word	0x200002e0
 8000fc4:	20000000 	.word	0x20000000
 8000fc8:	200002c0 	.word	0x200002c0
 8000fcc:	200002e8 	.word	0x200002e8
 8000fd0:	200002ec 	.word	0x200002ec
 8000fd4:	40020800 	.word	0x40020800
 8000fd8:	200002f0 	.word	0x200002f0
 8000fdc:	40020400 	.word	0x40020400

08000fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b094      	sub	sp, #80	; 0x50
 8000fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	2234      	movs	r2, #52	; 0x34
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f005 ff9a 	bl	8006f28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff4:	f107 0308 	add.w	r3, r7, #8
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001004:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <SystemClock_Config+0xd4>)
 8001006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001008:	4a2a      	ldr	r2, [pc, #168]	; (80010b4 <SystemClock_Config+0xd4>)
 800100a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100e:	6413      	str	r3, [r2, #64]	; 0x40
 8001010:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <SystemClock_Config+0xd4>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800101c:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <SystemClock_Config+0xd8>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a25      	ldr	r2, [pc, #148]	; (80010b8 <SystemClock_Config+0xd8>)
 8001022:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <SystemClock_Config+0xd8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001030:	603b      	str	r3, [r7, #0]
 8001032:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001034:	2302      	movs	r3, #2
 8001036:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001038:	2301      	movs	r3, #1
 800103a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800103c:	2310      	movs	r3, #16
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001040:	2302      	movs	r3, #2
 8001042:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001044:	2300      	movs	r3, #0
 8001046:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001048:	2308      	movs	r3, #8
 800104a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800104c:	23d8      	movs	r3, #216	; 0xd8
 800104e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001050:	2302      	movs	r3, #2
 8001052:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001054:	2302      	movs	r3, #2
 8001056:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001058:	2302      	movs	r3, #2
 800105a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105c:	f107 031c 	add.w	r3, r7, #28
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fd17 	bl	8002a94 <HAL_RCC_OscConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800106c:	f000 f826 	bl	80010bc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001070:	f001 fcc0 	bl	80029f4 <HAL_PWREx_EnableOverDrive>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800107a:	f000 f81f 	bl	80010bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107e:	230f      	movs	r3, #15
 8001080:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001082:	2302      	movs	r3, #2
 8001084:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800108a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800108e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001094:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	2107      	movs	r1, #7
 800109c:	4618      	mov	r0, r3
 800109e:	f001 ffa7 	bl	8002ff0 <HAL_RCC_ClockConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80010a8:	f000 f808 	bl	80010bc <Error_Handler>
  }
}
 80010ac:	bf00      	nop
 80010ae:	3750      	adds	r7, #80	; 0x50
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40007000 	.word	0x40007000

080010bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
}
 80010c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <Error_Handler+0x8>
	...

080010c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <HAL_MspInit+0x44>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	4a0e      	ldr	r2, [pc, #56]	; (800110c <HAL_MspInit+0x44>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d8:	6413      	str	r3, [r2, #64]	; 0x40
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <HAL_MspInit+0x44>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <HAL_MspInit+0x44>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	4a08      	ldr	r2, [pc, #32]	; (800110c <HAL_MspInit+0x44>)
 80010ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f0:	6453      	str	r3, [r2, #68]	; 0x44
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <HAL_MspInit+0x44>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001114:	e7fe      	b.n	8001114 <NMI_Handler+0x4>

08001116 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800111a:	e7fe      	b.n	800111a <HardFault_Handler+0x4>

0800111c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001120:	e7fe      	b.n	8001120 <MemManage_Handler+0x4>

08001122 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001122:	b480      	push	{r7}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001126:	e7fe      	b.n	8001126 <BusFault_Handler+0x4>

08001128 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800112c:	e7fe      	b.n	800112c <UsageFault_Handler+0x4>

0800112e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800112e:	b480      	push	{r7}
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115c:	f000 fc04 	bl	8001968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}

08001164 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

	/*  - - - - - ADC1 Interrupt Flags Check - - - - - */

	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 8001168:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <ADC_IRQHandler+0x30>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b02      	cmp	r3, #2
 8001174:	d109      	bne.n	800118a <ADC_IRQHandler+0x26>
		GET_FLAG_ADC_CR1_EOCIE(JOYSTICK_ADC))
 8001176:	4b07      	ldr	r3, [pc, #28]	; (8001194 <ADC_IRQHandler+0x30>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0320 	and.w	r3, r3, #32
	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 8001180:	2b20      	cmp	r3, #32
 8001182:	d102      	bne.n	800118a <ADC_IRQHandler+0x26>
		ADC_DRV_EndConvCallBack(&InputsInfo);
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <ADC_IRQHandler+0x34>)
 8001186:	f7ff fcf9 	bl	8000b7c <ADC_DRV_EndConvCallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800118a:	4802      	ldr	r0, [pc, #8]	; (8001194 <ADC_IRQHandler+0x30>)
 800118c:	f000 fd28 	bl	8001be0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	2000020c 	.word	0x2000020c
 8001198:	200002c8 	.word	0x200002c8

0800119c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	/*  - - - - - TIM2 Interrupt Flags Check - - - - - */

	if (GET_FLAG_TIM_SR_UIF(INTERNAL_MAIN_TIMER) &&
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <TIM2_IRQHandler+0x34>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	691b      	ldr	r3, [r3, #16]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d10b      	bne.n	80011c6 <TIM2_IRQHandler+0x2a>
		GET_FLAG_TIM_DIER_UIE(INTERNAL_MAIN_TIMER))
 80011ae:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <TIM2_IRQHandler+0x34>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	f003 0301 	and.w	r3, r3, #1
	if (GET_FLAG_TIM_SR_UIF(INTERNAL_MAIN_TIMER) &&
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d104      	bne.n	80011c6 <TIM2_IRQHandler+0x2a>
		TimerDRV_CallBack(SBGC_1.Drv);
 80011bc:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <TIM2_IRQHandler+0x38>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f004 faea 	bl	800579a <TimerDRV_CallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011c6:	4802      	ldr	r0, [pc, #8]	; (80011d0 <TIM2_IRQHandler+0x34>)
 80011c8:	f002 fdf0 	bl	8003dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200002f8 	.word	0x200002f8
 80011d4:	20000254 	.word	0x20000254

080011d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	/* - - - - - UART1 Interrupt Flags Check - - - - - */

	if (GET_FLAG_UART_ISR_TC(SBGC_SERIAL_PORT) &&
 80011dc:	4b15      	ldr	r3, [pc, #84]	; (8001234 <USART1_IRQHandler+0x5c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011e6:	2b40      	cmp	r3, #64	; 0x40
 80011e8:	d10b      	bne.n	8001202 <USART1_IRQHandler+0x2a>
		GET_FLAG_UART_CR1_TCIE(SBGC_SERIAL_PORT))
 80011ea:	4b12      	ldr	r3, [pc, #72]	; (8001234 <USART1_IRQHandler+0x5c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
	if (GET_FLAG_UART_ISR_TC(SBGC_SERIAL_PORT) &&
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d004      	beq.n	8001202 <USART1_IRQHandler+0x2a>
		UART_DRV_TxCallBack(SBGC_1.Drv);
 80011f8:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <USART1_IRQHandler+0x60>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f004 fb3f 	bl	8005880 <UART_DRV_TxCallBack>

	if (GET_FLAG_UART_ISR_RXNE(SBGC_SERIAL_PORT) &&
 8001202:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <USART1_IRQHandler+0x5c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	69db      	ldr	r3, [r3, #28]
 8001208:	f003 0320 	and.w	r3, r3, #32
 800120c:	2b20      	cmp	r3, #32
 800120e:	d10b      	bne.n	8001228 <USART1_IRQHandler+0x50>
		GET_FLAG_UART_CR1_RXNEIE(SBGC_SERIAL_PORT))
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <USART1_IRQHandler+0x5c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0320 	and.w	r3, r3, #32
	if (GET_FLAG_UART_ISR_RXNE(SBGC_SERIAL_PORT) &&
 800121a:	2b00      	cmp	r3, #0
 800121c:	d004      	beq.n	8001228 <USART1_IRQHandler+0x50>
		UART_DRV_RxCallBack(SBGC_1.Drv);
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <USART1_IRQHandler+0x60>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f004 fbea 	bl	80059fc <UART_DRV_RxCallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001228:	4802      	ldr	r0, [pc, #8]	; (8001234 <USART1_IRQHandler+0x5c>)
 800122a:	f003 faa3 	bl	8004774 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000344 	.word	0x20000344
 8001238:	20000254 	.word	0x20000254

0800123c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
	return 1;
 8001240:	2301      	movs	r3, #1
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <_kill>:

int _kill(int pid, int sig)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001256:	f005 fe27 	bl	8006ea8 <__errno>
 800125a:	4603      	mov	r3, r0
 800125c:	2216      	movs	r2, #22
 800125e:	601a      	str	r2, [r3, #0]
	return -1;
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <_exit>:

void _exit (int status)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001274:	f04f 31ff 	mov.w	r1, #4294967295
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ffe7 	bl	800124c <_kill>
	while (1) {}		/* Make sure we hang here */
 800127e:	e7fe      	b.n	800127e <_exit+0x12>

08001280 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	e00a      	b.n	80012a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001292:	f3af 8000 	nop.w
 8001296:	4601      	mov	r1, r0
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	1c5a      	adds	r2, r3, #1
 800129c:	60ba      	str	r2, [r7, #8]
 800129e:	b2ca      	uxtb	r2, r1
 80012a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	dbf0      	blt.n	8001292 <_read+0x12>
	}

return len;
 80012b0:	687b      	ldr	r3, [r7, #4]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b086      	sub	sp, #24
 80012be:	af00      	add	r7, sp, #0
 80012c0:	60f8      	str	r0, [r7, #12]
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	e009      	b.n	80012e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60ba      	str	r2, [r7, #8]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	3301      	adds	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	dbf1      	blt.n	80012cc <_write+0x12>
	}
	return len;
 80012e8:	687b      	ldr	r3, [r7, #4]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <_close>:

int _close(int file)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
	return -1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800131a:	605a      	str	r2, [r3, #4]
	return 0;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <_isatty>:

int _isatty(int file)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
	return 1;
 8001332:	2301      	movs	r3, #1
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
	return 0;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001364:	4a14      	ldr	r2, [pc, #80]	; (80013b8 <_sbrk+0x5c>)
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <_sbrk+0x60>)
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001370:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <_sbrk+0x64>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d102      	bne.n	800137e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <_sbrk+0x64>)
 800137a:	4a12      	ldr	r2, [pc, #72]	; (80013c4 <_sbrk+0x68>)
 800137c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <_sbrk+0x64>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	429a      	cmp	r2, r3
 800138a:	d207      	bcs.n	800139c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800138c:	f005 fd8c 	bl	8006ea8 <__errno>
 8001390:	4603      	mov	r3, r0
 8001392:	220c      	movs	r2, #12
 8001394:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	e009      	b.n	80013b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800139c:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <_sbrk+0x64>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013a2:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <_sbrk+0x64>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a05      	ldr	r2, [pc, #20]	; (80013c0 <_sbrk+0x64>)
 80013ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ae:	68fb      	ldr	r3, [r7, #12]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3718      	adds	r7, #24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20080000 	.word	0x20080000
 80013bc:	00000400 	.word	0x00000400
 80013c0:	200002f4 	.word	0x200002f4
 80013c4:	20000468 	.word	0x20000468

080013c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013cc:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <SystemInit+0x20>)
 80013ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013d2:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <SystemInit+0x20>)
 80013d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b088      	sub	sp, #32
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f2:	f107 0310 	add.w	r3, r7, #16
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800140a:	4b1e      	ldr	r3, [pc, #120]	; (8001484 <MX_TIM2_Init+0x98>)
 800140c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001410:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8001412:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <MX_TIM2_Init+0x98>)
 8001414:	226b      	movs	r2, #107	; 0x6b
 8001416:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001418:	4b1a      	ldr	r3, [pc, #104]	; (8001484 <MX_TIM2_Init+0x98>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800141e:	4b19      	ldr	r3, [pc, #100]	; (8001484 <MX_TIM2_Init+0x98>)
 8001420:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001424:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001426:	4b17      	ldr	r3, [pc, #92]	; (8001484 <MX_TIM2_Init+0x98>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800142c:	4b15      	ldr	r3, [pc, #84]	; (8001484 <MX_TIM2_Init+0x98>)
 800142e:	2200      	movs	r2, #0
 8001430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001432:	4814      	ldr	r0, [pc, #80]	; (8001484 <MX_TIM2_Init+0x98>)
 8001434:	f002 fbea 	bl	8003c0c <HAL_TIM_Base_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800143e:	f7ff fe3d 	bl	80010bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001446:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001448:	f107 0310 	add.w	r3, r7, #16
 800144c:	4619      	mov	r1, r3
 800144e:	480d      	ldr	r0, [pc, #52]	; (8001484 <MX_TIM2_Init+0x98>)
 8001450:	f002 fdcc 	bl	8003fec <HAL_TIM_ConfigClockSource>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800145a:	f7ff fe2f 	bl	80010bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800145e:	2320      	movs	r3, #32
 8001460:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	4619      	mov	r1, r3
 800146a:	4806      	ldr	r0, [pc, #24]	; (8001484 <MX_TIM2_Init+0x98>)
 800146c:	f002 fff4 	bl	8004458 <HAL_TIMEx_MasterConfigSynchronization>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001476:	f7ff fe21 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	3720      	adds	r7, #32
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200002f8 	.word	0x200002f8

08001488 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001498:	d113      	bne.n	80014c2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <HAL_TIM_Base_MspInit+0x44>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	4a0b      	ldr	r2, [pc, #44]	; (80014cc <HAL_TIM_Base_MspInit+0x44>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6413      	str	r3, [r2, #64]	; 0x40
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <HAL_TIM_Base_MspInit+0x44>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2105      	movs	r1, #5
 80014b6:	201c      	movs	r0, #28
 80014b8:	f000 fff5 	bl	80024a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014bc:	201c      	movs	r0, #28
 80014be:	f001 f80e 	bl	80024de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800

080014d0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014d6:	4a15      	ldr	r2, [pc, #84]	; (800152c <MX_USART1_UART_Init+0x5c>)
 80014d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014e2:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014f6:	220c      	movs	r2, #12
 80014f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_USART1_UART_Init+0x58>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_USART1_UART_Init+0x58>)
 8001502:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001506:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001508:	4b07      	ldr	r3, [pc, #28]	; (8001528 <MX_USART1_UART_Init+0x58>)
 800150a:	2200      	movs	r2, #0
 800150c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_USART1_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001514:	4804      	ldr	r0, [pc, #16]	; (8001528 <MX_USART1_UART_Init+0x58>)
 8001516:	f003 f84b 	bl	80045b0 <HAL_UART_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8001520:	f7ff fdcc 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000344 	.word	0x20000344
 800152c:	40011000 	.word	0x40011000

08001530 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001534:	4b14      	ldr	r3, [pc, #80]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001536:	4a15      	ldr	r2, [pc, #84]	; (800158c <MX_USART2_UART_Init+0x5c>)
 8001538:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800153a:	4b13      	ldr	r3, [pc, #76]	; (8001588 <MX_USART2_UART_Init+0x58>)
 800153c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001540:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001542:	4b11      	ldr	r3, [pc, #68]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001548:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <MX_USART2_UART_Init+0x58>)
 800154a:	2200      	movs	r2, #0
 800154c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001556:	220c      	movs	r2, #12
 8001558:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <MX_USART2_UART_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001562:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001566:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001568:	4b07      	ldr	r3, [pc, #28]	; (8001588 <MX_USART2_UART_Init+0x58>)
 800156a:	2200      	movs	r2, #0
 800156c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001574:	4804      	ldr	r0, [pc, #16]	; (8001588 <MX_USART2_UART_Init+0x58>)
 8001576:	f003 f81b 	bl	80045b0 <HAL_UART_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 8001580:	f7ff fd9c 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}
 8001588:	200003c8 	.word	0x200003c8
 800158c:	40004400 	.word	0x40004400

08001590 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b0b0      	sub	sp, #192	; 0xc0
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015a8:	f107 031c 	add.w	r3, r7, #28
 80015ac:	2290      	movs	r2, #144	; 0x90
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f005 fcb9 	bl	8006f28 <memset>
  if(uartHandle->Instance==USART1)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a51      	ldr	r2, [pc, #324]	; (8001700 <HAL_UART_MspInit+0x170>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d15a      	bne.n	8001676 <HAL_UART_MspInit+0xe6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015c0:	2340      	movs	r3, #64	; 0x40
 80015c2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015c4:	2300      	movs	r3, #0
 80015c6:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	4618      	mov	r0, r3
 80015ce:	f001 fef5 	bl	80033bc <HAL_RCCEx_PeriphCLKConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015d8:	f7ff fd70 	bl	80010bc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015dc:	4b49      	ldr	r3, [pc, #292]	; (8001704 <HAL_UART_MspInit+0x174>)
 80015de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e0:	4a48      	ldr	r2, [pc, #288]	; (8001704 <HAL_UART_MspInit+0x174>)
 80015e2:	f043 0310 	orr.w	r3, r3, #16
 80015e6:	6453      	str	r3, [r2, #68]	; 0x44
 80015e8:	4b46      	ldr	r3, [pc, #280]	; (8001704 <HAL_UART_MspInit+0x174>)
 80015ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ec:	f003 0310 	and.w	r3, r3, #16
 80015f0:	61bb      	str	r3, [r7, #24]
 80015f2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f4:	4b43      	ldr	r3, [pc, #268]	; (8001704 <HAL_UART_MspInit+0x174>)
 80015f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f8:	4a42      	ldr	r2, [pc, #264]	; (8001704 <HAL_UART_MspInit+0x174>)
 80015fa:	f043 0302 	orr.w	r3, r3, #2
 80015fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001600:	4b40      	ldr	r3, [pc, #256]	; (8001704 <HAL_UART_MspInit+0x174>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800160c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001610:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001620:	2303      	movs	r3, #3
 8001622:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001626:	2304      	movs	r3, #4
 8001628:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001630:	4619      	mov	r1, r3
 8001632:	4835      	ldr	r0, [pc, #212]	; (8001708 <HAL_UART_MspInit+0x178>)
 8001634:	f001 f800 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001638:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800163c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	2302      	movs	r3, #2
 8001642:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001646:	2301      	movs	r3, #1
 8001648:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001652:	2304      	movs	r3, #4
 8001654:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001658:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800165c:	4619      	mov	r1, r3
 800165e:	482a      	ldr	r0, [pc, #168]	; (8001708 <HAL_UART_MspInit+0x178>)
 8001660:	f000 ffea 	bl	8002638 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001664:	2200      	movs	r2, #0
 8001666:	2101      	movs	r1, #1
 8001668:	2025      	movs	r0, #37	; 0x25
 800166a:	f000 ff1c 	bl	80024a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800166e:	2025      	movs	r0, #37	; 0x25
 8001670:	f000 ff35 	bl	80024de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001674:	e03f      	b.n	80016f6 <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART2)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a24      	ldr	r2, [pc, #144]	; (800170c <HAL_UART_MspInit+0x17c>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d13a      	bne.n	80016f6 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001680:	2380      	movs	r3, #128	; 0x80
 8001682:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001684:	2300      	movs	r3, #0
 8001686:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	4618      	mov	r0, r3
 800168e:	f001 fe95 	bl	80033bc <HAL_RCCEx_PeriphCLKConfig>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8001698:	f7ff fd10 	bl	80010bc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_UART_MspInit+0x174>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	4a18      	ldr	r2, [pc, #96]	; (8001704 <HAL_UART_MspInit+0x174>)
 80016a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a6:	6413      	str	r3, [r2, #64]	; 0x40
 80016a8:	4b16      	ldr	r3, [pc, #88]	; (8001704 <HAL_UART_MspInit+0x174>)
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b4:	4b13      	ldr	r3, [pc, #76]	; (8001704 <HAL_UART_MspInit+0x174>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b8:	4a12      	ldr	r2, [pc, #72]	; (8001704 <HAL_UART_MspInit+0x174>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6313      	str	r3, [r2, #48]	; 0x30
 80016c0:	4b10      	ldr	r3, [pc, #64]	; (8001704 <HAL_UART_MspInit+0x174>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016cc:	230c      	movs	r3, #12
 80016ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	2302      	movs	r3, #2
 80016d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016de:	2303      	movs	r3, #3
 80016e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016e4:	2307      	movs	r3, #7
 80016e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80016ee:	4619      	mov	r1, r3
 80016f0:	4807      	ldr	r0, [pc, #28]	; (8001710 <HAL_UART_MspInit+0x180>)
 80016f2:	f000 ffa1 	bl	8002638 <HAL_GPIO_Init>
}
 80016f6:	bf00      	nop
 80016f8:	37c0      	adds	r7, #192	; 0xc0
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40011000 	.word	0x40011000
 8001704:	40023800 	.word	0x40023800
 8001708:	40020400 	.word	0x40020400
 800170c:	40004400 	.word	0x40004400
 8001710:	40020000 	.word	0x40020000

08001714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800174c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001718:	480d      	ldr	r0, [pc, #52]	; (8001750 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800171a:	490e      	ldr	r1, [pc, #56]	; (8001754 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800171c:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001720:	e002      	b.n	8001728 <LoopCopyDataInit>

08001722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001726:	3304      	adds	r3, #4

08001728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800172c:	d3f9      	bcc.n	8001722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172e:	4a0b      	ldr	r2, [pc, #44]	; (800175c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001730:	4c0b      	ldr	r4, [pc, #44]	; (8001760 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001734:	e001      	b.n	800173a <LoopFillZerobss>

08001736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001738:	3204      	adds	r2, #4

0800173a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800173c:	d3fb      	bcc.n	8001736 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800173e:	f7ff fe43 	bl	80013c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001742:	f005 fbb7 	bl	8006eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001746:	f7ff fad7 	bl	8000cf8 <main>
  bx  lr    
 800174a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800174c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001754:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001758:	0800bcec 	.word	0x0800bcec
  ldr r2, =_sbss
 800175c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001760:	20000468 	.word	0x20000468

08001764 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001764:	e7fe      	b.n	8001764 <CAN1_RX0_IRQHandler>

08001766 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d104      	bne.n	800177e <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
 8001778:	f7ff fca0 	bl	80010bc <Error_Handler>
 800177c:	e7fe      	b.n	800177c <stm32_lock_init+0x16>
  lock->flag = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]
  lock->counter = 0;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	705a      	strb	r2, [r3, #1]
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b084      	sub	sp, #16
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800179a:	f3ef 8310 	mrs	r3, PRIMASK
 800179e:	60bb      	str	r3, [r7, #8]
  return(result);
 80017a0:	68bb      	ldr	r3, [r7, #8]
  uint8_t flag = (uint8_t)(__get_PRIMASK() & 0x1); /* PRIMASK.PM */
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 80017aa:	b672      	cpsid	i
}
 80017ac:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017ae:	f3bf 8f4f 	dsb	sy
}
 80017b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017b4:	f3bf 8f6f 	isb	sy
}
 80017b8:	bf00      	nop
  __disable_irq();
  __DSB();
  __ISB();
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d104      	bne.n	80017ca <stm32_lock_acquire+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
 80017c4:	f7ff fc7a 	bl	80010bc <Error_Handler>
 80017c8:	e7fe      	b.n	80017c8 <stm32_lock_acquire+0x36>
  if (lock->counter == 0)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	785b      	ldrb	r3, [r3, #1]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d103      	bne.n	80017da <stm32_lock_acquire+0x48>
  {
    lock->flag = flag;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	7bfa      	ldrb	r2, [r7, #15]
 80017d6:	701a      	strb	r2, [r3, #0]
 80017d8:	e008      	b.n	80017ec <stm32_lock_acquire+0x5a>
  }
  else if (lock->counter == UINT8_MAX)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	785b      	ldrb	r3, [r3, #1]
 80017de:	2bff      	cmp	r3, #255	; 0xff
 80017e0:	d104      	bne.n	80017ec <stm32_lock_acquire+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 80017e2:	b672      	cpsid	i
}
 80017e4:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 80017e6:	f7ff fc69 	bl	80010bc <Error_Handler>
 80017ea:	e7fe      	b.n	80017ea <stm32_lock_acquire+0x58>
  }
  lock->counter++;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	785b      	ldrb	r3, [r3, #1]
 80017f0:	3301      	adds	r3, #1
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	705a      	strb	r2, [r3, #1]
}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d104      	bne.n	8001818 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800180e:	b672      	cpsid	i
}
 8001810:	bf00      	nop
 8001812:	f7ff fc53 	bl	80010bc <Error_Handler>
 8001816:	e7fe      	b.n	8001816 <stm32_lock_release+0x16>
  if (lock->counter == 0)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d104      	bne.n	800182a <stm32_lock_release+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001820:	b672      	cpsid	i
}
 8001822:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 8001824:	f7ff fc4a 	bl	80010bc <Error_Handler>
 8001828:	e7fe      	b.n	8001828 <stm32_lock_release+0x28>
  }
  lock->counter--;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	785b      	ldrb	r3, [r3, #1]
 800182e:	3b01      	subs	r3, #1
 8001830:	b2da      	uxtb	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	705a      	strb	r2, [r3, #1]
  if (lock->counter == 0 && lock->flag == 0)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	785b      	ldrb	r3, [r3, #1]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d105      	bne.n	800184a <stm32_lock_release+0x4a>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <stm32_lock_release+0x4a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001846:	b662      	cpsie	i
}
 8001848:	bf00      	nop
  {
    __enable_irq();
  }
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d105      	bne.n	800186c <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8001860:	f005 fb22 	bl	8006ea8 <__errno>
 8001864:	4603      	mov	r3, r0
 8001866:	2216      	movs	r2, #22
 8001868:	601a      	str	r2, [r3, #0]
    return;
 800186a:	e015      	b.n	8001898 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800186c:	2002      	movs	r0, #2
 800186e:	f005 fb45 	bl	8006efc <malloc>
 8001872:	4603      	mov	r3, r0
 8001874:	461a      	mov	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d005      	beq.n	800188e <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ff6d 	bl	8001766 <stm32_lock_init>
    return;
 800188c:	e004      	b.n	8001898 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 800188e:	b672      	cpsid	i
}
 8001890:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001892:	f7ff fc13 	bl	80010bc <Error_Handler>
 8001896:	e7fe      	b.n	8001896 <__retarget_lock_init_recursive+0x44>
}
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d104      	bne.n	80018b6 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80018ac:	b672      	cpsid	i
}
 80018ae:	bf00      	nop
 80018b0:	f7ff fc04 	bl	80010bc <Error_Handler>
 80018b4:	e7fe      	b.n	80018b4 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ff6a 	bl	8001792 <stm32_lock_acquire>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d104      	bne.n	80018de <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	bf00      	nop
 80018d8:	f7ff fbf0 	bl	80010bc <Error_Handler>
 80018dc:	e7fe      	b.n	80018dc <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff8d 	bl	8001800 <stm32_lock_release>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f2:	2003      	movs	r0, #3
 80018f4:	f000 fdcc 	bl	8002490 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f8:	200f      	movs	r0, #15
 80018fa:	f000 f805 	bl	8001908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018fe:	f7ff fbe3 	bl	80010c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001910:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_InitTick+0x54>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_InitTick+0x58>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001922:	fbb2 f3f3 	udiv	r3, r2, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f000 fde7 	bl	80024fa <HAL_SYSTICK_Config>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e00e      	b.n	8001954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d80a      	bhi.n	8001952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193c:	2200      	movs	r2, #0
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f000 fdaf 	bl	80024a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001948:	4a06      	ldr	r2, [pc, #24]	; (8001964 <HAL_InitTick+0x5c>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000010 	.word	0x20000010
 8001960:	20000018 	.word	0x20000018
 8001964:	20000014 	.word	0x20000014

08001968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HAL_IncTick+0x20>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_IncTick+0x24>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	4a04      	ldr	r2, [pc, #16]	; (800198c <HAL_IncTick+0x24>)
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000018 	.word	0x20000018
 800198c:	20000458 	.word	0x20000458

08001990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return uwTick;
 8001994:	4b03      	ldr	r3, [pc, #12]	; (80019a4 <HAL_GetTick+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	20000458 	.word	0x20000458

080019a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019b0:	2300      	movs	r3, #0
 80019b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e031      	b.n	8001a22 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d109      	bne.n	80019da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff f868 	bl	8000a9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d116      	bne.n	8001a14 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019ea:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <HAL_ADC_Init+0x84>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	f043 0202 	orr.w	r2, r3, #2
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 fb76 	bl	80020e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	f023 0303 	bic.w	r3, r3, #3
 8001a0a:	f043 0201 	orr.w	r2, r3, #1
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	641a      	str	r2, [r3, #64]	; 0x40
 8001a12:	e001      	b.n	8001a18 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	ffffeefd 	.word	0xffffeefd

08001a30 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d101      	bne.n	8001a4a <HAL_ADC_Start_IT+0x1a>
 8001a46:	2302      	movs	r3, #2
 8001a48:	e0b5      	b.n	8001bb6 <HAL_ADC_Start_IT+0x186>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d018      	beq.n	8001a92 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f042 0201 	orr.w	r2, r2, #1
 8001a6e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001a70:	4b54      	ldr	r3, [pc, #336]	; (8001bc4 <HAL_ADC_Start_IT+0x194>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a54      	ldr	r2, [pc, #336]	; (8001bc8 <HAL_ADC_Start_IT+0x198>)
 8001a76:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7a:	0c9a      	lsrs	r2, r3, #18
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001a84:	e002      	b.n	8001a8c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1f9      	bne.n	8001a86 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d17d      	bne.n	8001b9c <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001aa4:	4b49      	ldr	r3, [pc, #292]	; (8001bcc <HAL_ADC_Start_IT+0x19c>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d007      	beq.n	8001ace <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ac6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ada:	d106      	bne.n	8001aea <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae0:	f023 0206 	bic.w	r2, r3, #6
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	645a      	str	r2, [r3, #68]	; 0x44
 8001ae8:	e002      	b.n	8001af0 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2200      	movs	r2, #0
 8001aee:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001b00:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6859      	ldr	r1, [r3, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b30      	ldr	r3, [pc, #192]	; (8001bd0 <HAL_ADC_Start_IT+0x1a0>)
 8001b0e:	430b      	orrs	r3, r1
 8001b10:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001b12:	4b30      	ldr	r3, [pc, #192]	; (8001bd4 <HAL_ADC_Start_IT+0x1a4>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 031f 	and.w	r3, r3, #31
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10f      	bne.n	8001b3e <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d143      	bne.n	8001bb4 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	689a      	ldr	r2, [r3, #8]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	e03a      	b.n	8001bb4 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a25      	ldr	r2, [pc, #148]	; (8001bd8 <HAL_ADC_Start_IT+0x1a8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d10e      	bne.n	8001b66 <HAL_ADC_Start_IT+0x136>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d107      	bne.n	8001b66 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689a      	ldr	r2, [r3, #8]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b64:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001b66:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <HAL_ADC_Start_IT+0x1a4>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d120      	bne.n	8001bb4 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a19      	ldr	r2, [pc, #100]	; (8001bdc <HAL_ADC_Start_IT+0x1ac>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d11b      	bne.n	8001bb4 <HAL_ADC_Start_IT+0x184>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d114      	bne.n	8001bb4 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b98:	609a      	str	r2, [r3, #8]
 8001b9a:	e00b      	b.n	8001bb4 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	f043 0210 	orr.w	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bac:	f043 0201 	orr.w	r2, r3, #1
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	20000010 	.word	0x20000010
 8001bc8:	431bde83 	.word	0x431bde83
 8001bcc:	fffff8fe 	.word	0xfffff8fe
 8001bd0:	04000020 	.word	0x04000020
 8001bd4:	40012300 	.word	0x40012300
 8001bd8:	40012000 	.word	0x40012000
 8001bdc:	40012200 	.word	0x40012200

08001be0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	2300      	movs	r3, #0
 8001bee:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	f003 0320 	and.w	r3, r3, #32
 8001c0e:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d049      	beq.n	8001caa <HAL_ADC_IRQHandler+0xca>
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d046      	beq.n	8001caa <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c20:	f003 0310 	and.w	r3, r3, #16
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d105      	bne.n	8001c34 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d12b      	bne.n	8001c9a <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d127      	bne.n	8001c9a <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c50:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d006      	beq.n	8001c66 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d119      	bne.n	8001c9a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0220 	bic.w	r2, r2, #32
 8001c74:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d105      	bne.n	8001c9a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f043 0201 	orr.w	r2, r3, #1
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f8b0 	bl	8001e00 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f06f 0212 	mvn.w	r2, #18
 8001ca8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d057      	beq.n	8001d70 <HAL_ADC_IRQHandler+0x190>
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d054      	beq.n	8001d70 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	f003 0310 	and.w	r3, r3, #16
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d105      	bne.n	8001cde <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d139      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d006      	beq.n	8001d08 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d12b      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d124      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d11d      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d119      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d3a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d40:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d105      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f043 0201 	orr.w	r2, r3, #1
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 fabb 	bl	80022dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f06f 020c 	mvn.w	r2, #12
 8001d6e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d7e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d017      	beq.n	8001db6 <HAL_ADC_IRQHandler+0x1d6>
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d014      	beq.n	8001db6 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d10d      	bne.n	8001db6 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f834 	bl	8001e14 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f06f 0201 	mvn.w	r2, #1
 8001db4:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f003 0320 	and.w	r3, r3, #32
 8001dbc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001dc4:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d015      	beq.n	8001df8 <HAL_ADC_IRQHandler+0x218>
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d012      	beq.n	8001df8 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd6:	f043 0202 	orr.w	r2, r3, #2
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f06f 0220 	mvn.w	r2, #32
 8001de6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f81d 	bl	8001e28 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f06f 0220 	mvn.w	r2, #32
 8001df6:	601a      	str	r2, [r3, #0]
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d101      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x1c>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e136      	b.n	80020c6 <HAL_ADC_ConfigChannel+0x28a>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b09      	cmp	r3, #9
 8001e66:	d93a      	bls.n	8001ede <HAL_ADC_ConfigChannel+0xa2>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001e70:	d035      	beq.n	8001ede <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68d9      	ldr	r1, [r3, #12]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4613      	mov	r3, r2
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	4413      	add	r3, r2
 8001e86:	3b1e      	subs	r3, #30
 8001e88:	2207      	movs	r2, #7
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43da      	mvns	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	400a      	ands	r2, r1
 8001e96:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a8d      	ldr	r2, [pc, #564]	; (80020d4 <HAL_ADC_ConfigChannel+0x298>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d10a      	bne.n	8001eb8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68d9      	ldr	r1, [r3, #12]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	061a      	lsls	r2, r3, #24
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eb6:	e035      	b.n	8001f24 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68d9      	ldr	r1, [r3, #12]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	689a      	ldr	r2, [r3, #8]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	4618      	mov	r0, r3
 8001eca:	4603      	mov	r3, r0
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	4403      	add	r3, r0
 8001ed0:	3b1e      	subs	r3, #30
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001edc:	e022      	b.n	8001f24 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6919      	ldr	r1, [r3, #16]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	461a      	mov	r2, r3
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	2207      	movs	r2, #7
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43da      	mvns	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	400a      	ands	r2, r1
 8001f00:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6919      	ldr	r1, [r3, #16]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4618      	mov	r0, r3
 8001f14:	4603      	mov	r3, r0
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4403      	add	r3, r0
 8001f1a:	409a      	lsls	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	2b06      	cmp	r3, #6
 8001f2a:	d824      	bhi.n	8001f76 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3b05      	subs	r3, #5
 8001f3e:	221f      	movs	r2, #31
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43da      	mvns	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	3b05      	subs	r3, #5
 8001f68:	fa00 f203 	lsl.w	r2, r0, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	635a      	str	r2, [r3, #52]	; 0x34
 8001f74:	e04c      	b.n	8002010 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b0c      	cmp	r3, #12
 8001f7c:	d824      	bhi.n	8001fc8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685a      	ldr	r2, [r3, #4]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	3b23      	subs	r3, #35	; 0x23
 8001f90:	221f      	movs	r2, #31
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	43da      	mvns	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	400a      	ands	r2, r1
 8001f9e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	4618      	mov	r0, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3b23      	subs	r3, #35	; 0x23
 8001fba:	fa00 f203 	lsl.w	r2, r0, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	631a      	str	r2, [r3, #48]	; 0x30
 8001fc6:	e023      	b.n	8002010 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3b41      	subs	r3, #65	; 0x41
 8001fda:	221f      	movs	r2, #31
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43da      	mvns	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	3b41      	subs	r3, #65	; 0x41
 8002004:	fa00 f203 	lsl.w	r2, r0, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	430a      	orrs	r2, r1
 800200e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a30      	ldr	r2, [pc, #192]	; (80020d8 <HAL_ADC_ConfigChannel+0x29c>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d10a      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x1f4>
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002022:	d105      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002024:	4b2d      	ldr	r3, [pc, #180]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	4a2c      	ldr	r2, [pc, #176]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 800202a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800202e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a28      	ldr	r2, [pc, #160]	; (80020d8 <HAL_ADC_ConfigChannel+0x29c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d10f      	bne.n	800205a <HAL_ADC_ConfigChannel+0x21e>
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2b12      	cmp	r3, #18
 8002040:	d10b      	bne.n	800205a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002042:	4b26      	ldr	r3, [pc, #152]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	4a25      	ldr	r2, [pc, #148]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002048:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800204c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800204e:	4b23      	ldr	r3, [pc, #140]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	4a22      	ldr	r2, [pc, #136]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002054:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002058:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a1e      	ldr	r2, [pc, #120]	; (80020d8 <HAL_ADC_ConfigChannel+0x29c>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d12b      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x280>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a1a      	ldr	r2, [pc, #104]	; (80020d4 <HAL_ADC_ConfigChannel+0x298>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d003      	beq.n	8002076 <HAL_ADC_ConfigChannel+0x23a>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2b11      	cmp	r3, #17
 8002074:	d122      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002076:	4b19      	ldr	r3, [pc, #100]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	4a18      	ldr	r2, [pc, #96]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 800207c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002080:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002082:	4b16      	ldr	r3, [pc, #88]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	4a15      	ldr	r2, [pc, #84]	; (80020dc <HAL_ADC_ConfigChannel+0x2a0>)
 8002088:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800208c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a10      	ldr	r2, [pc, #64]	; (80020d4 <HAL_ADC_ConfigChannel+0x298>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d111      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <HAL_ADC_ConfigChannel+0x2a4>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a11      	ldr	r2, [pc, #68]	; (80020e4 <HAL_ADC_ConfigChannel+0x2a8>)
 800209e:	fba2 2303 	umull	r2, r3, r2, r3
 80020a2:	0c9a      	lsrs	r2, r3, #18
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020ae:	e002      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1f9      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3714      	adds	r7, #20
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	10000012 	.word	0x10000012
 80020d8:	40012000 	.word	0x40012000
 80020dc:	40012300 	.word	0x40012300
 80020e0:	20000010 	.word	0x20000010
 80020e4:	431bde83 	.word	0x431bde83

080020e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80020f0:	4b78      	ldr	r3, [pc, #480]	; (80022d4 <ADC_Init+0x1ec>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	4a77      	ldr	r2, [pc, #476]	; (80022d4 <ADC_Init+0x1ec>)
 80020f6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80020fa:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80020fc:	4b75      	ldr	r3, [pc, #468]	; (80022d4 <ADC_Init+0x1ec>)
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	4973      	ldr	r1, [pc, #460]	; (80022d4 <ADC_Init+0x1ec>)
 8002106:	4313      	orrs	r3, r2
 8002108:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002118:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6859      	ldr	r1, [r3, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	021a      	lsls	r2, r3, #8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800213c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6859      	ldr	r1, [r3, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800215e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6899      	ldr	r1, [r3, #8]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	4a58      	ldr	r2, [pc, #352]	; (80022d8 <ADC_Init+0x1f0>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d022      	beq.n	80021c2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800218a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6899      	ldr	r1, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6899      	ldr	r1, [r3, #8]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	e00f      	b.n	80021e2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 0202 	bic.w	r2, r2, #2
 80021f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6899      	ldr	r1, [r3, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	005a      	lsls	r2, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 3020 	ldrb.w	r3, [r3, #32]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d01b      	beq.n	8002248 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800221e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685a      	ldr	r2, [r3, #4]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800222e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6859      	ldr	r1, [r3, #4]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223a:	3b01      	subs	r3, #1
 800223c:	035a      	lsls	r2, r3, #13
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	e007      	b.n	8002258 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002256:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002266:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	3b01      	subs	r3, #1
 8002274:	051a      	lsls	r2, r3, #20
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800228c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6899      	ldr	r1, [r3, #8]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800229a:	025a      	lsls	r2, r3, #9
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689a      	ldr	r2, [r3, #8]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6899      	ldr	r1, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	029a      	lsls	r2, r3, #10
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	609a      	str	r2, [r3, #8]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	40012300 	.word	0x40012300
 80022d8:	0f000001 	.word	0x0f000001

080022dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002300:	4b0b      	ldr	r3, [pc, #44]	; (8002330 <__NVIC_SetPriorityGrouping+0x40>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800230c:	4013      	ands	r3, r2
 800230e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 800231a:	4313      	orrs	r3, r2
 800231c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231e:	4a04      	ldr	r2, [pc, #16]	; (8002330 <__NVIC_SetPriorityGrouping+0x40>)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	60d3      	str	r3, [r2, #12]
}
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000ed00 	.word	0xe000ed00
 8002334:	05fa0000 	.word	0x05fa0000

08002338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800233c:	4b04      	ldr	r3, [pc, #16]	; (8002350 <__NVIC_GetPriorityGrouping+0x18>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	f003 0307 	and.w	r3, r3, #7
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	2b00      	cmp	r3, #0
 8002364:	db0b      	blt.n	800237e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	f003 021f 	and.w	r2, r3, #31
 800236c:	4907      	ldr	r1, [pc, #28]	; (800238c <__NVIC_EnableIRQ+0x38>)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	2001      	movs	r0, #1
 8002376:	fa00 f202 	lsl.w	r2, r0, r2
 800237a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000e100 	.word	0xe000e100

08002390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	db0a      	blt.n	80023ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	490c      	ldr	r1, [pc, #48]	; (80023dc <__NVIC_SetPriority+0x4c>)
 80023aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ae:	0112      	lsls	r2, r2, #4
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	440b      	add	r3, r1
 80023b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b8:	e00a      	b.n	80023d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4908      	ldr	r1, [pc, #32]	; (80023e0 <__NVIC_SetPriority+0x50>)
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	3b04      	subs	r3, #4
 80023c8:	0112      	lsls	r2, r2, #4
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	440b      	add	r3, r1
 80023ce:	761a      	strb	r2, [r3, #24]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	e000e100 	.word	0xe000e100
 80023e0:	e000ed00 	.word	0xe000ed00

080023e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b089      	sub	sp, #36	; 0x24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f1c3 0307 	rsb	r3, r3, #7
 80023fe:	2b04      	cmp	r3, #4
 8002400:	bf28      	it	cs
 8002402:	2304      	movcs	r3, #4
 8002404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	3304      	adds	r3, #4
 800240a:	2b06      	cmp	r3, #6
 800240c:	d902      	bls.n	8002414 <NVIC_EncodePriority+0x30>
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3b03      	subs	r3, #3
 8002412:	e000      	b.n	8002416 <NVIC_EncodePriority+0x32>
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002418:	f04f 32ff 	mov.w	r2, #4294967295
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43da      	mvns	r2, r3
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	401a      	ands	r2, r3
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800242c:	f04f 31ff 	mov.w	r1, #4294967295
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	fa01 f303 	lsl.w	r3, r1, r3
 8002436:	43d9      	mvns	r1, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800243c:	4313      	orrs	r3, r2
         );
}
 800243e:	4618      	mov	r0, r3
 8002440:	3724      	adds	r7, #36	; 0x24
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
	...

0800244c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3b01      	subs	r3, #1
 8002458:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800245c:	d301      	bcc.n	8002462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800245e:	2301      	movs	r3, #1
 8002460:	e00f      	b.n	8002482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002462:	4a0a      	ldr	r2, [pc, #40]	; (800248c <SysTick_Config+0x40>)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3b01      	subs	r3, #1
 8002468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246a:	210f      	movs	r1, #15
 800246c:	f04f 30ff 	mov.w	r0, #4294967295
 8002470:	f7ff ff8e 	bl	8002390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002474:	4b05      	ldr	r3, [pc, #20]	; (800248c <SysTick_Config+0x40>)
 8002476:	2200      	movs	r2, #0
 8002478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247a:	4b04      	ldr	r3, [pc, #16]	; (800248c <SysTick_Config+0x40>)
 800247c:	2207      	movs	r2, #7
 800247e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	e000e010 	.word	0xe000e010

08002490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff ff29 	bl	80022f0 <__NVIC_SetPriorityGrouping>
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024b8:	f7ff ff3e 	bl	8002338 <__NVIC_GetPriorityGrouping>
 80024bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	68b9      	ldr	r1, [r7, #8]
 80024c2:	6978      	ldr	r0, [r7, #20]
 80024c4:	f7ff ff8e 	bl	80023e4 <NVIC_EncodePriority>
 80024c8:	4602      	mov	r2, r0
 80024ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ce:	4611      	mov	r1, r2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff5d 	bl	8002390 <__NVIC_SetPriority>
}
 80024d6:	bf00      	nop
 80024d8:	3718      	adds	r7, #24
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff ff31 	bl	8002354 <__NVIC_EnableIRQ>
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b082      	sub	sp, #8
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7ff ffa2 	bl	800244c <SysTick_Config>
 8002508:	4603      	mov	r3, r0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b084      	sub	sp, #16
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002520:	f7ff fa36 	bl	8001990 <HAL_GetTick>
 8002524:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d008      	beq.n	8002544 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2280      	movs	r2, #128	; 0x80
 8002536:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e052      	b.n	80025ea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0216 	bic.w	r2, r2, #22
 8002552:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	695a      	ldr	r2, [r3, #20]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002562:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	2b00      	cmp	r3, #0
 800256a:	d103      	bne.n	8002574 <HAL_DMA_Abort+0x62>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002570:	2b00      	cmp	r3, #0
 8002572:	d007      	beq.n	8002584 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0208 	bic.w	r2, r2, #8
 8002582:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0201 	bic.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002594:	e013      	b.n	80025be <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002596:	f7ff f9fb 	bl	8001990 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b05      	cmp	r3, #5
 80025a2:	d90c      	bls.n	80025be <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2220      	movs	r2, #32
 80025a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2203      	movs	r2, #3
 80025ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e015      	b.n	80025ea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1e4      	bne.n	8002596 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d0:	223f      	movs	r2, #63	; 0x3f
 80025d2:	409a      	lsls	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b083      	sub	sp, #12
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d004      	beq.n	8002610 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2280      	movs	r2, #128	; 0x80
 800260a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e00c      	b.n	800262a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2205      	movs	r2, #5
 8002614:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0201 	bic.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800264a:	2300      	movs	r3, #0
 800264c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800264e:	2300      	movs	r3, #0
 8002650:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002652:	2300      	movs	r3, #0
 8002654:	61fb      	str	r3, [r7, #28]
 8002656:	e175      	b.n	8002944 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002658:	2201      	movs	r2, #1
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	697a      	ldr	r2, [r7, #20]
 8002668:	4013      	ands	r3, r2
 800266a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	429a      	cmp	r2, r3
 8002672:	f040 8164 	bne.w	800293e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	2b01      	cmp	r3, #1
 8002680:	d005      	beq.n	800268e <HAL_GPIO_Init+0x56>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d130      	bne.n	80026f0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	2203      	movs	r2, #3
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43db      	mvns	r3, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4013      	ands	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026c4:	2201      	movs	r2, #1
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	091b      	lsrs	r3, r3, #4
 80026da:	f003 0201 	and.w	r2, r3, #1
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d017      	beq.n	800272c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	2203      	movs	r2, #3
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	43db      	mvns	r3, r3
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4313      	orrs	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 0303 	and.w	r3, r3, #3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d123      	bne.n	8002780 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	08da      	lsrs	r2, r3, #3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3208      	adds	r2, #8
 8002740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	220f      	movs	r2, #15
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	691a      	ldr	r2, [r3, #16]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	08da      	lsrs	r2, r3, #3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3208      	adds	r2, #8
 800277a:	69b9      	ldr	r1, [r7, #24]
 800277c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2203      	movs	r2, #3
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 0203 	and.w	r2, r3, #3
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 80be 	beq.w	800293e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027c2:	4b66      	ldr	r3, [pc, #408]	; (800295c <HAL_GPIO_Init+0x324>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	4a65      	ldr	r2, [pc, #404]	; (800295c <HAL_GPIO_Init+0x324>)
 80027c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027cc:	6453      	str	r3, [r2, #68]	; 0x44
 80027ce:	4b63      	ldr	r3, [pc, #396]	; (800295c <HAL_GPIO_Init+0x324>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027da:	4a61      	ldr	r2, [pc, #388]	; (8002960 <HAL_GPIO_Init+0x328>)
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	089b      	lsrs	r3, r3, #2
 80027e0:	3302      	adds	r3, #2
 80027e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	220f      	movs	r2, #15
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4013      	ands	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a58      	ldr	r2, [pc, #352]	; (8002964 <HAL_GPIO_Init+0x32c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d037      	beq.n	8002876 <HAL_GPIO_Init+0x23e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a57      	ldr	r2, [pc, #348]	; (8002968 <HAL_GPIO_Init+0x330>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d031      	beq.n	8002872 <HAL_GPIO_Init+0x23a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a56      	ldr	r2, [pc, #344]	; (800296c <HAL_GPIO_Init+0x334>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d02b      	beq.n	800286e <HAL_GPIO_Init+0x236>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a55      	ldr	r2, [pc, #340]	; (8002970 <HAL_GPIO_Init+0x338>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d025      	beq.n	800286a <HAL_GPIO_Init+0x232>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a54      	ldr	r2, [pc, #336]	; (8002974 <HAL_GPIO_Init+0x33c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d01f      	beq.n	8002866 <HAL_GPIO_Init+0x22e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a53      	ldr	r2, [pc, #332]	; (8002978 <HAL_GPIO_Init+0x340>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d019      	beq.n	8002862 <HAL_GPIO_Init+0x22a>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a52      	ldr	r2, [pc, #328]	; (800297c <HAL_GPIO_Init+0x344>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <HAL_GPIO_Init+0x226>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a51      	ldr	r2, [pc, #324]	; (8002980 <HAL_GPIO_Init+0x348>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00d      	beq.n	800285a <HAL_GPIO_Init+0x222>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a50      	ldr	r2, [pc, #320]	; (8002984 <HAL_GPIO_Init+0x34c>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d007      	beq.n	8002856 <HAL_GPIO_Init+0x21e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a4f      	ldr	r2, [pc, #316]	; (8002988 <HAL_GPIO_Init+0x350>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_GPIO_Init+0x21a>
 800284e:	2309      	movs	r3, #9
 8002850:	e012      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002852:	230a      	movs	r3, #10
 8002854:	e010      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002856:	2308      	movs	r3, #8
 8002858:	e00e      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800285a:	2307      	movs	r3, #7
 800285c:	e00c      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800285e:	2306      	movs	r3, #6
 8002860:	e00a      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002862:	2305      	movs	r3, #5
 8002864:	e008      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002866:	2304      	movs	r3, #4
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800286a:	2303      	movs	r3, #3
 800286c:	e004      	b.n	8002878 <HAL_GPIO_Init+0x240>
 800286e:	2302      	movs	r3, #2
 8002870:	e002      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002872:	2301      	movs	r3, #1
 8002874:	e000      	b.n	8002878 <HAL_GPIO_Init+0x240>
 8002876:	2300      	movs	r3, #0
 8002878:	69fa      	ldr	r2, [r7, #28]
 800287a:	f002 0203 	and.w	r2, r2, #3
 800287e:	0092      	lsls	r2, r2, #2
 8002880:	4093      	lsls	r3, r2
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002888:	4935      	ldr	r1, [pc, #212]	; (8002960 <HAL_GPIO_Init+0x328>)
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	3302      	adds	r3, #2
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002896:	4b3d      	ldr	r3, [pc, #244]	; (800298c <HAL_GPIO_Init+0x354>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	43db      	mvns	r3, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4013      	ands	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ba:	4a34      	ldr	r2, [pc, #208]	; (800298c <HAL_GPIO_Init+0x354>)
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028c0:	4b32      	ldr	r3, [pc, #200]	; (800298c <HAL_GPIO_Init+0x354>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028e4:	4a29      	ldr	r2, [pc, #164]	; (800298c <HAL_GPIO_Init+0x354>)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028ea:	4b28      	ldr	r3, [pc, #160]	; (800298c <HAL_GPIO_Init+0x354>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800290e:	4a1f      	ldr	r2, [pc, #124]	; (800298c <HAL_GPIO_Init+0x354>)
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002914:	4b1d      	ldr	r3, [pc, #116]	; (800298c <HAL_GPIO_Init+0x354>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	43db      	mvns	r3, r3
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	4013      	ands	r3, r2
 8002922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	4313      	orrs	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002938:	4a14      	ldr	r2, [pc, #80]	; (800298c <HAL_GPIO_Init+0x354>)
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3301      	adds	r3, #1
 8002942:	61fb      	str	r3, [r7, #28]
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	2b0f      	cmp	r3, #15
 8002948:	f67f ae86 	bls.w	8002658 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	3724      	adds	r7, #36	; 0x24
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40023800 	.word	0x40023800
 8002960:	40013800 	.word	0x40013800
 8002964:	40020000 	.word	0x40020000
 8002968:	40020400 	.word	0x40020400
 800296c:	40020800 	.word	0x40020800
 8002970:	40020c00 	.word	0x40020c00
 8002974:	40021000 	.word	0x40021000
 8002978:	40021400 	.word	0x40021400
 800297c:	40021800 	.word	0x40021800
 8002980:	40021c00 	.word	0x40021c00
 8002984:	40022000 	.word	0x40022000
 8002988:	40022400 	.word	0x40022400
 800298c:	40013c00 	.word	0x40013c00

08002990 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	691a      	ldr	r2, [r3, #16]
 80029a0:	887b      	ldrh	r3, [r7, #2]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a8:	2301      	movs	r3, #1
 80029aa:	73fb      	strb	r3, [r7, #15]
 80029ac:	e001      	b.n	80029b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ae:	2300      	movs	r3, #0
 80029b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	460b      	mov	r3, r1
 80029ca:	807b      	strh	r3, [r7, #2]
 80029cc:	4613      	mov	r3, r2
 80029ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029d0:	787b      	ldrb	r3, [r7, #1]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d6:	887a      	ldrh	r2, [r7, #2]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029dc:	e003      	b.n	80029e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029de:	887b      	ldrh	r3, [r7, #2]
 80029e0:	041a      	lsls	r2, r3, #16
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	619a      	str	r2, [r3, #24]
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80029fa:	2300      	movs	r3, #0
 80029fc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80029fe:	4b23      	ldr	r3, [pc, #140]	; (8002a8c <HAL_PWREx_EnableOverDrive+0x98>)
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	4a22      	ldr	r2, [pc, #136]	; (8002a8c <HAL_PWREx_EnableOverDrive+0x98>)
 8002a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a08:	6413      	str	r3, [r2, #64]	; 0x40
 8002a0a:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <HAL_PWREx_EnableOverDrive+0x98>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a16:	4b1e      	ldr	r3, [pc, #120]	; (8002a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a20:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a22:	f7fe ffb5 	bl	8001990 <HAL_GetTick>
 8002a26:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a28:	e009      	b.n	8002a3e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a2a:	f7fe ffb1 	bl	8001990 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a38:	d901      	bls.n	8002a3e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e022      	b.n	8002a84 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a3e:	4b14      	ldr	r3, [pc, #80]	; (8002a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4a:	d1ee      	bne.n	8002a2a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a4c:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a0f      	ldr	r2, [pc, #60]	; (8002a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a56:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a58:	f7fe ff9a 	bl	8001990 <HAL_GetTick>
 8002a5c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a5e:	e009      	b.n	8002a74 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a60:	f7fe ff96 	bl	8001990 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a6e:	d901      	bls.n	8002a74 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e007      	b.n	8002a84 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a80:	d1ee      	bne.n	8002a60 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	40007000 	.word	0x40007000

08002a94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e29b      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 8087 	beq.w	8002bc6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ab8:	4b96      	ldr	r3, [pc, #600]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 030c 	and.w	r3, r3, #12
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d00c      	beq.n	8002ade <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ac4:	4b93      	ldr	r3, [pc, #588]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 030c 	and.w	r3, r3, #12
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d112      	bne.n	8002af6 <HAL_RCC_OscConfig+0x62>
 8002ad0:	4b90      	ldr	r3, [pc, #576]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ad8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002adc:	d10b      	bne.n	8002af6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ade:	4b8d      	ldr	r3, [pc, #564]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d06c      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x130>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d168      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e275      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002afe:	d106      	bne.n	8002b0e <HAL_RCC_OscConfig+0x7a>
 8002b00:	4b84      	ldr	r3, [pc, #528]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a83      	ldr	r2, [pc, #524]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	e02e      	b.n	8002b6c <HAL_RCC_OscConfig+0xd8>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10c      	bne.n	8002b30 <HAL_RCC_OscConfig+0x9c>
 8002b16:	4b7f      	ldr	r3, [pc, #508]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a7e      	ldr	r2, [pc, #504]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	4b7c      	ldr	r3, [pc, #496]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a7b      	ldr	r2, [pc, #492]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	e01d      	b.n	8002b6c <HAL_RCC_OscConfig+0xd8>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0xc0>
 8002b3a:	4b76      	ldr	r3, [pc, #472]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a75      	ldr	r2, [pc, #468]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b44:	6013      	str	r3, [r2, #0]
 8002b46:	4b73      	ldr	r3, [pc, #460]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a72      	ldr	r2, [pc, #456]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e00b      	b.n	8002b6c <HAL_RCC_OscConfig+0xd8>
 8002b54:	4b6f      	ldr	r3, [pc, #444]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a6e      	ldr	r2, [pc, #440]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	4b6c      	ldr	r3, [pc, #432]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a6b      	ldr	r2, [pc, #428]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d013      	beq.n	8002b9c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe ff0c 	bl	8001990 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b7c:	f7fe ff08 	bl	8001990 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b64      	cmp	r3, #100	; 0x64
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e229      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	4b61      	ldr	r3, [pc, #388]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0f0      	beq.n	8002b7c <HAL_RCC_OscConfig+0xe8>
 8002b9a:	e014      	b.n	8002bc6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7fe fef8 	bl	8001990 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba4:	f7fe fef4 	bl	8001990 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	; 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e215      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	4b57      	ldr	r3, [pc, #348]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x110>
 8002bc2:	e000      	b.n	8002bc6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d069      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bd2:	4b50      	ldr	r3, [pc, #320]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bde:	4b4d      	ldr	r3, [pc, #308]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d11c      	bne.n	8002c24 <HAL_RCC_OscConfig+0x190>
 8002bea:	4b4a      	ldr	r3, [pc, #296]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d116      	bne.n	8002c24 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf6:	4b47      	ldr	r3, [pc, #284]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <HAL_RCC_OscConfig+0x17a>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d001      	beq.n	8002c0e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e1e9      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0e:	4b41      	ldr	r3, [pc, #260]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	493d      	ldr	r1, [pc, #244]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c22:	e040      	b.n	8002ca6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d023      	beq.n	8002c74 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c2c:	4b39      	ldr	r3, [pc, #228]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a38      	ldr	r2, [pc, #224]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7fe feaa 	bl	8001990 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c40:	f7fe fea6 	bl	8001990 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e1c7      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c52:	4b30      	ldr	r3, [pc, #192]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	4929      	ldr	r1, [pc, #164]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]
 8002c72:	e018      	b.n	8002ca6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c74:	4b27      	ldr	r3, [pc, #156]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a26      	ldr	r2, [pc, #152]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c7a:	f023 0301 	bic.w	r3, r3, #1
 8002c7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7fe fe86 	bl	8001990 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c88:	f7fe fe82 	bl	8001990 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e1a3      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9a:	4b1e      	ldr	r3, [pc, #120]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d038      	beq.n	8002d24 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d019      	beq.n	8002cee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cba:	4b16      	ldr	r3, [pc, #88]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002cbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cbe:	4a15      	ldr	r2, [pc, #84]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc6:	f7fe fe63 	bl	8001990 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cce:	f7fe fe5f 	bl	8001990 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e180      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f0      	beq.n	8002cce <HAL_RCC_OscConfig+0x23a>
 8002cec:	e01a      	b.n	8002d24 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cee:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002cf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cf2:	4a08      	ldr	r2, [pc, #32]	; (8002d14 <HAL_RCC_OscConfig+0x280>)
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cfa:	f7fe fe49 	bl	8001990 <HAL_GetTick>
 8002cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d00:	e00a      	b.n	8002d18 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d02:	f7fe fe45 	bl	8001990 <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d903      	bls.n	8002d18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e166      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
 8002d14:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d18:	4b92      	ldr	r3, [pc, #584]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002d1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1ee      	bne.n	8002d02 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 80a4 	beq.w	8002e7a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d32:	4b8c      	ldr	r3, [pc, #560]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10d      	bne.n	8002d5a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3e:	4b89      	ldr	r3, [pc, #548]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	4a88      	ldr	r2, [pc, #544]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d48:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4a:	4b86      	ldr	r3, [pc, #536]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d56:	2301      	movs	r3, #1
 8002d58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d5a:	4b83      	ldr	r3, [pc, #524]	; (8002f68 <HAL_RCC_OscConfig+0x4d4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d118      	bne.n	8002d98 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d66:	4b80      	ldr	r3, [pc, #512]	; (8002f68 <HAL_RCC_OscConfig+0x4d4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a7f      	ldr	r2, [pc, #508]	; (8002f68 <HAL_RCC_OscConfig+0x4d4>)
 8002d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d72:	f7fe fe0d 	bl	8001990 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d7a:	f7fe fe09 	bl	8001990 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b64      	cmp	r3, #100	; 0x64
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e12a      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d8c:	4b76      	ldr	r3, [pc, #472]	; (8002f68 <HAL_RCC_OscConfig+0x4d4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0f0      	beq.n	8002d7a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d106      	bne.n	8002dae <HAL_RCC_OscConfig+0x31a>
 8002da0:	4b70      	ldr	r3, [pc, #448]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da4:	4a6f      	ldr	r2, [pc, #444]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	6713      	str	r3, [r2, #112]	; 0x70
 8002dac:	e02d      	b.n	8002e0a <HAL_RCC_OscConfig+0x376>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10c      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x33c>
 8002db6:	4b6b      	ldr	r3, [pc, #428]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dba:	4a6a      	ldr	r2, [pc, #424]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002dbc:	f023 0301 	bic.w	r3, r3, #1
 8002dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8002dc2:	4b68      	ldr	r3, [pc, #416]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc6:	4a67      	ldr	r2, [pc, #412]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002dc8:	f023 0304 	bic.w	r3, r3, #4
 8002dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8002dce:	e01c      	b.n	8002e0a <HAL_RCC_OscConfig+0x376>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	2b05      	cmp	r3, #5
 8002dd6:	d10c      	bne.n	8002df2 <HAL_RCC_OscConfig+0x35e>
 8002dd8:	4b62      	ldr	r3, [pc, #392]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ddc:	4a61      	ldr	r2, [pc, #388]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002dde:	f043 0304 	orr.w	r3, r3, #4
 8002de2:	6713      	str	r3, [r2, #112]	; 0x70
 8002de4:	4b5f      	ldr	r3, [pc, #380]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de8:	4a5e      	ldr	r2, [pc, #376]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002dea:	f043 0301 	orr.w	r3, r3, #1
 8002dee:	6713      	str	r3, [r2, #112]	; 0x70
 8002df0:	e00b      	b.n	8002e0a <HAL_RCC_OscConfig+0x376>
 8002df2:	4b5c      	ldr	r3, [pc, #368]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df6:	4a5b      	ldr	r2, [pc, #364]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002df8:	f023 0301 	bic.w	r3, r3, #1
 8002dfc:	6713      	str	r3, [r2, #112]	; 0x70
 8002dfe:	4b59      	ldr	r3, [pc, #356]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e02:	4a58      	ldr	r2, [pc, #352]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e04:	f023 0304 	bic.w	r3, r3, #4
 8002e08:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d015      	beq.n	8002e3e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e12:	f7fe fdbd 	bl	8001990 <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e18:	e00a      	b.n	8002e30 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1a:	f7fe fdb9 	bl	8001990 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e0d8      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e30:	4b4c      	ldr	r3, [pc, #304]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0ee      	beq.n	8002e1a <HAL_RCC_OscConfig+0x386>
 8002e3c:	e014      	b.n	8002e68 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e3e:	f7fe fda7 	bl	8001990 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e44:	e00a      	b.n	8002e5c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e46:	f7fe fda3 	bl	8001990 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e0c2      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e5c:	4b41      	ldr	r3, [pc, #260]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1ee      	bne.n	8002e46 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e68:	7dfb      	ldrb	r3, [r7, #23]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d105      	bne.n	8002e7a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e6e:	4b3d      	ldr	r3, [pc, #244]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	4a3c      	ldr	r2, [pc, #240]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e78:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f000 80ae 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e84:	4b37      	ldr	r3, [pc, #220]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 030c 	and.w	r3, r3, #12
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d06d      	beq.n	8002f6c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d14b      	bne.n	8002f30 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e98:	4b32      	ldr	r3, [pc, #200]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a31      	ldr	r2, [pc, #196]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002e9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7fe fd74 	bl	8001990 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eac:	f7fe fd70 	bl	8001990 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e091      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ebe:	4b29      	ldr	r3, [pc, #164]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f0      	bne.n	8002eac <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69da      	ldr	r2, [r3, #28]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	019b      	lsls	r3, r3, #6
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee0:	085b      	lsrs	r3, r3, #1
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	041b      	lsls	r3, r3, #16
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eec:	061b      	lsls	r3, r3, #24
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef4:	071b      	lsls	r3, r3, #28
 8002ef6:	491b      	ldr	r1, [pc, #108]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002efc:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a18      	ldr	r2, [pc, #96]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002f02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7fe fd42 	bl	8001990 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f10:	f7fe fd3e 	bl	8001990 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e05f      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d0f0      	beq.n	8002f10 <HAL_RCC_OscConfig+0x47c>
 8002f2e:	e057      	b.n	8002fe0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f30:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002f36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3c:	f7fe fd28 	bl	8001990 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f44:	f7fe fd24 	bl	8001990 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e045      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f56:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <HAL_RCC_OscConfig+0x4d0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f0      	bne.n	8002f44 <HAL_RCC_OscConfig+0x4b0>
 8002f62:	e03d      	b.n	8002fe0 <HAL_RCC_OscConfig+0x54c>
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f6c:	4b1f      	ldr	r3, [pc, #124]	; (8002fec <HAL_RCC_OscConfig+0x558>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d030      	beq.n	8002fdc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d129      	bne.n	8002fdc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d122      	bne.n	8002fdc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fa2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d119      	bne.n	8002fdc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb2:	085b      	lsrs	r3, r3, #1
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d10f      	bne.n	8002fdc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d107      	bne.n	8002fdc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e0d0      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003008:	4b6a      	ldr	r3, [pc, #424]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d910      	bls.n	8003038 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003016:	4b67      	ldr	r3, [pc, #412]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 020f 	bic.w	r2, r3, #15
 800301e:	4965      	ldr	r1, [pc, #404]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b63      	ldr	r3, [pc, #396]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d001      	beq.n	8003038 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0b8      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d020      	beq.n	8003086 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003050:	4b59      	ldr	r3, [pc, #356]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	4a58      	ldr	r2, [pc, #352]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003056:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800305a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b00      	cmp	r3, #0
 8003066:	d005      	beq.n	8003074 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003068:	4b53      	ldr	r3, [pc, #332]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	4a52      	ldr	r2, [pc, #328]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800306e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003072:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003074:	4b50      	ldr	r3, [pc, #320]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	494d      	ldr	r1, [pc, #308]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003082:	4313      	orrs	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d040      	beq.n	8003114 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d107      	bne.n	80030aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309a:	4b47      	ldr	r3, [pc, #284]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d115      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e07f      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d107      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b2:	4b41      	ldr	r3, [pc, #260]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d109      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e073      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c2:	4b3d      	ldr	r3, [pc, #244]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e06b      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030d2:	4b39      	ldr	r3, [pc, #228]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f023 0203 	bic.w	r2, r3, #3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4936      	ldr	r1, [pc, #216]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030e4:	f7fe fc54 	bl	8001990 <HAL_GetTick>
 80030e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ea:	e00a      	b.n	8003102 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ec:	f7fe fc50 	bl	8001990 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e053      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003102:	4b2d      	ldr	r3, [pc, #180]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 020c 	and.w	r2, r3, #12
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	429a      	cmp	r2, r3
 8003112:	d1eb      	bne.n	80030ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003114:	4b27      	ldr	r3, [pc, #156]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d210      	bcs.n	8003144 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003122:	4b24      	ldr	r3, [pc, #144]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f023 020f 	bic.w	r2, r3, #15
 800312a:	4922      	ldr	r1, [pc, #136]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003132:	4b20      	ldr	r3, [pc, #128]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	d001      	beq.n	8003144 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e032      	b.n	80031aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d008      	beq.n	8003162 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003150:	4b19      	ldr	r3, [pc, #100]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	4916      	ldr	r1, [pc, #88]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800315e:	4313      	orrs	r3, r2
 8003160:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800316e:	4b12      	ldr	r3, [pc, #72]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	490e      	ldr	r1, [pc, #56]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800317e:	4313      	orrs	r3, r2
 8003180:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003182:	f000 f821 	bl	80031c8 <HAL_RCC_GetSysClockFreq>
 8003186:	4602      	mov	r2, r0
 8003188:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	091b      	lsrs	r3, r3, #4
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	490a      	ldr	r1, [pc, #40]	; (80031bc <HAL_RCC_ClockConfig+0x1cc>)
 8003194:	5ccb      	ldrb	r3, [r1, r3]
 8003196:	fa22 f303 	lsr.w	r3, r2, r3
 800319a:	4a09      	ldr	r2, [pc, #36]	; (80031c0 <HAL_RCC_ClockConfig+0x1d0>)
 800319c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800319e:	4b09      	ldr	r3, [pc, #36]	; (80031c4 <HAL_RCC_ClockConfig+0x1d4>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe fbb0 	bl	8001908 <HAL_InitTick>

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40023c00 	.word	0x40023c00
 80031b8:	40023800 	.word	0x40023800
 80031bc:	0800b820 	.word	0x0800b820
 80031c0:	20000010 	.word	0x20000010
 80031c4:	20000014 	.word	0x20000014

080031c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031cc:	b090      	sub	sp, #64	; 0x40
 80031ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80031d0:	2300      	movs	r3, #0
 80031d2:	637b      	str	r3, [r7, #52]	; 0x34
 80031d4:	2300      	movs	r3, #0
 80031d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031d8:	2300      	movs	r3, #0
 80031da:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80031dc:	2300      	movs	r3, #0
 80031de:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031e0:	4b59      	ldr	r3, [pc, #356]	; (8003348 <HAL_RCC_GetSysClockFreq+0x180>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 030c 	and.w	r3, r3, #12
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d00d      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0x40>
 80031ec:	2b08      	cmp	r3, #8
 80031ee:	f200 80a1 	bhi.w	8003334 <HAL_RCC_GetSysClockFreq+0x16c>
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0x34>
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_GetSysClockFreq+0x3a>
 80031fa:	e09b      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031fc:	4b53      	ldr	r3, [pc, #332]	; (800334c <HAL_RCC_GetSysClockFreq+0x184>)
 80031fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003200:	e09b      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003202:	4b53      	ldr	r3, [pc, #332]	; (8003350 <HAL_RCC_GetSysClockFreq+0x188>)
 8003204:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003206:	e098      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003208:	4b4f      	ldr	r3, [pc, #316]	; (8003348 <HAL_RCC_GetSysClockFreq+0x180>)
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003210:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003212:	4b4d      	ldr	r3, [pc, #308]	; (8003348 <HAL_RCC_GetSysClockFreq+0x180>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d028      	beq.n	8003270 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800321e:	4b4a      	ldr	r3, [pc, #296]	; (8003348 <HAL_RCC_GetSysClockFreq+0x180>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	099b      	lsrs	r3, r3, #6
 8003224:	2200      	movs	r2, #0
 8003226:	623b      	str	r3, [r7, #32]
 8003228:	627a      	str	r2, [r7, #36]	; 0x24
 800322a:	6a3b      	ldr	r3, [r7, #32]
 800322c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003230:	2100      	movs	r1, #0
 8003232:	4b47      	ldr	r3, [pc, #284]	; (8003350 <HAL_RCC_GetSysClockFreq+0x188>)
 8003234:	fb03 f201 	mul.w	r2, r3, r1
 8003238:	2300      	movs	r3, #0
 800323a:	fb00 f303 	mul.w	r3, r0, r3
 800323e:	4413      	add	r3, r2
 8003240:	4a43      	ldr	r2, [pc, #268]	; (8003350 <HAL_RCC_GetSysClockFreq+0x188>)
 8003242:	fba0 1202 	umull	r1, r2, r0, r2
 8003246:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003248:	460a      	mov	r2, r1
 800324a:	62ba      	str	r2, [r7, #40]	; 0x28
 800324c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800324e:	4413      	add	r3, r2
 8003250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003254:	2200      	movs	r2, #0
 8003256:	61bb      	str	r3, [r7, #24]
 8003258:	61fa      	str	r2, [r7, #28]
 800325a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800325e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003262:	f7fd fa01 	bl	8000668 <__aeabi_uldivmod>
 8003266:	4602      	mov	r2, r0
 8003268:	460b      	mov	r3, r1
 800326a:	4613      	mov	r3, r2
 800326c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800326e:	e053      	b.n	8003318 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003270:	4b35      	ldr	r3, [pc, #212]	; (8003348 <HAL_RCC_GetSysClockFreq+0x180>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	099b      	lsrs	r3, r3, #6
 8003276:	2200      	movs	r2, #0
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	617a      	str	r2, [r7, #20]
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003282:	f04f 0b00 	mov.w	fp, #0
 8003286:	4652      	mov	r2, sl
 8003288:	465b      	mov	r3, fp
 800328a:	f04f 0000 	mov.w	r0, #0
 800328e:	f04f 0100 	mov.w	r1, #0
 8003292:	0159      	lsls	r1, r3, #5
 8003294:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003298:	0150      	lsls	r0, r2, #5
 800329a:	4602      	mov	r2, r0
 800329c:	460b      	mov	r3, r1
 800329e:	ebb2 080a 	subs.w	r8, r2, sl
 80032a2:	eb63 090b 	sbc.w	r9, r3, fp
 80032a6:	f04f 0200 	mov.w	r2, #0
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032ba:	ebb2 0408 	subs.w	r4, r2, r8
 80032be:	eb63 0509 	sbc.w	r5, r3, r9
 80032c2:	f04f 0200 	mov.w	r2, #0
 80032c6:	f04f 0300 	mov.w	r3, #0
 80032ca:	00eb      	lsls	r3, r5, #3
 80032cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032d0:	00e2      	lsls	r2, r4, #3
 80032d2:	4614      	mov	r4, r2
 80032d4:	461d      	mov	r5, r3
 80032d6:	eb14 030a 	adds.w	r3, r4, sl
 80032da:	603b      	str	r3, [r7, #0]
 80032dc:	eb45 030b 	adc.w	r3, r5, fp
 80032e0:	607b      	str	r3, [r7, #4]
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032ee:	4629      	mov	r1, r5
 80032f0:	028b      	lsls	r3, r1, #10
 80032f2:	4621      	mov	r1, r4
 80032f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032f8:	4621      	mov	r1, r4
 80032fa:	028a      	lsls	r2, r1, #10
 80032fc:	4610      	mov	r0, r2
 80032fe:	4619      	mov	r1, r3
 8003300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003302:	2200      	movs	r2, #0
 8003304:	60bb      	str	r3, [r7, #8]
 8003306:	60fa      	str	r2, [r7, #12]
 8003308:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800330c:	f7fd f9ac 	bl	8000668 <__aeabi_uldivmod>
 8003310:	4602      	mov	r2, r0
 8003312:	460b      	mov	r3, r1
 8003314:	4613      	mov	r3, r2
 8003316:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_RCC_GetSysClockFreq+0x180>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	0c1b      	lsrs	r3, r3, #16
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	3301      	adds	r3, #1
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003328:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800332a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003330:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003332:	e002      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003334:	4b05      	ldr	r3, [pc, #20]	; (800334c <HAL_RCC_GetSysClockFreq+0x184>)
 8003336:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800333a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800333c:	4618      	mov	r0, r3
 800333e:	3740      	adds	r7, #64	; 0x40
 8003340:	46bd      	mov	sp, r7
 8003342:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	00f42400 	.word	0x00f42400
 8003350:	017d7840 	.word	0x017d7840

08003354 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003358:	4b03      	ldr	r3, [pc, #12]	; (8003368 <HAL_RCC_GetHCLKFreq+0x14>)
 800335a:	681b      	ldr	r3, [r3, #0]
}
 800335c:	4618      	mov	r0, r3
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	20000010 	.word	0x20000010

0800336c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003370:	f7ff fff0 	bl	8003354 <HAL_RCC_GetHCLKFreq>
 8003374:	4602      	mov	r2, r0
 8003376:	4b05      	ldr	r3, [pc, #20]	; (800338c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	0a9b      	lsrs	r3, r3, #10
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	4903      	ldr	r1, [pc, #12]	; (8003390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003382:	5ccb      	ldrb	r3, [r1, r3]
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40023800 	.word	0x40023800
 8003390:	0800b830 	.word	0x0800b830

08003394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003398:	f7ff ffdc 	bl	8003354 <HAL_RCC_GetHCLKFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	0b5b      	lsrs	r3, r3, #13
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	4903      	ldr	r1, [pc, #12]	; (80033b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
 80033ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40023800 	.word	0x40023800
 80033b8:	0800b830 	.word	0x0800b830

080033bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b088      	sub	sp, #32
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80033c8:	2300      	movs	r3, #0
 80033ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80033cc:	2300      	movs	r3, #0
 80033ce:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80033d0:	2300      	movs	r3, #0
 80033d2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d012      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033e4:	4b69      	ldr	r3, [pc, #420]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4a68      	ldr	r2, [pc, #416]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ea:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80033ee:	6093      	str	r3, [r2, #8]
 80033f0:	4b66      	ldr	r3, [pc, #408]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033f8:	4964      	ldr	r1, [pc, #400]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003406:	2301      	movs	r3, #1
 8003408:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d017      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003416:	4b5d      	ldr	r3, [pc, #372]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003418:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800341c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003424:	4959      	ldr	r1, [pc, #356]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003426:	4313      	orrs	r3, r2
 8003428:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003430:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003434:	d101      	bne.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003436:	2301      	movs	r3, #1
 8003438:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003442:	2301      	movs	r3, #1
 8003444:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d017      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003452:	4b4e      	ldr	r3, [pc, #312]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003454:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003458:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	494a      	ldr	r1, [pc, #296]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003470:	d101      	bne.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003472:	2301      	movs	r3, #1
 8003474:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800347e:	2301      	movs	r3, #1
 8003480:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800348e:	2301      	movs	r3, #1
 8003490:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0320 	and.w	r3, r3, #32
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 808b 	beq.w	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034a0:	4b3a      	ldr	r3, [pc, #232]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a4:	4a39      	ldr	r2, [pc, #228]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034aa:	6413      	str	r3, [r2, #64]	; 0x40
 80034ac:	4b37      	ldr	r3, [pc, #220]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80034b8:	4b35      	ldr	r3, [pc, #212]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a34      	ldr	r2, [pc, #208]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034c4:	f7fe fa64 	bl	8001990 <HAL_GetTick>
 80034c8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034ca:	e008      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034cc:	f7fe fa60 	bl	8001990 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b64      	cmp	r3, #100	; 0x64
 80034d8:	d901      	bls.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e38f      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034de:	4b2c      	ldr	r3, [pc, #176]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0f0      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034ea:	4b28      	ldr	r3, [pc, #160]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034f2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d035      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	429a      	cmp	r2, r3
 8003506:	d02e      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003508:	4b20      	ldr	r3, [pc, #128]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003510:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003512:	4b1e      	ldr	r3, [pc, #120]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003516:	4a1d      	ldr	r2, [pc, #116]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800351c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800351e:	4b1b      	ldr	r3, [pc, #108]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003522:	4a1a      	ldr	r2, [pc, #104]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003524:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003528:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800352a:	4a18      	ldr	r2, [pc, #96]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003530:	4b16      	ldr	r3, [pc, #88]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b01      	cmp	r3, #1
 800353a:	d114      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353c:	f7fe fa28 	bl	8001990 <HAL_GetTick>
 8003540:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003542:	e00a      	b.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003544:	f7fe fa24 	bl	8001990 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003552:	4293      	cmp	r3, r2
 8003554:	d901      	bls.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e351      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800355a:	4b0c      	ldr	r3, [pc, #48]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800355c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0ee      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800356e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003572:	d111      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003574:	4b05      	ldr	r3, [pc, #20]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003580:	4b04      	ldr	r3, [pc, #16]	; (8003594 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003582:	400b      	ands	r3, r1
 8003584:	4901      	ldr	r1, [pc, #4]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003586:	4313      	orrs	r3, r2
 8003588:	608b      	str	r3, [r1, #8]
 800358a:	e00b      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800358c:	40023800 	.word	0x40023800
 8003590:	40007000 	.word	0x40007000
 8003594:	0ffffcff 	.word	0x0ffffcff
 8003598:	4bac      	ldr	r3, [pc, #688]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	4aab      	ldr	r2, [pc, #684]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80035a2:	6093      	str	r3, [r2, #8]
 80035a4:	4ba9      	ldr	r3, [pc, #676]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b0:	49a6      	ldr	r1, [pc, #664]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0310 	and.w	r3, r3, #16
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d010      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035c2:	4ba2      	ldr	r3, [pc, #648]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035c8:	4aa0      	ldr	r2, [pc, #640]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035ce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80035d2:	4b9e      	ldr	r3, [pc, #632]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035dc:	499b      	ldr	r1, [pc, #620]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00a      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035f0:	4b96      	ldr	r3, [pc, #600]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035fe:	4993      	ldr	r1, [pc, #588]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00a      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003612:	4b8e      	ldr	r3, [pc, #568]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003618:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003620:	498a      	ldr	r1, [pc, #552]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003622:	4313      	orrs	r3, r2
 8003624:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00a      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003634:	4b85      	ldr	r3, [pc, #532]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003642:	4982      	ldr	r1, [pc, #520]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003644:	4313      	orrs	r3, r2
 8003646:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003656:	4b7d      	ldr	r3, [pc, #500]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003664:	4979      	ldr	r1, [pc, #484]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003666:	4313      	orrs	r3, r2
 8003668:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003678:	4b74      	ldr	r3, [pc, #464]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367e:	f023 0203 	bic.w	r2, r3, #3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003686:	4971      	ldr	r1, [pc, #452]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800369a:	4b6c      	ldr	r3, [pc, #432]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800369c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a0:	f023 020c 	bic.w	r2, r3, #12
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a8:	4968      	ldr	r1, [pc, #416]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00a      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036bc:	4b63      	ldr	r3, [pc, #396]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ca:	4960      	ldr	r1, [pc, #384]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036de:	4b5b      	ldr	r3, [pc, #364]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ec:	4957      	ldr	r1, [pc, #348]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003700:	4b52      	ldr	r3, [pc, #328]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003706:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370e:	494f      	ldr	r1, [pc, #316]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003722:	4b4a      	ldr	r3, [pc, #296]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003728:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003730:	4946      	ldr	r1, [pc, #280]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003732:	4313      	orrs	r3, r2
 8003734:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00a      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003744:	4b41      	ldr	r3, [pc, #260]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003752:	493e      	ldr	r1, [pc, #248]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00a      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003766:	4b39      	ldr	r3, [pc, #228]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800376c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003774:	4935      	ldr	r1, [pc, #212]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003776:	4313      	orrs	r3, r2
 8003778:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00a      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003788:	4b30      	ldr	r3, [pc, #192]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003796:	492d      	ldr	r1, [pc, #180]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003798:	4313      	orrs	r3, r2
 800379a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d011      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037aa:	4b28      	ldr	r3, [pc, #160]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037b8:	4924      	ldr	r1, [pc, #144]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037c8:	d101      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80037ca:	2301      	movs	r3, #1
 80037cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80037da:	2301      	movs	r3, #1
 80037dc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037ea:	4b18      	ldr	r3, [pc, #96]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f8:	4914      	ldr	r1, [pc, #80]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00b      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800380c:	4b0f      	ldr	r3, [pc, #60]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800380e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003812:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800381c:	490b      	ldr	r1, [pc, #44]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800381e:	4313      	orrs	r3, r2
 8003820:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00f      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003830:	4b06      	ldr	r3, [pc, #24]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003836:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003840:	4902      	ldr	r1, [pc, #8]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003848:	e002      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800384a:	bf00      	nop
 800384c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00b      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800385c:	4b8a      	ldr	r3, [pc, #552]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800385e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003862:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386c:	4986      	ldr	r1, [pc, #536]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00b      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003880:	4b81      	ldr	r3, [pc, #516]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003882:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003886:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003890:	497d      	ldr	r1, [pc, #500]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d006      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80d6 	beq.w	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038ac:	4b76      	ldr	r3, [pc, #472]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a75      	ldr	r2, [pc, #468]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b8:	f7fe f86a 	bl	8001990 <HAL_GetTick>
 80038bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038c0:	f7fe f866 	bl	8001990 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b64      	cmp	r3, #100	; 0x64
 80038cc:	d901      	bls.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e195      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038d2:	4b6d      	ldr	r3, [pc, #436]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d021      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d11d      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038f2:	4b65      	ldr	r3, [pc, #404]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038f8:	0c1b      	lsrs	r3, r3, #16
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003900:	4b61      	ldr	r3, [pc, #388]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003902:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003906:	0e1b      	lsrs	r3, r3, #24
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	019a      	lsls	r2, r3, #6
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	041b      	lsls	r3, r3, #16
 8003918:	431a      	orrs	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	061b      	lsls	r3, r3, #24
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	071b      	lsls	r3, r3, #28
 8003926:	4958      	ldr	r1, [pc, #352]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003928:	4313      	orrs	r3, r2
 800392a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d004      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800393e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003942:	d00a      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800394c:	2b00      	cmp	r3, #0
 800394e:	d02e      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003958:	d129      	bne.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800395a:	4b4b      	ldr	r3, [pc, #300]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800395c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003960:	0c1b      	lsrs	r3, r3, #16
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003968:	4b47      	ldr	r3, [pc, #284]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800396a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800396e:	0f1b      	lsrs	r3, r3, #28
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	019a      	lsls	r2, r3, #6
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	041b      	lsls	r3, r3, #16
 8003980:	431a      	orrs	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	061b      	lsls	r3, r3, #24
 8003988:	431a      	orrs	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	071b      	lsls	r3, r3, #28
 800398e:	493e      	ldr	r1, [pc, #248]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003990:	4313      	orrs	r3, r2
 8003992:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003996:	4b3c      	ldr	r3, [pc, #240]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003998:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800399c:	f023 021f 	bic.w	r2, r3, #31
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a4:	3b01      	subs	r3, #1
 80039a6:	4938      	ldr	r1, [pc, #224]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d01d      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80039ba:	4b33      	ldr	r3, [pc, #204]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039c0:	0e1b      	lsrs	r3, r3, #24
 80039c2:	f003 030f 	and.w	r3, r3, #15
 80039c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039c8:	4b2f      	ldr	r3, [pc, #188]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ce:	0f1b      	lsrs	r3, r3, #28
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	019a      	lsls	r2, r3, #6
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	431a      	orrs	r2, r3
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	061b      	lsls	r3, r3, #24
 80039e8:	431a      	orrs	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	071b      	lsls	r3, r3, #28
 80039ee:	4926      	ldr	r1, [pc, #152]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d011      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	019a      	lsls	r2, r3, #6
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	691b      	ldr	r3, [r3, #16]
 8003a0c:	041b      	lsls	r3, r3, #16
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	061b      	lsls	r3, r3, #24
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	071b      	lsls	r3, r3, #28
 8003a1e:	491a      	ldr	r1, [pc, #104]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a26:	4b18      	ldr	r3, [pc, #96]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a32:	f7fd ffad 	bl	8001990 <HAL_GetTick>
 8003a36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a38:	e008      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a3a:	f7fd ffa9 	bl	8001990 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b64      	cmp	r3, #100	; 0x64
 8003a46:	d901      	bls.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e0d8      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a4c:	4b0e      	ldr	r3, [pc, #56]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0f0      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	f040 80ce 	bne.w	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a60:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a08      	ldr	r2, [pc, #32]	; (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a6c:	f7fd ff90 	bl	8001990 <HAL_GetTick>
 8003a70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a72:	e00b      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a74:	f7fd ff8c 	bl	8001990 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b64      	cmp	r3, #100	; 0x64
 8003a80:	d904      	bls.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e0bb      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a86:	bf00      	nop
 8003a88:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a8c:	4b5e      	ldr	r3, [pc, #376]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a98:	d0ec      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d02e      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d12a      	bne.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ac2:	4b51      	ldr	r3, [pc, #324]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac8:	0c1b      	lsrs	r3, r3, #16
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ad0:	4b4d      	ldr	r3, [pc, #308]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad6:	0f1b      	lsrs	r3, r3, #28
 8003ad8:	f003 0307 	and.w	r3, r3, #7
 8003adc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	019a      	lsls	r2, r3, #6
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	041b      	lsls	r3, r3, #16
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	061b      	lsls	r3, r3, #24
 8003af0:	431a      	orrs	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	071b      	lsls	r3, r3, #28
 8003af6:	4944      	ldr	r1, [pc, #272]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003afe:	4b42      	ldr	r3, [pc, #264]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b04:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	021b      	lsls	r3, r3, #8
 8003b10:	493d      	ldr	r1, [pc, #244]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d022      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b2c:	d11d      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b2e:	4b36      	ldr	r3, [pc, #216]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b34:	0e1b      	lsrs	r3, r3, #24
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b3c:	4b32      	ldr	r3, [pc, #200]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b42:	0f1b      	lsrs	r3, r3, #28
 8003b44:	f003 0307 	and.w	r3, r3, #7
 8003b48:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	019a      	lsls	r2, r3, #6
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	041b      	lsls	r3, r3, #16
 8003b56:	431a      	orrs	r2, r3
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	061b      	lsls	r3, r3, #24
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	071b      	lsls	r3, r3, #28
 8003b62:	4929      	ldr	r1, [pc, #164]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d028      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b76:	4b24      	ldr	r3, [pc, #144]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7c:	0e1b      	lsrs	r3, r3, #24
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b84:	4b20      	ldr	r3, [pc, #128]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8a:	0c1b      	lsrs	r3, r3, #16
 8003b8c:	f003 0303 	and.w	r3, r3, #3
 8003b90:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	019a      	lsls	r2, r3, #6
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	041b      	lsls	r3, r3, #16
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	061b      	lsls	r3, r3, #24
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	071b      	lsls	r3, r3, #28
 8003baa:	4917      	ldr	r1, [pc, #92]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003bb2:	4b15      	ldr	r3, [pc, #84]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bb8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc0:	4911      	ldr	r1, [pc, #68]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bc8:	4b0f      	ldr	r3, [pc, #60]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a0e      	ldr	r2, [pc, #56]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd4:	f7fd fedc 	bl	8001990 <HAL_GetTick>
 8003bd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bdc:	f7fd fed8 	bl	8001990 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b64      	cmp	r3, #100	; 0x64
 8003be8:	d901      	bls.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e007      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bee:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bfa:	d1ef      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3720      	adds	r7, #32
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40023800 	.word	0x40023800

08003c0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e049      	b.n	8003cb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d106      	bne.n	8003c38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7fd fc28 	bl	8001488 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	3304      	adds	r3, #4
 8003c48:	4619      	mov	r1, r3
 8003c4a:	4610      	mov	r0, r2
 8003c4c:	f000 faca 	bl	80041e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d001      	beq.n	8003cd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e054      	b.n	8003d7e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68da      	ldr	r2, [r3, #12]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a26      	ldr	r2, [pc, #152]	; (8003d8c <HAL_TIM_Base_Start_IT+0xd0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d022      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cfe:	d01d      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a22      	ldr	r2, [pc, #136]	; (8003d90 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d018      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a21      	ldr	r2, [pc, #132]	; (8003d94 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d013      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a1f      	ldr	r2, [pc, #124]	; (8003d98 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00e      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a1e      	ldr	r2, [pc, #120]	; (8003d9c <HAL_TIM_Base_Start_IT+0xe0>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d009      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a1c      	ldr	r2, [pc, #112]	; (8003da0 <HAL_TIM_Base_Start_IT+0xe4>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d004      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x80>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1b      	ldr	r2, [pc, #108]	; (8003da4 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d115      	bne.n	8003d68 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689a      	ldr	r2, [r3, #8]
 8003d42:	4b19      	ldr	r3, [pc, #100]	; (8003da8 <HAL_TIM_Base_Start_IT+0xec>)
 8003d44:	4013      	ands	r3, r2
 8003d46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2b06      	cmp	r3, #6
 8003d4c:	d015      	beq.n	8003d7a <HAL_TIM_Base_Start_IT+0xbe>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d54:	d011      	beq.n	8003d7a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f042 0201 	orr.w	r2, r2, #1
 8003d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d66:	e008      	b.n	8003d7a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0201 	orr.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e000      	b.n	8003d7c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40010000 	.word	0x40010000
 8003d90:	40000400 	.word	0x40000400
 8003d94:	40000800 	.word	0x40000800
 8003d98:	40000c00 	.word	0x40000c00
 8003d9c:	40010400 	.word	0x40010400
 8003da0:	40014000 	.word	0x40014000
 8003da4:	40001800 	.word	0x40001800
 8003da8:	00010007 	.word	0x00010007

08003dac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d122      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d11b      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f06f 0202 	mvn.w	r2, #2
 8003dd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f9da 	bl	80041a8 <HAL_TIM_IC_CaptureCallback>
 8003df4:	e005      	b.n	8003e02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f9cc 	bl	8004194 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 f9dd 	bl	80041bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d122      	bne.n	8003e5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d11b      	bne.n	8003e5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f06f 0204 	mvn.w	r2, #4
 8003e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2202      	movs	r2, #2
 8003e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f9b0 	bl	80041a8 <HAL_TIM_IC_CaptureCallback>
 8003e48:	e005      	b.n	8003e56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f9a2 	bl	8004194 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 f9b3 	bl	80041bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b08      	cmp	r3, #8
 8003e68:	d122      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d11b      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f06f 0208 	mvn.w	r2, #8
 8003e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2204      	movs	r2, #4
 8003e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f986 	bl	80041a8 <HAL_TIM_IC_CaptureCallback>
 8003e9c:	e005      	b.n	8003eaa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f978 	bl	8004194 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f989 	bl	80041bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f003 0310 	and.w	r3, r3, #16
 8003eba:	2b10      	cmp	r3, #16
 8003ebc:	d122      	bne.n	8003f04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f003 0310 	and.w	r3, r3, #16
 8003ec8:	2b10      	cmp	r3, #16
 8003eca:	d11b      	bne.n	8003f04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f06f 0210 	mvn.w	r2, #16
 8003ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2208      	movs	r2, #8
 8003eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 f95c 	bl	80041a8 <HAL_TIM_IC_CaptureCallback>
 8003ef0:	e005      	b.n	8003efe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 f94e 	bl	8004194 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f95f 	bl	80041bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d10e      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d107      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f06f 0201 	mvn.w	r2, #1
 8003f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f928 	bl	8004180 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f3a:	2b80      	cmp	r3, #128	; 0x80
 8003f3c:	d10e      	bne.n	8003f5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f48:	2b80      	cmp	r3, #128	; 0x80
 8003f4a:	d107      	bne.n	8003f5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 fb16 	bl	8004588 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f6a:	d10e      	bne.n	8003f8a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f76:	2b80      	cmp	r3, #128	; 0x80
 8003f78:	d107      	bne.n	8003f8a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fb09 	bl	800459c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d10e      	bne.n	8003fb6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa2:	2b40      	cmp	r3, #64	; 0x40
 8003fa4:	d107      	bne.n	8003fb6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 f90d 	bl	80041d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	f003 0320 	and.w	r3, r3, #32
 8003fc0:	2b20      	cmp	r3, #32
 8003fc2:	d10e      	bne.n	8003fe2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f003 0320 	and.w	r3, r3, #32
 8003fce:	2b20      	cmp	r3, #32
 8003fd0:	d107      	bne.n	8003fe2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f06f 0220 	mvn.w	r2, #32
 8003fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f000 fac9 	bl	8004574 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fe2:	bf00      	nop
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
	...

08003fec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004000:	2b01      	cmp	r3, #1
 8004002:	d101      	bne.n	8004008 <HAL_TIM_ConfigClockSource+0x1c>
 8004004:	2302      	movs	r3, #2
 8004006:	e0b4      	b.n	8004172 <HAL_TIM_ConfigClockSource+0x186>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	4b56      	ldr	r3, [pc, #344]	; (800417c <HAL_TIM_ConfigClockSource+0x190>)
 8004024:	4013      	ands	r3, r2
 8004026:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800402e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004040:	d03e      	beq.n	80040c0 <HAL_TIM_ConfigClockSource+0xd4>
 8004042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004046:	f200 8087 	bhi.w	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 800404a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404e:	f000 8086 	beq.w	800415e <HAL_TIM_ConfigClockSource+0x172>
 8004052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004056:	d87f      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004058:	2b70      	cmp	r3, #112	; 0x70
 800405a:	d01a      	beq.n	8004092 <HAL_TIM_ConfigClockSource+0xa6>
 800405c:	2b70      	cmp	r3, #112	; 0x70
 800405e:	d87b      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004060:	2b60      	cmp	r3, #96	; 0x60
 8004062:	d050      	beq.n	8004106 <HAL_TIM_ConfigClockSource+0x11a>
 8004064:	2b60      	cmp	r3, #96	; 0x60
 8004066:	d877      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004068:	2b50      	cmp	r3, #80	; 0x50
 800406a:	d03c      	beq.n	80040e6 <HAL_TIM_ConfigClockSource+0xfa>
 800406c:	2b50      	cmp	r3, #80	; 0x50
 800406e:	d873      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004070:	2b40      	cmp	r3, #64	; 0x40
 8004072:	d058      	beq.n	8004126 <HAL_TIM_ConfigClockSource+0x13a>
 8004074:	2b40      	cmp	r3, #64	; 0x40
 8004076:	d86f      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004078:	2b30      	cmp	r3, #48	; 0x30
 800407a:	d064      	beq.n	8004146 <HAL_TIM_ConfigClockSource+0x15a>
 800407c:	2b30      	cmp	r3, #48	; 0x30
 800407e:	d86b      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004080:	2b20      	cmp	r3, #32
 8004082:	d060      	beq.n	8004146 <HAL_TIM_ConfigClockSource+0x15a>
 8004084:	2b20      	cmp	r3, #32
 8004086:	d867      	bhi.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
 8004088:	2b00      	cmp	r3, #0
 800408a:	d05c      	beq.n	8004146 <HAL_TIM_ConfigClockSource+0x15a>
 800408c:	2b10      	cmp	r3, #16
 800408e:	d05a      	beq.n	8004146 <HAL_TIM_ConfigClockSource+0x15a>
 8004090:	e062      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6818      	ldr	r0, [r3, #0]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	6899      	ldr	r1, [r3, #8]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f000 f9b9 	bl	8004418 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	609a      	str	r2, [r3, #8]
      break;
 80040be:	e04f      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6818      	ldr	r0, [r3, #0]
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	6899      	ldr	r1, [r3, #8]
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	f000 f9a2 	bl	8004418 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040e2:	609a      	str	r2, [r3, #8]
      break;
 80040e4:	e03c      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6818      	ldr	r0, [r3, #0]
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	6859      	ldr	r1, [r3, #4]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	461a      	mov	r2, r3
 80040f4:	f000 f916 	bl	8004324 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2150      	movs	r1, #80	; 0x50
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 f96f 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8004104:	e02c      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6818      	ldr	r0, [r3, #0]
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	6859      	ldr	r1, [r3, #4]
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	461a      	mov	r2, r3
 8004114:	f000 f935 	bl	8004382 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2160      	movs	r1, #96	; 0x60
 800411e:	4618      	mov	r0, r3
 8004120:	f000 f95f 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8004124:	e01c      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	6859      	ldr	r1, [r3, #4]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	461a      	mov	r2, r3
 8004134:	f000 f8f6 	bl	8004324 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2140      	movs	r1, #64	; 0x40
 800413e:	4618      	mov	r0, r3
 8004140:	f000 f94f 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8004144:	e00c      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4619      	mov	r1, r3
 8004150:	4610      	mov	r0, r2
 8004152:	f000 f946 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8004156:	e003      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	73fb      	strb	r3, [r7, #15]
      break;
 800415c:	e000      	b.n	8004160 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800415e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004170:	7bfb      	ldrb	r3, [r7, #15]
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	fffeff88 	.word	0xfffeff88

08004180 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a40      	ldr	r2, [pc, #256]	; (80042f8 <TIM_Base_SetConfig+0x114>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d013      	beq.n	8004224 <TIM_Base_SetConfig+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004202:	d00f      	beq.n	8004224 <TIM_Base_SetConfig+0x40>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a3d      	ldr	r2, [pc, #244]	; (80042fc <TIM_Base_SetConfig+0x118>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d00b      	beq.n	8004224 <TIM_Base_SetConfig+0x40>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a3c      	ldr	r2, [pc, #240]	; (8004300 <TIM_Base_SetConfig+0x11c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d007      	beq.n	8004224 <TIM_Base_SetConfig+0x40>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a3b      	ldr	r2, [pc, #236]	; (8004304 <TIM_Base_SetConfig+0x120>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d003      	beq.n	8004224 <TIM_Base_SetConfig+0x40>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a3a      	ldr	r2, [pc, #232]	; (8004308 <TIM_Base_SetConfig+0x124>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d108      	bne.n	8004236 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800422a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	4313      	orrs	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a2f      	ldr	r2, [pc, #188]	; (80042f8 <TIM_Base_SetConfig+0x114>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d02b      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004244:	d027      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a2c      	ldr	r2, [pc, #176]	; (80042fc <TIM_Base_SetConfig+0x118>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d023      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a2b      	ldr	r2, [pc, #172]	; (8004300 <TIM_Base_SetConfig+0x11c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d01f      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a2a      	ldr	r2, [pc, #168]	; (8004304 <TIM_Base_SetConfig+0x120>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d01b      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a29      	ldr	r2, [pc, #164]	; (8004308 <TIM_Base_SetConfig+0x124>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d017      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a28      	ldr	r2, [pc, #160]	; (800430c <TIM_Base_SetConfig+0x128>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d013      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a27      	ldr	r2, [pc, #156]	; (8004310 <TIM_Base_SetConfig+0x12c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00f      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a26      	ldr	r2, [pc, #152]	; (8004314 <TIM_Base_SetConfig+0x130>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00b      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a25      	ldr	r2, [pc, #148]	; (8004318 <TIM_Base_SetConfig+0x134>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d007      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a24      	ldr	r2, [pc, #144]	; (800431c <TIM_Base_SetConfig+0x138>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d003      	beq.n	8004296 <TIM_Base_SetConfig+0xb2>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a23      	ldr	r2, [pc, #140]	; (8004320 <TIM_Base_SetConfig+0x13c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d108      	bne.n	80042a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800429c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a0a      	ldr	r2, [pc, #40]	; (80042f8 <TIM_Base_SetConfig+0x114>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d003      	beq.n	80042dc <TIM_Base_SetConfig+0xf8>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a0c      	ldr	r2, [pc, #48]	; (8004308 <TIM_Base_SetConfig+0x124>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d103      	bne.n	80042e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	691a      	ldr	r2, [r3, #16]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	615a      	str	r2, [r3, #20]
}
 80042ea:	bf00      	nop
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40010000 	.word	0x40010000
 80042fc:	40000400 	.word	0x40000400
 8004300:	40000800 	.word	0x40000800
 8004304:	40000c00 	.word	0x40000c00
 8004308:	40010400 	.word	0x40010400
 800430c:	40014000 	.word	0x40014000
 8004310:	40014400 	.word	0x40014400
 8004314:	40014800 	.word	0x40014800
 8004318:	40001800 	.word	0x40001800
 800431c:	40001c00 	.word	0x40001c00
 8004320:	40002000 	.word	0x40002000

08004324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	f023 0201 	bic.w	r2, r3, #1
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800434e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f023 030a 	bic.w	r3, r3, #10
 8004360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4313      	orrs	r3, r2
 8004368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	621a      	str	r2, [r3, #32]
}
 8004376:	bf00      	nop
 8004378:	371c      	adds	r7, #28
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004382:	b480      	push	{r7}
 8004384:	b087      	sub	sp, #28
 8004386:	af00      	add	r7, sp, #0
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	f023 0210 	bic.w	r2, r3, #16
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	031b      	lsls	r3, r3, #12
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b085      	sub	sp, #20
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	f043 0307 	orr.w	r3, r3, #7
 8004404:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	609a      	str	r2, [r3, #8]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004418:	b480      	push	{r7}
 800441a:	b087      	sub	sp, #28
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
 8004424:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004432:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	021a      	lsls	r2, r3, #8
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	431a      	orrs	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4313      	orrs	r3, r2
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	4313      	orrs	r3, r2
 8004444:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	609a      	str	r2, [r3, #8]
}
 800444c:	bf00      	nop
 800444e:	371c      	adds	r7, #28
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800446c:	2302      	movs	r3, #2
 800446e:	e06d      	b.n	800454c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a30      	ldr	r2, [pc, #192]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d004      	beq.n	80044a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a2f      	ldr	r2, [pc, #188]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d108      	bne.n	80044b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80044aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a20      	ldr	r2, [pc, #128]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d022      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044e2:	d01d      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a1d      	ldr	r2, [pc, #116]	; (8004560 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d018      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d013      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a1a      	ldr	r2, [pc, #104]	; (8004568 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00e      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a15      	ldr	r2, [pc, #84]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d009      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a16      	ldr	r2, [pc, #88]	; (800456c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a15      	ldr	r2, [pc, #84]	; (8004570 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d10c      	bne.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004526:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	4313      	orrs	r3, r2
 8004530:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3714      	adds	r7, #20
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	40010000 	.word	0x40010000
 800455c:	40010400 	.word	0x40010400
 8004560:	40000400 	.word	0x40000400
 8004564:	40000800 	.word	0x40000800
 8004568:	40000c00 	.word	0x40000c00
 800456c:	40014000 	.word	0x40014000
 8004570:	40001800 	.word	0x40001800

08004574 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e040      	b.n	8004644 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d106      	bne.n	80045d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f7fc ffdc 	bl	8001590 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2224      	movs	r2, #36	; 0x24
 80045dc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f022 0201 	bic.w	r2, r2, #1
 80045ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fbca 	bl	8004d88 <UART_SetConfig>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e022      	b.n	8004644 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fe22 	bl	8005250 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800461a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689a      	ldr	r2, [r3, #8]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800462a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f042 0201 	orr.w	r2, r2, #1
 800463a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 fea9 	bl	8005394 <UART_CheckIdleState>
 8004642:	4603      	mov	r3, r0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3708      	adds	r7, #8
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b08a      	sub	sp, #40	; 0x28
 8004650:	af02      	add	r7, sp, #8
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	603b      	str	r3, [r7, #0]
 8004658:	4613      	mov	r3, r2
 800465a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004660:	2b20      	cmp	r3, #32
 8004662:	f040 8081 	bne.w	8004768 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d002      	beq.n	8004672 <HAL_UART_Transmit+0x26>
 800466c:	88fb      	ldrh	r3, [r7, #6]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e079      	b.n	800476a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800467c:	2b01      	cmp	r3, #1
 800467e:	d101      	bne.n	8004684 <HAL_UART_Transmit+0x38>
 8004680:	2302      	movs	r3, #2
 8004682:	e072      	b.n	800476a <HAL_UART_Transmit+0x11e>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2221      	movs	r2, #33	; 0x21
 8004698:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800469a:	f7fd f979 	bl	8001990 <HAL_GetTick>
 800469e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	88fa      	ldrh	r2, [r7, #6]
 80046a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	88fa      	ldrh	r2, [r7, #6]
 80046ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b8:	d108      	bne.n	80046cc <HAL_UART_Transmit+0x80>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d104      	bne.n	80046cc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80046c2:	2300      	movs	r3, #0
 80046c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	61bb      	str	r3, [r7, #24]
 80046ca:	e003      	b.n	80046d4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80046dc:	e02c      	b.n	8004738 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2200      	movs	r2, #0
 80046e6:	2180      	movs	r1, #128	; 0x80
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 fe9c 	bl	8005426 <UART_WaitOnFlagUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e038      	b.n	800476a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10b      	bne.n	8004716 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	461a      	mov	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800470c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	3302      	adds	r3, #2
 8004712:	61bb      	str	r3, [r7, #24]
 8004714:	e007      	b.n	8004726 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	781a      	ldrb	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	3301      	adds	r3, #1
 8004724:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800472c:	b29b      	uxth	r3, r3
 800472e:	3b01      	subs	r3, #1
 8004730:	b29a      	uxth	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1cc      	bne.n	80046de <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	2200      	movs	r2, #0
 800474c:	2140      	movs	r1, #64	; 0x40
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 fe69 	bl	8005426 <UART_WaitOnFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e005      	b.n	800476a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2220      	movs	r2, #32
 8004762:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004764:	2300      	movs	r3, #0
 8004766:	e000      	b.n	800476a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004768:	2302      	movs	r3, #2
  }
}
 800476a:	4618      	mov	r0, r3
 800476c:	3720      	adds	r7, #32
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
	...

08004774 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b0ba      	sub	sp, #232	; 0xe8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800479a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800479e:	f640 030f 	movw	r3, #2063	; 0x80f
 80047a2:	4013      	ands	r3, r2
 80047a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80047a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d115      	bne.n	80047dc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80047b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047b4:	f003 0320 	and.w	r3, r3, #32
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00f      	beq.n	80047dc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80047bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047c0:	f003 0320 	and.w	r3, r3, #32
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d009      	beq.n	80047dc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 82a4 	beq.w	8004d1a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	4798      	blx	r3
      }
      return;
 80047da:	e29e      	b.n	8004d1a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80047dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 8117 	beq.w	8004a14 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80047e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d106      	bne.n	8004800 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80047f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80047f6:	4b85      	ldr	r3, [pc, #532]	; (8004a0c <HAL_UART_IRQHandler+0x298>)
 80047f8:	4013      	ands	r3, r2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 810a 	beq.w	8004a14 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004804:	f003 0301 	and.w	r3, r3, #1
 8004808:	2b00      	cmp	r3, #0
 800480a:	d011      	beq.n	8004830 <HAL_UART_IRQHandler+0xbc>
 800480c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00b      	beq.n	8004830 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2201      	movs	r2, #1
 800481e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004826:	f043 0201 	orr.w	r2, r3, #1
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d011      	beq.n	8004860 <HAL_UART_IRQHandler+0xec>
 800483c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00b      	beq.n	8004860 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2202      	movs	r2, #2
 800484e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004856:	f043 0204 	orr.w	r2, r3, #4
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b00      	cmp	r3, #0
 800486a:	d011      	beq.n	8004890 <HAL_UART_IRQHandler+0x11c>
 800486c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00b      	beq.n	8004890 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2204      	movs	r2, #4
 800487e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004886:	f043 0202 	orr.w	r2, r3, #2
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	d017      	beq.n	80048cc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800489c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048a0:	f003 0320 	and.w	r3, r3, #32
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d105      	bne.n	80048b4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80048a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048ac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00b      	beq.n	80048cc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2208      	movs	r2, #8
 80048ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048c2:	f043 0208 	orr.w	r2, r3, #8
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80048cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d012      	beq.n	80048fe <HAL_UART_IRQHandler+0x18a>
 80048d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00c      	beq.n	80048fe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80048f4:	f043 0220 	orr.w	r2, r3, #32
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004904:	2b00      	cmp	r3, #0
 8004906:	f000 820a 	beq.w	8004d1e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800490a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00d      	beq.n	8004932 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800491a:	f003 0320 	and.w	r3, r3, #32
 800491e:	2b00      	cmp	r3, #0
 8004920:	d007      	beq.n	8004932 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004938:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004946:	2b40      	cmp	r3, #64	; 0x40
 8004948:	d005      	beq.n	8004956 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800494a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800494e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004952:	2b00      	cmp	r3, #0
 8004954:	d04f      	beq.n	80049f6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 fe29 	bl	80055ae <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004966:	2b40      	cmp	r3, #64	; 0x40
 8004968:	d141      	bne.n	80049ee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	3308      	adds	r3, #8
 8004970:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004974:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004978:	e853 3f00 	ldrex	r3, [r3]
 800497c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004980:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004988:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	3308      	adds	r3, #8
 8004992:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004996:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800499a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80049a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80049a6:	e841 2300 	strex	r3, r2, [r1]
 80049aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80049ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1d9      	bne.n	800496a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d013      	beq.n	80049e6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049c2:	4a13      	ldr	r2, [pc, #76]	; (8004a10 <HAL_UART_IRQHandler+0x29c>)
 80049c4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7fd fe11 	bl	80025f2 <HAL_DMA_Abort_IT>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d017      	beq.n	8004a06 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80049e0:	4610      	mov	r0, r2
 80049e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049e4:	e00f      	b.n	8004a06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f9ae 	bl	8004d48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ec:	e00b      	b.n	8004a06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 f9aa 	bl	8004d48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f4:	e007      	b.n	8004a06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f9a6 	bl	8004d48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004a04:	e18b      	b.n	8004d1e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a06:	bf00      	nop
    return;
 8004a08:	e189      	b.n	8004d1e <HAL_UART_IRQHandler+0x5aa>
 8004a0a:	bf00      	nop
 8004a0c:	04000120 	.word	0x04000120
 8004a10:	08005675 	.word	0x08005675

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	f040 8144 	bne.w	8004ca6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a22:	f003 0310 	and.w	r3, r3, #16
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 813d 	beq.w	8004ca6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a30:	f003 0310 	and.w	r3, r3, #16
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 8136 	beq.w	8004ca6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2210      	movs	r2, #16
 8004a40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a4c:	2b40      	cmp	r3, #64	; 0x40
 8004a4e:	f040 80b2 	bne.w	8004bb6 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a5e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f000 815d 	beq.w	8004d22 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004a6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a72:	429a      	cmp	r2, r3
 8004a74:	f080 8155 	bcs.w	8004d22 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a7e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a8c:	f000 8085 	beq.w	8004b9a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004aa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004aa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004aac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004aba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004abe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004aca:	e841 2300 	strex	r3, r2, [r1]
 8004ace:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1da      	bne.n	8004a90 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	3308      	adds	r3, #8
 8004ae0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ae4:	e853 3f00 	ldrex	r3, [r3]
 8004ae8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004aea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004aec:	f023 0301 	bic.w	r3, r3, #1
 8004af0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3308      	adds	r3, #8
 8004afa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004afe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b02:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b06:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b0a:	e841 2300 	strex	r3, r2, [r1]
 8004b0e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004b10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1e1      	bne.n	8004ada <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3308      	adds	r3, #8
 8004b1c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b20:	e853 3f00 	ldrex	r3, [r3]
 8004b24:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3308      	adds	r3, #8
 8004b36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b3a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b3c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b40:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b42:	e841 2300 	strex	r3, r2, [r1]
 8004b46:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004b48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1e3      	bne.n	8004b16 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2220      	movs	r2, #32
 8004b52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b62:	e853 3f00 	ldrex	r3, [r3]
 8004b66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004b68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b6a:	f023 0310 	bic.w	r3, r3, #16
 8004b6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b7e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b80:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b82:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b84:	e841 2300 	strex	r3, r2, [r1]
 8004b88:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1e4      	bne.n	8004b5a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7fd fcbc 	bl	8002512 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	4619      	mov	r1, r3
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f8d4 	bl	8004d5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004bb4:	e0b5      	b.n	8004d22 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80a7 	beq.w	8004d26 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8004bd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 80a2 	beq.w	8004d26 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bf2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004bf6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c04:	647b      	str	r3, [r7, #68]	; 0x44
 8004c06:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e4      	bne.n	8004be2 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	3308      	adds	r3, #8
 8004c1e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c22:	e853 3f00 	ldrex	r3, [r3]
 8004c26:	623b      	str	r3, [r7, #32]
   return(result);
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	f023 0301 	bic.w	r3, r3, #1
 8004c2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3308      	adds	r3, #8
 8004c38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c3c:	633a      	str	r2, [r7, #48]	; 0x30
 8004c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c44:	e841 2300 	strex	r3, r2, [r1]
 8004c48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1e3      	bne.n	8004c18 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	e853 3f00 	ldrex	r3, [r3]
 8004c6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0310 	bic.w	r3, r3, #16
 8004c76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004c84:	61fb      	str	r3, [r7, #28]
 8004c86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c88:	69b9      	ldr	r1, [r7, #24]
 8004c8a:	69fa      	ldr	r2, [r7, #28]
 8004c8c:	e841 2300 	strex	r3, r2, [r1]
 8004c90:	617b      	str	r3, [r7, #20]
   return(result);
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e4      	bne.n	8004c62 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f85c 	bl	8004d5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ca4:	e03f      	b.n	8004d26 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004caa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d00e      	beq.n	8004cd0 <HAL_UART_IRQHandler+0x55c>
 8004cb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d008      	beq.n	8004cd0 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004cc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f853 	bl	8004d74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cce:	e02d      	b.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00e      	beq.n	8004cfa <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d008      	beq.n	8004cfa <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d01c      	beq.n	8004d2a <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	4798      	blx	r3
    }
    return;
 8004cf8:	e017      	b.n	8004d2a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d012      	beq.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
 8004d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00c      	beq.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 fcc4 	bl	80056a0 <UART_EndTransmit_IT>
    return;
 8004d18:	e008      	b.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
      return;
 8004d1a:	bf00      	nop
 8004d1c:	e006      	b.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
    return;
 8004d1e:	bf00      	nop
 8004d20:	e004      	b.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
      return;
 8004d22:	bf00      	nop
 8004d24:	e002      	b.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
      return;
 8004d26:	bf00      	nop
 8004d28:	e000      	b.n	8004d2c <HAL_UART_IRQHandler+0x5b8>
    return;
 8004d2a:	bf00      	nop
  }

}
 8004d2c:	37e8      	adds	r7, #232	; 0xe8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop

08004d34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	460b      	mov	r3, r1
 8004d66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b088      	sub	sp, #32
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	69db      	ldr	r3, [r3, #28]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	4ba6      	ldr	r3, [pc, #664]	; (800504c <UART_SetConfig+0x2c4>)
 8004db4:	4013      	ands	r3, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6812      	ldr	r2, [r2, #0]
 8004dba:	6979      	ldr	r1, [r7, #20]
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68da      	ldr	r2, [r3, #12]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a94      	ldr	r2, [pc, #592]	; (8005050 <UART_SetConfig+0x2c8>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d120      	bne.n	8004e46 <UART_SetConfig+0xbe>
 8004e04:	4b93      	ldr	r3, [pc, #588]	; (8005054 <UART_SetConfig+0x2cc>)
 8004e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	2b03      	cmp	r3, #3
 8004e10:	d816      	bhi.n	8004e40 <UART_SetConfig+0xb8>
 8004e12:	a201      	add	r2, pc, #4	; (adr r2, 8004e18 <UART_SetConfig+0x90>)
 8004e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e18:	08004e29 	.word	0x08004e29
 8004e1c:	08004e35 	.word	0x08004e35
 8004e20:	08004e2f 	.word	0x08004e2f
 8004e24:	08004e3b 	.word	0x08004e3b
 8004e28:	2301      	movs	r3, #1
 8004e2a:	77fb      	strb	r3, [r7, #31]
 8004e2c:	e150      	b.n	80050d0 <UART_SetConfig+0x348>
 8004e2e:	2302      	movs	r3, #2
 8004e30:	77fb      	strb	r3, [r7, #31]
 8004e32:	e14d      	b.n	80050d0 <UART_SetConfig+0x348>
 8004e34:	2304      	movs	r3, #4
 8004e36:	77fb      	strb	r3, [r7, #31]
 8004e38:	e14a      	b.n	80050d0 <UART_SetConfig+0x348>
 8004e3a:	2308      	movs	r3, #8
 8004e3c:	77fb      	strb	r3, [r7, #31]
 8004e3e:	e147      	b.n	80050d0 <UART_SetConfig+0x348>
 8004e40:	2310      	movs	r3, #16
 8004e42:	77fb      	strb	r3, [r7, #31]
 8004e44:	e144      	b.n	80050d0 <UART_SetConfig+0x348>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a83      	ldr	r2, [pc, #524]	; (8005058 <UART_SetConfig+0x2d0>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d132      	bne.n	8004eb6 <UART_SetConfig+0x12e>
 8004e50:	4b80      	ldr	r3, [pc, #512]	; (8005054 <UART_SetConfig+0x2cc>)
 8004e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e56:	f003 030c 	and.w	r3, r3, #12
 8004e5a:	2b0c      	cmp	r3, #12
 8004e5c:	d828      	bhi.n	8004eb0 <UART_SetConfig+0x128>
 8004e5e:	a201      	add	r2, pc, #4	; (adr r2, 8004e64 <UART_SetConfig+0xdc>)
 8004e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e64:	08004e99 	.word	0x08004e99
 8004e68:	08004eb1 	.word	0x08004eb1
 8004e6c:	08004eb1 	.word	0x08004eb1
 8004e70:	08004eb1 	.word	0x08004eb1
 8004e74:	08004ea5 	.word	0x08004ea5
 8004e78:	08004eb1 	.word	0x08004eb1
 8004e7c:	08004eb1 	.word	0x08004eb1
 8004e80:	08004eb1 	.word	0x08004eb1
 8004e84:	08004e9f 	.word	0x08004e9f
 8004e88:	08004eb1 	.word	0x08004eb1
 8004e8c:	08004eb1 	.word	0x08004eb1
 8004e90:	08004eb1 	.word	0x08004eb1
 8004e94:	08004eab 	.word	0x08004eab
 8004e98:	2300      	movs	r3, #0
 8004e9a:	77fb      	strb	r3, [r7, #31]
 8004e9c:	e118      	b.n	80050d0 <UART_SetConfig+0x348>
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	77fb      	strb	r3, [r7, #31]
 8004ea2:	e115      	b.n	80050d0 <UART_SetConfig+0x348>
 8004ea4:	2304      	movs	r3, #4
 8004ea6:	77fb      	strb	r3, [r7, #31]
 8004ea8:	e112      	b.n	80050d0 <UART_SetConfig+0x348>
 8004eaa:	2308      	movs	r3, #8
 8004eac:	77fb      	strb	r3, [r7, #31]
 8004eae:	e10f      	b.n	80050d0 <UART_SetConfig+0x348>
 8004eb0:	2310      	movs	r3, #16
 8004eb2:	77fb      	strb	r3, [r7, #31]
 8004eb4:	e10c      	b.n	80050d0 <UART_SetConfig+0x348>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a68      	ldr	r2, [pc, #416]	; (800505c <UART_SetConfig+0x2d4>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d120      	bne.n	8004f02 <UART_SetConfig+0x17a>
 8004ec0:	4b64      	ldr	r3, [pc, #400]	; (8005054 <UART_SetConfig+0x2cc>)
 8004ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ec6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004eca:	2b30      	cmp	r3, #48	; 0x30
 8004ecc:	d013      	beq.n	8004ef6 <UART_SetConfig+0x16e>
 8004ece:	2b30      	cmp	r3, #48	; 0x30
 8004ed0:	d814      	bhi.n	8004efc <UART_SetConfig+0x174>
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d009      	beq.n	8004eea <UART_SetConfig+0x162>
 8004ed6:	2b20      	cmp	r3, #32
 8004ed8:	d810      	bhi.n	8004efc <UART_SetConfig+0x174>
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <UART_SetConfig+0x15c>
 8004ede:	2b10      	cmp	r3, #16
 8004ee0:	d006      	beq.n	8004ef0 <UART_SetConfig+0x168>
 8004ee2:	e00b      	b.n	8004efc <UART_SetConfig+0x174>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	77fb      	strb	r3, [r7, #31]
 8004ee8:	e0f2      	b.n	80050d0 <UART_SetConfig+0x348>
 8004eea:	2302      	movs	r3, #2
 8004eec:	77fb      	strb	r3, [r7, #31]
 8004eee:	e0ef      	b.n	80050d0 <UART_SetConfig+0x348>
 8004ef0:	2304      	movs	r3, #4
 8004ef2:	77fb      	strb	r3, [r7, #31]
 8004ef4:	e0ec      	b.n	80050d0 <UART_SetConfig+0x348>
 8004ef6:	2308      	movs	r3, #8
 8004ef8:	77fb      	strb	r3, [r7, #31]
 8004efa:	e0e9      	b.n	80050d0 <UART_SetConfig+0x348>
 8004efc:	2310      	movs	r3, #16
 8004efe:	77fb      	strb	r3, [r7, #31]
 8004f00:	e0e6      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a56      	ldr	r2, [pc, #344]	; (8005060 <UART_SetConfig+0x2d8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d120      	bne.n	8004f4e <UART_SetConfig+0x1c6>
 8004f0c:	4b51      	ldr	r3, [pc, #324]	; (8005054 <UART_SetConfig+0x2cc>)
 8004f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f16:	2bc0      	cmp	r3, #192	; 0xc0
 8004f18:	d013      	beq.n	8004f42 <UART_SetConfig+0x1ba>
 8004f1a:	2bc0      	cmp	r3, #192	; 0xc0
 8004f1c:	d814      	bhi.n	8004f48 <UART_SetConfig+0x1c0>
 8004f1e:	2b80      	cmp	r3, #128	; 0x80
 8004f20:	d009      	beq.n	8004f36 <UART_SetConfig+0x1ae>
 8004f22:	2b80      	cmp	r3, #128	; 0x80
 8004f24:	d810      	bhi.n	8004f48 <UART_SetConfig+0x1c0>
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d002      	beq.n	8004f30 <UART_SetConfig+0x1a8>
 8004f2a:	2b40      	cmp	r3, #64	; 0x40
 8004f2c:	d006      	beq.n	8004f3c <UART_SetConfig+0x1b4>
 8004f2e:	e00b      	b.n	8004f48 <UART_SetConfig+0x1c0>
 8004f30:	2300      	movs	r3, #0
 8004f32:	77fb      	strb	r3, [r7, #31]
 8004f34:	e0cc      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f36:	2302      	movs	r3, #2
 8004f38:	77fb      	strb	r3, [r7, #31]
 8004f3a:	e0c9      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f3c:	2304      	movs	r3, #4
 8004f3e:	77fb      	strb	r3, [r7, #31]
 8004f40:	e0c6      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f42:	2308      	movs	r3, #8
 8004f44:	77fb      	strb	r3, [r7, #31]
 8004f46:	e0c3      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f48:	2310      	movs	r3, #16
 8004f4a:	77fb      	strb	r3, [r7, #31]
 8004f4c:	e0c0      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a44      	ldr	r2, [pc, #272]	; (8005064 <UART_SetConfig+0x2dc>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d125      	bne.n	8004fa4 <UART_SetConfig+0x21c>
 8004f58:	4b3e      	ldr	r3, [pc, #248]	; (8005054 <UART_SetConfig+0x2cc>)
 8004f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f66:	d017      	beq.n	8004f98 <UART_SetConfig+0x210>
 8004f68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f6c:	d817      	bhi.n	8004f9e <UART_SetConfig+0x216>
 8004f6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f72:	d00b      	beq.n	8004f8c <UART_SetConfig+0x204>
 8004f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f78:	d811      	bhi.n	8004f9e <UART_SetConfig+0x216>
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <UART_SetConfig+0x1fe>
 8004f7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f82:	d006      	beq.n	8004f92 <UART_SetConfig+0x20a>
 8004f84:	e00b      	b.n	8004f9e <UART_SetConfig+0x216>
 8004f86:	2300      	movs	r3, #0
 8004f88:	77fb      	strb	r3, [r7, #31]
 8004f8a:	e0a1      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	77fb      	strb	r3, [r7, #31]
 8004f90:	e09e      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f92:	2304      	movs	r3, #4
 8004f94:	77fb      	strb	r3, [r7, #31]
 8004f96:	e09b      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f98:	2308      	movs	r3, #8
 8004f9a:	77fb      	strb	r3, [r7, #31]
 8004f9c:	e098      	b.n	80050d0 <UART_SetConfig+0x348>
 8004f9e:	2310      	movs	r3, #16
 8004fa0:	77fb      	strb	r3, [r7, #31]
 8004fa2:	e095      	b.n	80050d0 <UART_SetConfig+0x348>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a2f      	ldr	r2, [pc, #188]	; (8005068 <UART_SetConfig+0x2e0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d125      	bne.n	8004ffa <UART_SetConfig+0x272>
 8004fae:	4b29      	ldr	r3, [pc, #164]	; (8005054 <UART_SetConfig+0x2cc>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004fb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fbc:	d017      	beq.n	8004fee <UART_SetConfig+0x266>
 8004fbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fc2:	d817      	bhi.n	8004ff4 <UART_SetConfig+0x26c>
 8004fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fc8:	d00b      	beq.n	8004fe2 <UART_SetConfig+0x25a>
 8004fca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fce:	d811      	bhi.n	8004ff4 <UART_SetConfig+0x26c>
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <UART_SetConfig+0x254>
 8004fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd8:	d006      	beq.n	8004fe8 <UART_SetConfig+0x260>
 8004fda:	e00b      	b.n	8004ff4 <UART_SetConfig+0x26c>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	77fb      	strb	r3, [r7, #31]
 8004fe0:	e076      	b.n	80050d0 <UART_SetConfig+0x348>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	77fb      	strb	r3, [r7, #31]
 8004fe6:	e073      	b.n	80050d0 <UART_SetConfig+0x348>
 8004fe8:	2304      	movs	r3, #4
 8004fea:	77fb      	strb	r3, [r7, #31]
 8004fec:	e070      	b.n	80050d0 <UART_SetConfig+0x348>
 8004fee:	2308      	movs	r3, #8
 8004ff0:	77fb      	strb	r3, [r7, #31]
 8004ff2:	e06d      	b.n	80050d0 <UART_SetConfig+0x348>
 8004ff4:	2310      	movs	r3, #16
 8004ff6:	77fb      	strb	r3, [r7, #31]
 8004ff8:	e06a      	b.n	80050d0 <UART_SetConfig+0x348>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1b      	ldr	r2, [pc, #108]	; (800506c <UART_SetConfig+0x2e4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d138      	bne.n	8005076 <UART_SetConfig+0x2ee>
 8005004:	4b13      	ldr	r3, [pc, #76]	; (8005054 <UART_SetConfig+0x2cc>)
 8005006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800500e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005012:	d017      	beq.n	8005044 <UART_SetConfig+0x2bc>
 8005014:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005018:	d82a      	bhi.n	8005070 <UART_SetConfig+0x2e8>
 800501a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800501e:	d00b      	beq.n	8005038 <UART_SetConfig+0x2b0>
 8005020:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005024:	d824      	bhi.n	8005070 <UART_SetConfig+0x2e8>
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <UART_SetConfig+0x2aa>
 800502a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800502e:	d006      	beq.n	800503e <UART_SetConfig+0x2b6>
 8005030:	e01e      	b.n	8005070 <UART_SetConfig+0x2e8>
 8005032:	2300      	movs	r3, #0
 8005034:	77fb      	strb	r3, [r7, #31]
 8005036:	e04b      	b.n	80050d0 <UART_SetConfig+0x348>
 8005038:	2302      	movs	r3, #2
 800503a:	77fb      	strb	r3, [r7, #31]
 800503c:	e048      	b.n	80050d0 <UART_SetConfig+0x348>
 800503e:	2304      	movs	r3, #4
 8005040:	77fb      	strb	r3, [r7, #31]
 8005042:	e045      	b.n	80050d0 <UART_SetConfig+0x348>
 8005044:	2308      	movs	r3, #8
 8005046:	77fb      	strb	r3, [r7, #31]
 8005048:	e042      	b.n	80050d0 <UART_SetConfig+0x348>
 800504a:	bf00      	nop
 800504c:	efff69f3 	.word	0xefff69f3
 8005050:	40011000 	.word	0x40011000
 8005054:	40023800 	.word	0x40023800
 8005058:	40004400 	.word	0x40004400
 800505c:	40004800 	.word	0x40004800
 8005060:	40004c00 	.word	0x40004c00
 8005064:	40005000 	.word	0x40005000
 8005068:	40011400 	.word	0x40011400
 800506c:	40007800 	.word	0x40007800
 8005070:	2310      	movs	r3, #16
 8005072:	77fb      	strb	r3, [r7, #31]
 8005074:	e02c      	b.n	80050d0 <UART_SetConfig+0x348>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a72      	ldr	r2, [pc, #456]	; (8005244 <UART_SetConfig+0x4bc>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d125      	bne.n	80050cc <UART_SetConfig+0x344>
 8005080:	4b71      	ldr	r3, [pc, #452]	; (8005248 <UART_SetConfig+0x4c0>)
 8005082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005086:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800508a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800508e:	d017      	beq.n	80050c0 <UART_SetConfig+0x338>
 8005090:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005094:	d817      	bhi.n	80050c6 <UART_SetConfig+0x33e>
 8005096:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800509a:	d00b      	beq.n	80050b4 <UART_SetConfig+0x32c>
 800509c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050a0:	d811      	bhi.n	80050c6 <UART_SetConfig+0x33e>
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <UART_SetConfig+0x326>
 80050a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050aa:	d006      	beq.n	80050ba <UART_SetConfig+0x332>
 80050ac:	e00b      	b.n	80050c6 <UART_SetConfig+0x33e>
 80050ae:	2300      	movs	r3, #0
 80050b0:	77fb      	strb	r3, [r7, #31]
 80050b2:	e00d      	b.n	80050d0 <UART_SetConfig+0x348>
 80050b4:	2302      	movs	r3, #2
 80050b6:	77fb      	strb	r3, [r7, #31]
 80050b8:	e00a      	b.n	80050d0 <UART_SetConfig+0x348>
 80050ba:	2304      	movs	r3, #4
 80050bc:	77fb      	strb	r3, [r7, #31]
 80050be:	e007      	b.n	80050d0 <UART_SetConfig+0x348>
 80050c0:	2308      	movs	r3, #8
 80050c2:	77fb      	strb	r3, [r7, #31]
 80050c4:	e004      	b.n	80050d0 <UART_SetConfig+0x348>
 80050c6:	2310      	movs	r3, #16
 80050c8:	77fb      	strb	r3, [r7, #31]
 80050ca:	e001      	b.n	80050d0 <UART_SetConfig+0x348>
 80050cc:	2310      	movs	r3, #16
 80050ce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	69db      	ldr	r3, [r3, #28]
 80050d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050d8:	d15b      	bne.n	8005192 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80050da:	7ffb      	ldrb	r3, [r7, #31]
 80050dc:	2b08      	cmp	r3, #8
 80050de:	d828      	bhi.n	8005132 <UART_SetConfig+0x3aa>
 80050e0:	a201      	add	r2, pc, #4	; (adr r2, 80050e8 <UART_SetConfig+0x360>)
 80050e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e6:	bf00      	nop
 80050e8:	0800510d 	.word	0x0800510d
 80050ec:	08005115 	.word	0x08005115
 80050f0:	0800511d 	.word	0x0800511d
 80050f4:	08005133 	.word	0x08005133
 80050f8:	08005123 	.word	0x08005123
 80050fc:	08005133 	.word	0x08005133
 8005100:	08005133 	.word	0x08005133
 8005104:	08005133 	.word	0x08005133
 8005108:	0800512b 	.word	0x0800512b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800510c:	f7fe f92e 	bl	800336c <HAL_RCC_GetPCLK1Freq>
 8005110:	61b8      	str	r0, [r7, #24]
        break;
 8005112:	e013      	b.n	800513c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005114:	f7fe f93e 	bl	8003394 <HAL_RCC_GetPCLK2Freq>
 8005118:	61b8      	str	r0, [r7, #24]
        break;
 800511a:	e00f      	b.n	800513c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800511c:	4b4b      	ldr	r3, [pc, #300]	; (800524c <UART_SetConfig+0x4c4>)
 800511e:	61bb      	str	r3, [r7, #24]
        break;
 8005120:	e00c      	b.n	800513c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005122:	f7fe f851 	bl	80031c8 <HAL_RCC_GetSysClockFreq>
 8005126:	61b8      	str	r0, [r7, #24]
        break;
 8005128:	e008      	b.n	800513c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800512a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800512e:	61bb      	str	r3, [r7, #24]
        break;
 8005130:	e004      	b.n	800513c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005132:	2300      	movs	r3, #0
 8005134:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	77bb      	strb	r3, [r7, #30]
        break;
 800513a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d074      	beq.n	800522c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	005a      	lsls	r2, r3, #1
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	085b      	lsrs	r3, r3, #1
 800514c:	441a      	add	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	fbb2 f3f3 	udiv	r3, r2, r3
 8005156:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	2b0f      	cmp	r3, #15
 800515c:	d916      	bls.n	800518c <UART_SetConfig+0x404>
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005164:	d212      	bcs.n	800518c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	b29b      	uxth	r3, r3
 800516a:	f023 030f 	bic.w	r3, r3, #15
 800516e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	085b      	lsrs	r3, r3, #1
 8005174:	b29b      	uxth	r3, r3
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	b29a      	uxth	r2, r3
 800517c:	89fb      	ldrh	r3, [r7, #14]
 800517e:	4313      	orrs	r3, r2
 8005180:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	89fa      	ldrh	r2, [r7, #14]
 8005188:	60da      	str	r2, [r3, #12]
 800518a:	e04f      	b.n	800522c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	77bb      	strb	r3, [r7, #30]
 8005190:	e04c      	b.n	800522c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005192:	7ffb      	ldrb	r3, [r7, #31]
 8005194:	2b08      	cmp	r3, #8
 8005196:	d828      	bhi.n	80051ea <UART_SetConfig+0x462>
 8005198:	a201      	add	r2, pc, #4	; (adr r2, 80051a0 <UART_SetConfig+0x418>)
 800519a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519e:	bf00      	nop
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051cd 	.word	0x080051cd
 80051a8:	080051d5 	.word	0x080051d5
 80051ac:	080051eb 	.word	0x080051eb
 80051b0:	080051db 	.word	0x080051db
 80051b4:	080051eb 	.word	0x080051eb
 80051b8:	080051eb 	.word	0x080051eb
 80051bc:	080051eb 	.word	0x080051eb
 80051c0:	080051e3 	.word	0x080051e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c4:	f7fe f8d2 	bl	800336c <HAL_RCC_GetPCLK1Freq>
 80051c8:	61b8      	str	r0, [r7, #24]
        break;
 80051ca:	e013      	b.n	80051f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051cc:	f7fe f8e2 	bl	8003394 <HAL_RCC_GetPCLK2Freq>
 80051d0:	61b8      	str	r0, [r7, #24]
        break;
 80051d2:	e00f      	b.n	80051f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d4:	4b1d      	ldr	r3, [pc, #116]	; (800524c <UART_SetConfig+0x4c4>)
 80051d6:	61bb      	str	r3, [r7, #24]
        break;
 80051d8:	e00c      	b.n	80051f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051da:	f7fd fff5 	bl	80031c8 <HAL_RCC_GetSysClockFreq>
 80051de:	61b8      	str	r0, [r7, #24]
        break;
 80051e0:	e008      	b.n	80051f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051e6:	61bb      	str	r3, [r7, #24]
        break;
 80051e8:	e004      	b.n	80051f4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	77bb      	strb	r3, [r7, #30]
        break;
 80051f2:	bf00      	nop
    }

    if (pclk != 0U)
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d018      	beq.n	800522c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	085a      	lsrs	r2, r3, #1
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	441a      	add	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	fbb2 f3f3 	udiv	r3, r2, r3
 800520c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b0f      	cmp	r3, #15
 8005212:	d909      	bls.n	8005228 <UART_SetConfig+0x4a0>
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800521a:	d205      	bcs.n	8005228 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	b29a      	uxth	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	60da      	str	r2, [r3, #12]
 8005226:	e001      	b.n	800522c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005238:	7fbb      	ldrb	r3, [r7, #30]
}
 800523a:	4618      	mov	r0, r3
 800523c:	3720      	adds	r7, #32
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	40007c00 	.word	0x40007c00
 8005248:	40023800 	.word	0x40023800
 800524c:	00f42400 	.word	0x00f42400

08005250 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00a      	beq.n	800527a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00a      	beq.n	800529c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a0:	f003 0304 	and.w	r3, r3, #4
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00a      	beq.n	80052be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	430a      	orrs	r2, r1
 80052bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	f003 0308 	and.w	r3, r3, #8
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00a      	beq.n	80052e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e4:	f003 0310 	and.w	r3, r3, #16
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00a      	beq.n	8005302 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	430a      	orrs	r2, r1
 8005300:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	f003 0320 	and.w	r3, r3, #32
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00a      	beq.n	8005324 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532c:	2b00      	cmp	r3, #0
 800532e:	d01a      	beq.n	8005366 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800534e:	d10a      	bne.n	8005366 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	430a      	orrs	r2, r1
 8005386:	605a      	str	r2, [r3, #4]
  }
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af02      	add	r7, sp, #8
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053a4:	f7fc faf4 	bl	8001990 <HAL_GetTick>
 80053a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0308 	and.w	r3, r3, #8
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d10e      	bne.n	80053d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f82d 	bl	8005426 <UART_WaitOnFlagUntilTimeout>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e023      	b.n	800541e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0304 	and.w	r3, r3, #4
 80053e0:	2b04      	cmp	r3, #4
 80053e2:	d10e      	bne.n	8005402 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f817 	bl	8005426 <UART_WaitOnFlagUntilTimeout>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e00d      	b.n	800541e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2220      	movs	r2, #32
 8005406:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2220      	movs	r2, #32
 800540c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b09c      	sub	sp, #112	; 0x70
 800542a:	af00      	add	r7, sp, #0
 800542c:	60f8      	str	r0, [r7, #12]
 800542e:	60b9      	str	r1, [r7, #8]
 8005430:	603b      	str	r3, [r7, #0]
 8005432:	4613      	mov	r3, r2
 8005434:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005436:	e0a5      	b.n	8005584 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005438:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800543a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543e:	f000 80a1 	beq.w	8005584 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005442:	f7fc faa5 	bl	8001990 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800544e:	429a      	cmp	r2, r3
 8005450:	d302      	bcc.n	8005458 <UART_WaitOnFlagUntilTimeout+0x32>
 8005452:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005454:	2b00      	cmp	r3, #0
 8005456:	d13e      	bne.n	80054d6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005466:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005468:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800546c:	667b      	str	r3, [r7, #100]	; 0x64
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	461a      	mov	r2, r3
 8005474:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005476:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005478:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800547c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800547e:	e841 2300 	strex	r3, r2, [r1]
 8005482:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005484:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1e6      	bne.n	8005458 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3308      	adds	r3, #8
 8005490:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005494:	e853 3f00 	ldrex	r3, [r3]
 8005498:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800549a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800549c:	f023 0301 	bic.w	r3, r3, #1
 80054a0:	663b      	str	r3, [r7, #96]	; 0x60
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	3308      	adds	r3, #8
 80054a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80054aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80054ac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80054b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80054b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1e5      	bne.n	800548a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2220      	movs	r2, #32
 80054c2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e067      	b.n	80055a6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d04f      	beq.n	8005584 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054f2:	d147      	bne.n	8005584 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054fc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800550c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005512:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	461a      	mov	r2, r3
 800551a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800551c:	637b      	str	r3, [r7, #52]	; 0x34
 800551e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800552a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e6      	bne.n	80054fe <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3308      	adds	r3, #8
 8005536:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	e853 3f00 	ldrex	r3, [r3]
 800553e:	613b      	str	r3, [r7, #16]
   return(result);
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f023 0301 	bic.w	r3, r3, #1
 8005546:	66bb      	str	r3, [r7, #104]	; 0x68
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3308      	adds	r3, #8
 800554e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005550:	623a      	str	r2, [r7, #32]
 8005552:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	69f9      	ldr	r1, [r7, #28]
 8005556:	6a3a      	ldr	r2, [r7, #32]
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	61bb      	str	r3, [r7, #24]
   return(result);
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e5      	bne.n	8005530 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2220      	movs	r2, #32
 8005568:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2220      	movs	r2, #32
 800556e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2220      	movs	r2, #32
 8005574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e010      	b.n	80055a6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	69da      	ldr	r2, [r3, #28]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	4013      	ands	r3, r2
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	429a      	cmp	r2, r3
 8005592:	bf0c      	ite	eq
 8005594:	2301      	moveq	r3, #1
 8005596:	2300      	movne	r3, #0
 8005598:	b2db      	uxtb	r3, r3
 800559a:	461a      	mov	r2, r3
 800559c:	79fb      	ldrb	r3, [r7, #7]
 800559e:	429a      	cmp	r2, r3
 80055a0:	f43f af4a 	beq.w	8005438 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3770      	adds	r7, #112	; 0x70
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b095      	sub	sp, #84	; 0x54
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055be:	e853 3f00 	ldrex	r3, [r3]
 80055c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80055c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	461a      	mov	r2, r3
 80055d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055d4:	643b      	str	r3, [r7, #64]	; 0x40
 80055d6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80055da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80055dc:	e841 2300 	strex	r3, r2, [r1]
 80055e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1e6      	bne.n	80055b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	3308      	adds	r3, #8
 8005606:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005608:	62fa      	str	r2, [r7, #44]	; 0x2c
 800560a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800560e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005610:	e841 2300 	strex	r3, r2, [r1]
 8005614:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1e5      	bne.n	80055e8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005620:	2b01      	cmp	r3, #1
 8005622:	d118      	bne.n	8005656 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	60bb      	str	r3, [r7, #8]
   return(result);
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	f023 0310 	bic.w	r3, r3, #16
 8005638:	647b      	str	r3, [r7, #68]	; 0x44
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005642:	61bb      	str	r3, [r7, #24]
 8005644:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005646:	6979      	ldr	r1, [r7, #20]
 8005648:	69ba      	ldr	r2, [r7, #24]
 800564a:	e841 2300 	strex	r3, r2, [r1]
 800564e:	613b      	str	r3, [r7, #16]
   return(result);
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1e6      	bne.n	8005624 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2220      	movs	r2, #32
 800565a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005668:	bf00      	nop
 800566a:	3754      	adds	r7, #84	; 0x54
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005680:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f7ff fb58 	bl	8004d48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005698:	bf00      	nop
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b088      	sub	sp, #32
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	e853 3f00 	ldrex	r3, [r3]
 80056b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056bc:	61fb      	str	r3, [r7, #28]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	461a      	mov	r2, r3
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	61bb      	str	r3, [r7, #24]
 80056c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ca:	6979      	ldr	r1, [r7, #20]
 80056cc:	69ba      	ldr	r2, [r7, #24]
 80056ce:	e841 2300 	strex	r3, r2, [r1]
 80056d2:	613b      	str	r3, [r7, #16]
   return(result);
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1e6      	bne.n	80056a8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2220      	movs	r2, #32
 80056de:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f7ff fb24 	bl	8004d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056ec:	bf00      	nop
 80056ee:	3720      	adds	r7, #32
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <DriverInit>:
 *	@param	*Driver - main hardware driver object
 *	@param	__UART_STRUCT - (aka *uart) user defined UART object
 *	@param	__TIMER_STRUCT - (aka *tim) user defined timer object
 */
void DriverInit (void *Driver, __UART_STRUCT, __TIMER_STRUCT)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	617b      	str	r3, [r7, #20]

	drv->tim = tim;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	605a      	str	r2, [r3, #4]
	drv->timCount = 0;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	2200      	movs	r2, #0
 800570e:	601a      	str	r2, [r3, #0]


	drv->uart = uart;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	ClearTxBuff(drv);
 8005718:	6978      	ldr	r0, [r7, #20]
 800571a:	f000 f8ec 	bl	80058f6 <ClearTxBuff>
	ClearRxBuff(drv);
 800571e:	6978      	ldr	r0, [r7, #20]
 8005720:	f000 f9b8 	bl	8005a94 <ClearRxBuff>

	DISABLE_UART_CR1_TCIE(drv->uart);
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800573a:	601a      	str	r2, [r3, #0]
	ENABLE_UART_CR1_RXNEIE(drv->uart);
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0220 	orr.w	r2, r2, #32
 8005752:	601a      	str	r2, [r3, #0]
	DISABLE_UART_CR1_IDLEIE(drv->uart);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0210 	bic.w	r2, r2, #16
 800576a:	601a      	str	r2, [r3, #0]


	START_TIMER(drv->tim);
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	4618      	mov	r0, r3
 8005772:	f7fe faa3 	bl	8003cbc <HAL_TIM_Base_Start_IT>
}
 8005776:	bf00      	nop
 8005778:	3718      	adds	r7, #24
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <GetTimeMs>:
 *	@param	*Driver - main hardware driver object
 *
 *	@return	Current time
 */
ui32 GetTimeMs (void *Driver)
{
 800577e:	b480      	push	{r7}
 8005780:	b085      	sub	sp, #20
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	60fb      	str	r3, [r7, #12]

	return drv->timCount;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <TimerDRV_CallBack>:
/**	@brief	Timer interrupts handler
 *
 *	@param	*Driver - main hardware driver object
 */
void TimerDRV_CallBack (void *Driver)
{
 800579a:	b480      	push	{r7}
 800579c:	b085      	sub	sp, #20
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	60fb      	str	r3, [r7, #12]

	drv->timCount++;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	601a      	str	r2, [r3, #0]

	#ifndef HAL_TIM_MODULE_ENABLED
		LL_TIM_ClearFlag_UPDATE(drv->tim);
	#endif
}
 80057b0:	bf00      	nop
 80057b2:	3714      	adds	r7, #20
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <UartTransmitData>:
 *	@param	size - size of transferred data
 *
 *	@return	Tx overflow status (1 - ERROR | 0 - OK)
 */
ui8 UartTransmitData (void *Driver, ui8 *data, ui16 size)
{
 80057bc:	b480      	push	{r7}
 80057be:	b089      	sub	sp, #36	; 0x24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	4613      	mov	r3, r2
 80057c8:	80fb      	strh	r3, [r7, #6]
	Driver_t *drv = (Driver_t*)Driver;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	61bb      	str	r3, [r7, #24]

	/* Free space check */
	ui16 txHead = drv->TxHead;
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 80057d4:	83fb      	strh	r3, [r7, #30]
	ui16 txTail = drv->TxTail;
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 80057dc:	82fb      	strh	r3, [r7, #22]

	ui16 count = 0;
 80057de:	2300      	movs	r3, #0
 80057e0:	83bb      	strh	r3, [r7, #28]
	while (txHead != txTail)
 80057e2:	e00b      	b.n	80057fc <UartTransmitData+0x40>
	{
		if (!txHead)
 80057e4:	8bfb      	ldrh	r3, [r7, #30]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d102      	bne.n	80057f0 <UartTransmitData+0x34>
			txHead = TX_BUFFER_SIZE;
 80057ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057ee:	83fb      	strh	r3, [r7, #30]

		txHead--;
 80057f0:	8bfb      	ldrh	r3, [r7, #30]
 80057f2:	3b01      	subs	r3, #1
 80057f4:	83fb      	strh	r3, [r7, #30]
		count++;
 80057f6:	8bbb      	ldrh	r3, [r7, #28]
 80057f8:	3301      	adds	r3, #1
 80057fa:	83bb      	strh	r3, [r7, #28]
	while (txHead != txTail)
 80057fc:	8bfa      	ldrh	r2, [r7, #30]
 80057fe:	8afb      	ldrh	r3, [r7, #22]
 8005800:	429a      	cmp	r2, r3
 8005802:	d1ef      	bne.n	80057e4 <UartTransmitData+0x28>
	}

	if (TX_BUFFER_SIZE - count < size)
 8005804:	8bbb      	ldrh	r3, [r7, #28]
 8005806:	f5c3 7280 	rsb	r2, r3, #256	; 0x100
 800580a:	88fb      	ldrh	r3, [r7, #6]
 800580c:	429a      	cmp	r2, r3
 800580e:	da01      	bge.n	8005814 <UartTransmitData+0x58>
	{
		/* - - - - User TxBuffer Overflow Handler - - - - -*/

		/* - - - - - - - - - - - - - - - - - - - - - - - - */
		return 1;
 8005810:	2301      	movs	r3, #1
 8005812:	e02f      	b.n	8005874 <UartTransmitData+0xb8>
	}

	count = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	83bb      	strh	r3, [r7, #28]
	while (count < size)
 8005818:	e01b      	b.n	8005852 <UartTransmitData+0x96>
	{
		drv->TxBuffer[drv->TxHead++] = data[count++];
 800581a:	8bbb      	ldrh	r3, [r7, #28]
 800581c:	1c5a      	adds	r2, r3, #1
 800581e:	83ba      	strh	r2, [r7, #28]
 8005820:	461a      	mov	r2, r3
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	441a      	add	r2, r3
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800582c:	1c59      	adds	r1, r3, #1
 800582e:	b288      	uxth	r0, r1
 8005830:	69b9      	ldr	r1, [r7, #24]
 8005832:	f8a1 010a 	strh.w	r0, [r1, #266]	; 0x10a
 8005836:	4619      	mov	r1, r3
 8005838:	7812      	ldrb	r2, [r2, #0]
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	440b      	add	r3, r1
 800583e:	721a      	strb	r2, [r3, #8]

		if (drv->TxHead >= TX_BUFFER_SIZE)
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 8005846:	2bff      	cmp	r3, #255	; 0xff
 8005848:	d903      	bls.n	8005852 <UartTransmitData+0x96>
			drv->TxHead = 0;
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	2200      	movs	r2, #0
 800584e:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
	while (count < size)
 8005852:	8bba      	ldrh	r2, [r7, #28]
 8005854:	88fb      	ldrh	r3, [r7, #6]
 8005856:	429a      	cmp	r2, r3
 8005858:	d3df      	bcc.n	800581a <UartTransmitData+0x5e>
	}

	ENABLE_UART_CR1_TCIE(drv->uart);  // Enable transfer completion interrupts
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005870:	601a      	str	r2, [r3, #0]

	return 0;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3724      	adds	r7, #36	; 0x24
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <UART_DRV_TxCallBack>:
/**	@brief	UART transfer completion interrupts handler
 *
 *	@param	*Driver - main hardware driver object
 */
void UART_DRV_TxCallBack (void *Driver)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	60fb      	str	r3, [r7, #12]

	WRITE_UART_BYTE(drv->uart, drv->TxBuffer[drv->TxTail++] & (ui32)0xFF);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 8005892:	1c5a      	adds	r2, r3, #1
 8005894:	b291      	uxth	r1, r2
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	f8a2 1108 	strh.w	r1, [r2, #264]	; 0x108
 800589c:	461a      	mov	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	4413      	add	r3, r2
 80058a2:	7a1a      	ldrb	r2, [r3, #8]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	629a      	str	r2, [r3, #40]	; 0x28

	if (drv->TxTail == TX_BUFFER_SIZE)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 80058b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058b8:	d103      	bne.n	80058c2 <UART_DRV_TxCallBack+0x42>
		drv->TxTail = 0;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108

	if (drv->TxTail == drv->TxHead)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f8b3 2108 	ldrh.w	r2, [r3, #264]	; 0x108
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d10b      	bne.n	80058ea <UART_DRV_TxCallBack+0x6a>
	{
		DISABLE_UART_CR1_TCIE(drv->uart);  // Disable transmission complete interrupts
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058e8:	601a      	str	r2, [r3, #0]

		/*  - - - - User Complete Transmit Handler - - - - */

		/* - - - - - - - - - - - - - - - - - - - - - - - - */
	}
}
 80058ea:	bf00      	nop
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <ClearTxBuff>:
/**	@brief	Service Tx buffer cleaner
 *
 *	@param	*Driver - main hardware driver object
 */
void ClearTxBuff (void *Driver)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	60fb      	str	r3, [r7, #12]

	memset(drv->TxBuffer, 0, TX_BUFFER_SIZE);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3308      	adds	r3, #8
 8005906:	f44f 7280 	mov.w	r2, #256	; 0x100
 800590a:	2100      	movs	r1, #0
 800590c:	4618      	mov	r0, r3
 800590e:	f001 fb0b 	bl	8006f28 <memset>
	drv->TxTail = 0;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
	drv->TxHead = 0;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
}
 8005922:	bf00      	nop
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <GetAvailableBytes>:
 *	@param	*Driver - main hardware driver object
 *
 *	@return	Number of available bytes (0xFFFF - overflow error)
 */
ui16 GetAvailableBytes (void *Driver)
{
 800592a:	b480      	push	{r7}
 800592c:	b087      	sub	sp, #28
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	613b      	str	r3, [r7, #16]

	if (drv->RxOverflowFlag)
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	f893 3210 	ldrb.w	r3, [r3, #528]	; 0x210
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <GetAvailableBytes+0x1c>
		return 0xFFFF;
 8005940:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005944:	e01b      	b.n	800597e <GetAvailableBytes+0x54>

	ui16 rxHead = drv->RxHead;
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800594c:	82fb      	strh	r3, [r7, #22]
	ui16 rxTail = drv->RxTail;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8005954:	81fb      	strh	r3, [r7, #14]

	ui16 count = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	82bb      	strh	r3, [r7, #20]
	while (rxHead != rxTail)
 800595a:	e00b      	b.n	8005974 <GetAvailableBytes+0x4a>
	{
		if (!rxHead)
 800595c:	8afb      	ldrh	r3, [r7, #22]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d102      	bne.n	8005968 <GetAvailableBytes+0x3e>
			rxHead = RX_BUFFER_SIZE;
 8005962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005966:	82fb      	strh	r3, [r7, #22]

		rxHead--;
 8005968:	8afb      	ldrh	r3, [r7, #22]
 800596a:	3b01      	subs	r3, #1
 800596c:	82fb      	strh	r3, [r7, #22]
		count++;
 800596e:	8abb      	ldrh	r3, [r7, #20]
 8005970:	3301      	adds	r3, #1
 8005972:	82bb      	strh	r3, [r7, #20]
	while (rxHead != rxTail)
 8005974:	8afa      	ldrh	r2, [r7, #22]
 8005976:	89fb      	ldrh	r3, [r7, #14]
 8005978:	429a      	cmp	r2, r3
 800597a:	d1ef      	bne.n	800595c <GetAvailableBytes+0x32>
	}

	return count;
 800597c:	8abb      	ldrh	r3, [r7, #20]
}
 800597e:	4618      	mov	r0, r3
 8005980:	371c      	adds	r7, #28
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <UartReceiveByte>:
 *	@param	*data - data buffer
 *
 *	@return	Receipt status (0 - receiving in progress | 1 - receive completed)
 */
ui8 UartReceiveByte (void *Driver, ui8 *data)
{
 800598a:	b480      	push	{r7}
 800598c:	b085      	sub	sp, #20
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
	Driver_t *drv = (Driver_t*)Driver;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	60fb      	str	r3, [r7, #12]

	if (drv->RxTail == drv->RxHead)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f8b3 220c 	ldrh.w	r2, [r3, #524]	; 0x20c
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d101      	bne.n	80059ac <UartReceiveByte+0x22>
	{
		/* - - - - User Complete Receive Handler - - - - - */

		/* - - - - - - - - - - - - - - - - - - - - - - - - */
		return 1;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e021      	b.n	80059f0 <UartReceiveByte+0x66>
	}

	*data = drv->RxBuffer[drv->RxTail++];
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 80059b2:	1c5a      	adds	r2, r3, #1
 80059b4:	b291      	uxth	r1, r2
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	f8a2 120c 	strh.w	r1, [r2, #524]	; 0x20c
 80059bc:	461a      	mov	r2, r3
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	4413      	add	r3, r2
 80059c2:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	701a      	strb	r2, [r3, #0]

	if (drv->RxTail >= RX_BUFFER_SIZE)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 80059d0:	2bff      	cmp	r3, #255	; 0xff
 80059d2:	d903      	bls.n	80059dc <UartReceiveByte+0x52>
	   drv->RxTail = 0;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c

	if (drv->RxOverflowFlag == 1)  // Reset the overflow flag
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 3210 	ldrb.w	r3, [r3, #528]	; 0x210
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d103      	bne.n	80059ee <UartReceiveByte+0x64>
		drv->RxOverflowFlag = 0;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210

	return 0;	// Rx ring buffer isn't empty
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3714      	adds	r7, #20
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <UART_DRV_RxCallBack>:
/**	@brief	UART receive completion interrupts handler
 *
 *	@param	*Driver - main hardware driver object
 */
void UART_DRV_RxCallBack (void *Driver)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	60fb      	str	r3, [r7, #12]

	if ((drv->RxHead - drv->RxTail == RX_BUFFER_SIZE - 1) ||
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8005a0e:	461a      	mov	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2bff      	cmp	r3, #255	; 0xff
 8005a1a:	d009      	beq.n	8005a30 <UART_DRV_RxCallBack+0x34>
		(drv->RxTail - drv->RxHead == 1))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8005a22:	461a      	mov	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8005a2a:	1ad3      	subs	r3, r2, r3
	if ((drv->RxHead - drv->RxTail == RX_BUFFER_SIZE - 1) ||
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d10e      	bne.n	8005a4e <UART_DRV_RxCallBack+0x52>
	{
		/*  - - - - User RxBuffer Overflow Handler - - - - */

		/* - - - - - - - - - - - - - - - - - - - - - - - - */

		(void)READ_UART_BYTE(drv->uart);  // Prevents overflow error (USART_ISR_ORE)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24

		if (drv->RxOverflowFlag == 0)  // Set the overflow flag
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f893 3210 	ldrb.w	r3, [r3, #528]	; 0x210
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d121      	bne.n	8005a88 <UART_DRV_RxCallBack+0x8c>
			drv->RxOverflowFlag = 1;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210

		return;
 8005a4c:	e01c      	b.n	8005a88 <UART_DRV_RxCallBack+0x8c>
	}

	drv->RxBuffer[drv->RxHead++] = READ_UART_BYTE(drv->uart);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	b291      	uxth	r1, r2
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	f8a2 120e 	strh.w	r1, [r2, #526]	; 0x20e
 8005a68:	4619      	mov	r1, r3
 8005a6a:	b2c2      	uxtb	r2, r0
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	440b      	add	r3, r1
 8005a70:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

	if (drv->RxHead >= RX_BUFFER_SIZE)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8005a7a:	2bff      	cmp	r3, #255	; 0xff
 8005a7c:	d905      	bls.n	8005a8a <UART_DRV_RxCallBack+0x8e>
		drv->RxHead = 0;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8a3 220e 	strh.w	r2, [r3, #526]	; 0x20e
 8005a86:	e000      	b.n	8005a8a <UART_DRV_RxCallBack+0x8e>
		return;
 8005a88:	bf00      	nop
}
 8005a8a:	3714      	adds	r7, #20
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <ClearRxBuff>:
/**	@brief	Service Rx buffer cleaner
 *
 *	@param	*Driver - main hardware driver object
 */
void ClearRxBuff (void *Driver)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	60fb      	str	r3, [r7, #12]

	memset(drv->RxBuffer, 0, RX_BUFFER_SIZE);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8005aa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005aaa:	2100      	movs	r1, #0
 8005aac:	4618      	mov	r0, r3
 8005aae:	f001 fa3b 	bl	8006f28 <memset>
	drv->RxTail = 0;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
	drv->RxHead = 0;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f8a3 220e 	strh.w	r2, [r3, #526]	; 0x20e
	drv->RxOverflowFlag = 0;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
}
 8005aca:	bf00      	nop
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <UartTransmitDebugData>:
	 *
	 *	@param	*data - debug data
	 *	@param	length - size of debug data
	 */
	void UartTransmitDebugData (char *data, ui16 length)
	{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	460b      	mov	r3, r1
 8005ade:	807b      	strh	r3, [r7, #2]
		HAL_UART_Transmit(DEBUG_SERIAL_PORT, (ui8*)data, length, 100);
 8005ae0:	887a      	ldrh	r2, [r7, #2]
 8005ae2:	2364      	movs	r3, #100	; 0x64
 8005ae4:	6879      	ldr	r1, [r7, #4]
 8005ae6:	4803      	ldr	r0, [pc, #12]	; (8005af4 <UartTransmitDebugData+0x20>)
 8005ae8:	f7fe fdb0 	bl	800464c <HAL_UART_Transmit>
	}
 8005aec:	bf00      	nop
 8005aee:	3708      	adds	r7, #8
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	200003c8 	.word	0x200003c8

08005af8 <SBGC32_TX>:
 *  		to be transmitted
 *
 *  @return	Transmission status
 */
TxRxStatus_t SBGC32_TX (GeneralSBGC_t *generalSBGC, SerialCommand_t *serialCommand)
{
 8005af8:	b590      	push	{r4, r7, lr}
 8005afa:	b0c5      	sub	sp, #276	; 0x114
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b02:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005b06:	6018      	str	r0, [r3, #0]
 8005b08:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b0c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005b10:	6019      	str	r1, [r3, #0]
	ui8 buff [MAX_BUFF_SIZE];
	ui32 currentTime;

    buff[0] = generalSBGC->protocolVersion;
 8005b12:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b16:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	7e1a      	ldrb	r2, [r3, #24]
 8005b1e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b26:	701a      	strb	r2, [r3, #0]
    buff[1] = serialCommand->commandID;
 8005b28:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b2c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	781a      	ldrb	r2, [r3, #0]
 8005b34:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b3c:	705a      	strb	r2, [r3, #1]
    buff[2] = serialCommand->payloadSize;
 8005b3e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b42:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f893 2101 	ldrb.w	r2, [r3, #257]	; 0x101
 8005b4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b54:	709a      	strb	r2, [r3, #2]
    buff[3] = buff[1] + buff[2];
 8005b56:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b5e:	785a      	ldrb	r2, [r3, #1]
 8005b60:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b68:	789b      	ldrb	r3, [r3, #2]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	b2da      	uxtb	r2, r3
 8005b6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005b76:	70da      	strb	r2, [r3, #3]

    memcpy(&buff[4], serialCommand->payload, serialCommand->payloadSize);
 8005b78:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b7c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	1c59      	adds	r1, r3, #1
 8005b84:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b88:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005b92:	461a      	mov	r2, r3
 8005b94:	f107 0308 	add.w	r3, r7, #8
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f001 f9b6 	bl	8006f0c <memcpy>

    /* ui8 size = real size current serialCommand */
    ui8 size = serialCommand->payloadSize + 4 + (generalSBGC->protocolVersion == PR2_START_CHARACTER ? 2 : 1);
 8005ba0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ba4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005bae:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8005bb2:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8005bb6:	6812      	ldr	r2, [r2, #0]
 8005bb8:	7e12      	ldrb	r2, [r2, #24]
 8005bba:	2a24      	cmp	r2, #36	; 0x24
 8005bbc:	d101      	bne.n	8005bc2 <SBGC32_TX+0xca>
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	e000      	b.n	8005bc4 <SBGC32_TX+0xcc>
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	4413      	add	r3, r2
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	3304      	adds	r3, #4
 8005bca:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f

    if (generalSBGC->protocolVersion == PR1_START_CHARACTER)
 8005bce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005bd2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	7e1b      	ldrb	r3, [r3, #24]
 8005bda:	2b3e      	cmp	r3, #62	; 0x3e
 8005bdc:	d120      	bne.n	8005c20 <SBGC32_TX+0x128>
    	buff[4 + serialCommand->payloadSize] = Modulo256_Calculate(serialCommand->payload, serialCommand->payloadSize);
 8005bde:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005be2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	1c5a      	adds	r2, r3, #1
 8005bea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005bee:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005bf8:	b299      	uxth	r1, r3
 8005bfa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005bfe:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005c08:	1d1c      	adds	r4, r3, #4
 8005c0a:	4610      	mov	r0, r2
 8005c0c:	f000 fed4 	bl	80069b8 <Modulo256_Calculate>
 8005c10:	4603      	mov	r3, r0
 8005c12:	461a      	mov	r2, r3
 8005c14:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005c1c:	551a      	strb	r2, [r3, r4]
 8005c1e:	e035      	b.n	8005c8c <SBGC32_TX+0x194>

    else
    {
    	ui16 CRC16_Res = CRC16_Calculate(&buff[1], (4 + serialCommand->payloadSize - 1));
 8005c20:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c24:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3303      	adds	r3, #3
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	f107 0308 	add.w	r3, r7, #8
 8005c38:	3301      	adds	r3, #1
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 fee2 	bl	8006a06 <CRC16_Calculate>
 8005c42:	4603      	mov	r3, r0
 8005c44:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
    	buff[4 + serialCommand->payloadSize] = CRC16_Res & 0x00FF;
 8005c48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c4c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005c56:	3304      	adds	r3, #4
 8005c58:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8005c5c:	b2d1      	uxtb	r1, r2
 8005c5e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8005c62:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8005c66:	54d1      	strb	r1, [r2, r3]
    	buff[5 + serialCommand->payloadSize] = (CRC16_Res >> 8) & 0x00FF;
 8005c68:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8005c6c:	0a1b      	lsrs	r3, r3, #8
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c74:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8005c7e:	3305      	adds	r3, #5
 8005c80:	b2d1      	uxtb	r1, r2
 8005c82:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8005c86:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8005c8a:	54d1      	strb	r1, [r2, r3]
    }

    currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8005c8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c90:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8005c9c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8005ca0:	6812      	ldr	r2, [r2, #0]
 8005ca2:	6812      	ldr	r2, [r2, #0]
 8005ca4:	4610      	mov	r0, r2
 8005ca6:	4798      	blx	r3
 8005ca8:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    while (generalSBGC->TxFunc(generalSBGC->Drv, buff, size))
 8005cac:	e029      	b.n	8005d02 <SBGC32_TX+0x20a>
    {
    	if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= generalSBGC->txTimeout)
 8005cae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005cb2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8005cbe:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	6812      	ldr	r2, [r2, #0]
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	4798      	blx	r3
 8005cca:	4602      	mov	r2, r0
 8005ccc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005cd0:	1ad2      	subs	r2, r2, r3
 8005cd2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005cd6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	69db      	ldr	r3, [r3, #28]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d30f      	bcc.n	8005d02 <SBGC32_TX+0x20a>
    	{
    		generalSBGC->_txErrorsCount++;
 8005ce2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ce6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cee:	3301      	adds	r3, #1
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005cf6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	851a      	strh	r2, [r3, #40]	; 0x28
    		return TX_BUFFER_OVERFLOW_ERROR;  // aka timeout error
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e015      	b.n	8005d2e <SBGC32_TX+0x236>
    while (generalSBGC->TxFunc(generalSBGC->Drv, buff, size))
 8005d02:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d06:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8005d12:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8005d16:	6812      	ldr	r2, [r2, #0]
 8005d18:	6810      	ldr	r0, [r2, #0]
 8005d1a:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 8005d1e:	b292      	uxth	r2, r2
 8005d20:	f107 0108 	add.w	r1, r7, #8
 8005d24:	4798      	blx	r3
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1c0      	bne.n	8005cae <SBGC32_TX+0x1b6>
    	}
    }

	return TX_RX_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd90      	pop	{r4, r7, pc}

08005d38 <SBGC32_RX>:
 *   		time for receiving one whole SerialCommand
 *
 *  @return	TX_RX_OK or last state of lastParserError variable
 */
TxRxStatus_t SBGC32_RX (GeneralSBGC_t *generalSBGC, SerialCommand_t *serialCommand, ui32 timeout)
{
 8005d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d3c:	b08e      	sub	sp, #56	; 0x38
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	607a      	str	r2, [r7, #4]
	ui8 startSim;
	ui8 headBuff [3];  /* Header buffer:
	headBuff[0] is command ID || headBuff[1] is payload size || headBuff[2] is header checksum */
	ui16 availableBytes;

	TxRxStatus_t lastParserError = RX_START_PARSE;
 8005d46:	2302      	movs	r3, #2
 8005d48:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	ParserStates_t parserState = STATE_IDLE;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	/* Launching timer */
	ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	4610      	mov	r0, r2
 8005d5c:	4798      	blx	r3
 8005d5e:	62b8      	str	r0, [r7, #40]	; 0x28

	serialCommand->readPos = 0;  // Prepare for reading
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102

	while (1)
	{
		switch (parserState)
 8005d68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005d6c:	2b03      	cmp	r3, #3
 8005d6e:	d063      	beq.n	8005e38 <SBGC32_RX+0x100>
 8005d70:	2b03      	cmp	r3, #3
 8005d72:	f300 8122 	bgt.w	8005fba <SBGC32_RX+0x282>
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	dc02      	bgt.n	8005d80 <SBGC32_RX+0x48>
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	da03      	bge.n	8005d86 <SBGC32_RX+0x4e>
 8005d7e:	e11c      	b.n	8005fba <SBGC32_RX+0x282>
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d01f      	beq.n	8005dc4 <SBGC32_RX+0x8c>
 8005d84:	e119      	b.n	8005fba <SBGC32_RX+0x282>
		{
			/* Waiting start byte */
			case STATE_IDLE :
			case STATE_RESYNC :
			{
				startSim = 0;
 8005d86:	2300      	movs	r3, #0
 8005d88:	75fb      	strb	r3, [r7, #23]

				if (generalSBGC->RxFunc(generalSBGC->Drv, &startSim) &&
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	6812      	ldr	r2, [r2, #0]
 8005d92:	f107 0117 	add.w	r1, r7, #23
 8005d96:	4610      	mov	r0, r2
 8005d98:	4798      	blx	r3
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d007      	beq.n	8005db0 <SBGC32_RX+0x78>
 8005da0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d103      	bne.n	8005db0 <SBGC32_RX+0x78>
					lastParserError == RX_START_PARSE)
					lastParserError = RX_EMPTY_BUFF_ERROR;
 8005da8:	2303      	movs	r3, #3
 8005daa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

				else if (startSim == generalSBGC->protocolVersion)
					parserState = STATE_CHECK_HEADER;

				break;  // Passing to next state
 8005dae:	e103      	b.n	8005fb8 <SBGC32_RX+0x280>
				else if (startSim == generalSBGC->protocolVersion)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	7e1a      	ldrb	r2, [r3, #24]
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	f040 80fe 	bne.w	8005fb8 <SBGC32_RX+0x280>
					parserState = STATE_CHECK_HEADER;
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;  // Passing to next state
 8005dc2:	e0f9      	b.n	8005fb8 <SBGC32_RX+0x280>
			}

			/* Waiting whole header */
			case STATE_CHECK_HEADER :
			{
				availableBytes = generalSBGC->AvailableBytesFunc(generalSBGC->Drv);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	6812      	ldr	r2, [r2, #0]
 8005dcc:	4610      	mov	r0, r2
 8005dce:	4798      	blx	r3
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	837b      	strh	r3, [r7, #26]

				if ((availableBytes >= 3) && (availableBytes != RX_BUFFER_OVERFLOW_FLAG))
 8005dd4:	8b7b      	ldrh	r3, [r7, #26]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d918      	bls.n	8005e0c <SBGC32_RX+0xd4>
 8005dda:	8b7b      	ldrh	r3, [r7, #26]
 8005ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d013      	beq.n	8005e0c <SBGC32_RX+0xd4>
					FOR_(i, 3)
 8005de4:	2300      	movs	r3, #0
 8005de6:	633b      	str	r3, [r7, #48]	; 0x30
 8005de8:	e00c      	b.n	8005e04 <SBGC32_RX+0xcc>
						generalSBGC->RxFunc(generalSBGC->Drv, &headBuff[i]);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	6810      	ldr	r0, [r2, #0]
 8005df2:	f107 0114 	add.w	r1, r7, #20
 8005df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005df8:	440a      	add	r2, r1
 8005dfa:	4611      	mov	r1, r2
 8005dfc:	4798      	blx	r3
					FOR_(i, 3)
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e00:	3301      	adds	r3, #1
 8005e02:	633b      	str	r3, [r7, #48]	; 0x30
 8005e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	ddef      	ble.n	8005dea <SBGC32_RX+0xb2>
 8005e0a:	e003      	b.n	8005e14 <SBGC32_RX+0xdc>

				else
				{
					lastParserError = RX_BUFFER_REALTIME_ERROR;
 8005e0c:	2304      	movs	r3, #4
 8005e0e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					break;
 8005e12:	e0d2      	b.n	8005fba <SBGC32_RX+0x282>
				}

				if ((headBuff[0] + headBuff[1]) % 256 != headBuff[2])  // % 256 necessary needed here
 8005e14:	7d3a      	ldrb	r2, [r7, #20]
 8005e16:	7d7b      	ldrb	r3, [r7, #21]
 8005e18:	4413      	add	r3, r2
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	7dbb      	ldrb	r3, [r7, #22]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d006      	beq.n	8005e30 <SBGC32_RX+0xf8>
				{
					lastParserError = RX_HEADER_CHECKSUM_ERROR;
 8005e22:	2305      	movs	r3, #5
 8005e24:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					parserState = STATE_RESYNC;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					break;
 8005e2e:	e0c4      	b.n	8005fba <SBGC32_RX+0x282>
				}

				parserState = STATE_CHECK_PAYLOAD;
 8005e30:	2303      	movs	r3, #3
 8005e32:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;  // Passing to next state
 8005e36:	e0c0      	b.n	8005fba <SBGC32_RX+0x282>
			}

			/* Waiting whole payload and checksum */
			case STATE_CHECK_PAYLOAD :
			{
 8005e38:	466b      	mov	r3, sp
 8005e3a:	469a      	mov	sl, r3
				ui8 checksumSize = (generalSBGC->protocolVersion == PR2_START_CHARACTER ? 2 : 1);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	7e1b      	ldrb	r3, [r3, #24]
 8005e40:	2b24      	cmp	r3, #36	; 0x24
 8005e42:	d101      	bne.n	8005e48 <SBGC32_RX+0x110>
 8005e44:	2302      	movs	r3, #2
 8005e46:	e000      	b.n	8005e4a <SBGC32_RX+0x112>
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				ui8 complexBuff [3 + headBuff[1] + checksumSize];  // (Header + payload + checksum) buffer
 8005e4e:	7d7b      	ldrb	r3, [r7, #21]
 8005e50:	1cda      	adds	r2, r3, #3
 8005e52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e56:	18d1      	adds	r1, r2, r3
 8005e58:	1e4b      	subs	r3, r1, #1
 8005e5a:	623b      	str	r3, [r7, #32]
 8005e5c:	460a      	mov	r2, r1
 8005e5e:	2300      	movs	r3, #0
 8005e60:	4614      	mov	r4, r2
 8005e62:	461d      	mov	r5, r3
 8005e64:	f04f 0200 	mov.w	r2, #0
 8005e68:	f04f 0300 	mov.w	r3, #0
 8005e6c:	00eb      	lsls	r3, r5, #3
 8005e6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e72:	00e2      	lsls	r2, r4, #3
 8005e74:	460a      	mov	r2, r1
 8005e76:	2300      	movs	r3, #0
 8005e78:	4690      	mov	r8, r2
 8005e7a:	4699      	mov	r9, r3
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e90:	460b      	mov	r3, r1
 8005e92:	3307      	adds	r3, #7
 8005e94:	08db      	lsrs	r3, r3, #3
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	ebad 0d03 	sub.w	sp, sp, r3
 8005e9c:	466b      	mov	r3, sp
 8005e9e:	3300      	adds	r3, #0
 8005ea0:	61fb      	str	r3, [r7, #28]

				availableBytes = generalSBGC->AvailableBytesFunc(generalSBGC->Drv);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	6812      	ldr	r2, [r2, #0]
 8005eaa:	4610      	mov	r0, r2
 8005eac:	4798      	blx	r3
 8005eae:	4603      	mov	r3, r0
 8005eb0:	837b      	strh	r3, [r7, #26]

				if ((availableBytes >= headBuff[1] + checksumSize) && (availableBytes != RX_BUFFER_OVERFLOW_FLAG))
 8005eb2:	8b7a      	ldrh	r2, [r7, #26]
 8005eb4:	7d7b      	ldrb	r3, [r7, #21]
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ebc:	440b      	add	r3, r1
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	db1d      	blt.n	8005efe <SBGC32_RX+0x1c6>
 8005ec2:	8b7b      	ldrh	r3, [r7, #26]
 8005ec4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d018      	beq.n	8005efe <SBGC32_RX+0x1c6>
					FOR_(i, headBuff[1] + checksumSize)
 8005ecc:	2300      	movs	r3, #0
 8005ece:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ed0:	e00c      	b.n	8005eec <SBGC32_RX+0x1b4>
						generalSBGC->RxFunc(generalSBGC->Drv, &complexBuff[i + 3]);  // Offset from header space
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	6810      	ldr	r0, [r2, #0]
 8005eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005edc:	3203      	adds	r2, #3
 8005ede:	69f9      	ldr	r1, [r7, #28]
 8005ee0:	440a      	add	r2, r1
 8005ee2:	4611      	mov	r1, r2
 8005ee4:	4798      	blx	r3
					FOR_(i, headBuff[1] + checksumSize)
 8005ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee8:	3301      	adds	r3, #1
 8005eea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eec:	7d7b      	ldrb	r3, [r7, #21]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ef4:	4413      	add	r3, r2
 8005ef6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	dbea      	blt.n	8005ed2 <SBGC32_RX+0x19a>
 8005efc:	e003      	b.n	8005f06 <SBGC32_RX+0x1ce>

				else
				{
					lastParserError = RX_BUFFER_REALTIME_ERROR;
 8005efe:	2304      	movs	r3, #4
 8005f00:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					break;
 8005f04:	e056      	b.n	8005fb4 <SBGC32_RX+0x27c>
				}

				/* Checksum checking */
				if (!(checksumSize - 1))  // If SBGC_PROTOCOL_V1
 8005f06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d115      	bne.n	8005f3a <SBGC32_RX+0x202>
				{
					if (complexBuff[3 + headBuff[1]] != Modulo256_Calculate(&complexBuff[3], headBuff[1]))
 8005f0e:	7d7b      	ldrb	r3, [r7, #21]
 8005f10:	3303      	adds	r3, #3
 8005f12:	69fa      	ldr	r2, [r7, #28]
 8005f14:	5cd6      	ldrb	r6, [r2, r3]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	3303      	adds	r3, #3
 8005f1a:	7d7a      	ldrb	r2, [r7, #21]
 8005f1c:	b292      	uxth	r2, r2
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fd49 	bl	80069b8 <Modulo256_Calculate>
 8005f26:	4603      	mov	r3, r0
 8005f28:	429e      	cmp	r6, r3
 8005f2a:	d031      	beq.n	8005f90 <SBGC32_RX+0x258>
					{
						lastParserError = RX_PAYLOAD_CHECKSUM_ERROR;
 8005f2c:	2306      	movs	r3, #6
 8005f2e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
						parserState = STATE_RESYNC;
 8005f32:	2301      	movs	r3, #1
 8005f34:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
 8005f38:	e03c      	b.n	8005fb4 <SBGC32_RX+0x27c>
					}
				}

				else
				{
					memcpy(complexBuff, headBuff, 3);
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	f107 0314 	add.w	r3, r7, #20
 8005f42:	8819      	ldrh	r1, [r3, #0]
 8005f44:	789b      	ldrb	r3, [r3, #2]
 8005f46:	8011      	strh	r1, [r2, #0]
 8005f48:	7093      	strb	r3, [r2, #2]
					ui16 CRC_Res = CRC16_Calculate(complexBuff, headBuff[1] + 3);
 8005f4a:	7d7b      	ldrb	r3, [r7, #21]
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	3303      	adds	r3, #3
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	4619      	mov	r1, r3
 8005f54:	69f8      	ldr	r0, [r7, #28]
 8005f56:	f000 fd56 	bl	8006a06 <CRC16_Calculate>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	833b      	strh	r3, [r7, #24]

					if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 8005f5e:	8b3b      	ldrh	r3, [r7, #24]
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	7d7a      	ldrb	r2, [r7, #21]
 8005f64:	3203      	adds	r2, #3
 8005f66:	69f9      	ldr	r1, [r7, #28]
 8005f68:	5c8a      	ldrb	r2, [r1, r2]
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d010      	beq.n	8005f90 <SBGC32_RX+0x258>
					   (((CRC_Res >> 8) & 0x00FF) != complexBuff[3 + headBuff[1] + 1]))
 8005f6e:	8b3b      	ldrh	r3, [r7, #24]
 8005f70:	0a1b      	lsrs	r3, r3, #8
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	7d7a      	ldrb	r2, [r7, #21]
 8005f78:	3204      	adds	r2, #4
 8005f7a:	69f9      	ldr	r1, [r7, #28]
 8005f7c:	5c8a      	ldrb	r2, [r1, r2]
					if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d006      	beq.n	8005f90 <SBGC32_RX+0x258>
					{
						lastParserError = RX_PAYLOAD_CHECKSUM_ERROR;
 8005f82:	2306      	movs	r3, #6
 8005f84:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
						parserState = STATE_RESYNC;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
 8005f8e:	e011      	b.n	8005fb4 <SBGC32_RX+0x27c>
					}
				}

				/* Data passed all checks. Filling the serialCommand struct */
				serialCommand->commandID = headBuff[0];
 8005f90:	7d3a      	ldrb	r2, [r7, #20]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	701a      	strb	r2, [r3, #0]
				memcpy(serialCommand->payload, &complexBuff[3], headBuff[1]);
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	1c58      	adds	r0, r3, #1
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	3303      	adds	r3, #3
 8005f9e:	7d7a      	ldrb	r2, [r7, #21]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	f000 ffb3 	bl	8006f0c <memcpy>
				serialCommand->payloadSize = headBuff[1];
 8005fa6:	7d7a      	ldrb	r2, [r7, #21]
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101

				return TX_RX_OK;  // Incoming command was received fine
 8005fae:	2300      	movs	r3, #0
 8005fb0:	46d5      	mov	sp, sl
 8005fb2:	e011      	b.n	8005fd8 <SBGC32_RX+0x2a0>
 8005fb4:	46d5      	mov	sp, sl
 8005fb6:	e000      	b.n	8005fba <SBGC32_RX+0x282>
				break;  // Passing to next state
 8005fb8:	bf00      	nop
			}
		}

		if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= timeout)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	6812      	ldr	r2, [r2, #0]
 8005fc2:	4610      	mov	r0, r2
 8005fc4:	4798      	blx	r3
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	f63f aeca 	bhi.w	8005d68 <SBGC32_RX+0x30>
			return lastParserError;
 8005fd4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
	}
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3738      	adds	r7, #56	; 0x38
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005fe2 <SBGC32_TX_RX>:
 *  @param	cmdID - SBGC32 command identifier
 *
 *  @return	Request response result
 */
TxRxStatus_t SBGC32_TX_RX (GeneralSBGC_t *generalSBGC, SerialCommand_t *serialCommand, SBGC_Commands_t cmdID)
{
 8005fe2:	b580      	push	{r7, lr}
 8005fe4:	b086      	sub	sp, #24
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	60f8      	str	r0, [r7, #12]
 8005fea:	60b9      	str	r1, [r7, #8]
 8005fec:	4613      	mov	r3, r2
 8005fee:	71fb      	strb	r3, [r7, #7]
	if (SBGC32_TX(generalSBGC, serialCommand))
 8005ff0:	68b9      	ldr	r1, [r7, #8]
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f7ff fd80 	bl	8005af8 <SBGC32_TX>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <SBGC32_TX_RX+0x20>
		return TX_BUFFER_OVERFLOW_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e02a      	b.n	8006058 <SBGC32_TX_RX+0x76>

	else
	{
		ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	4610      	mov	r0, r2
 800600c:	4798      	blx	r3
 800600e:	6178      	str	r0, [r7, #20]

		while (1)
		{
			TxRxStatus_t lastParserStatus = SBGC32_RX(generalSBGC, serialCommand, generalSBGC->rxTimeout);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6a1b      	ldr	r3, [r3, #32]
 8006014:	461a      	mov	r2, r3
 8006016:	68b9      	ldr	r1, [r7, #8]
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f7ff fe8d 	bl	8005d38 <SBGC32_RX>
 800601e:	4603      	mov	r3, r0
 8006020:	74fb      	strb	r3, [r7, #19]

			if (lastParserStatus == TX_RX_OK
 8006022:	7cfb      	ldrb	r3, [r7, #19]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d109      	bne.n	800603c <SBGC32_TX_RX+0x5a>
				&& (serialCommand->commandID == cmdID || cmdID == 0))
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	79fa      	ldrb	r2, [r7, #7]
 800602e:	429a      	cmp	r2, r3
 8006030:	d002      	beq.n	8006038 <SBGC32_TX_RX+0x56>
 8006032:	79fb      	ldrb	r3, [r7, #7]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <SBGC32_TX_RX+0x5a>
				return lastParserStatus;
 8006038:	7cfb      	ldrb	r3, [r7, #19]
 800603a:	e00d      	b.n	8006058 <SBGC32_TX_RX+0x76>

			if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= generalSBGC->txrxTimeout)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	6812      	ldr	r2, [r2, #0]
 8006044:	4610      	mov	r0, r2
 8006046:	4798      	blx	r3
 8006048:	4602      	mov	r2, r0
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	1ad2      	subs	r2, r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006052:	429a      	cmp	r2, r3
 8006054:	d3dc      	bcc.n	8006010 <SBGC32_TX_RX+0x2e>
				return lastParserStatus;  // or return RX_TIMEOUT_ERROR;
 8006056:	7cfb      	ldrb	r3, [r7, #19]
		}
	}
}
 8006058:	4618      	mov	r0, r3
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <WriteBuff>:
 * 	@param	*buff - write data
 * 	@param	size - write data size
 * 	@param	parserMap - data type required for correct parsing
 */
void WriteBuff (SerialCommand_t *cmd, const void *buff, ui8 size, ParserMap_t parserMap)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	4611      	mov	r1, r2
 800606c:	461a      	mov	r2, r3
 800606e:	460b      	mov	r3, r1
 8006070:	71fb      	strb	r3, [r7, #7]
 8006072:	4613      	mov	r3, r2
 8006074:	71bb      	strb	r3, [r7, #6]
	if (cmd->payloadSize <= MAX_BUFF_SIZE - size)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800607c:	461a      	mov	r2, r3
 800607e:	79fb      	ldrb	r3, [r7, #7]
 8006080:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8006084:	429a      	cmp	r2, r3
 8006086:	dc1b      	bgt.n	80060c0 <WriteBuff+0x60>
	{
		memcpy(&cmd->payload[cmd->payloadSize], buff, size);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800608e:	461a      	mov	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4413      	add	r3, r2
 8006094:	3301      	adds	r3, #1
 8006096:	79fa      	ldrb	r2, [r7, #7]
 8006098:	68b9      	ldr	r1, [r7, #8]
 800609a:	4618      	mov	r0, r3
 800609c:	f000 ff36 	bl	8006f0c <memcpy>
		SwapBytesInStruct(cmd->payload, size, parserMap);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	3301      	adds	r3, #1
 80060a4:	79ba      	ldrb	r2, [r7, #6]
 80060a6:	79f9      	ldrb	r1, [r7, #7]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 f840 	bl	800612e <SwapBytesInStruct>
		cmd->payloadSize += size;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f893 2101 	ldrb.w	r2, [r3, #257]	; 0x101
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	4413      	add	r3, r2
 80060b8:	b2da      	uxtb	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
	}
}
 80060c0:	bf00      	nop
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <ReadBuff>:
 *	@param	*buff - read data buffer
 *	@param	size - read data size
 *	@param	parserMap - data type required for correct parsing
 */
void ReadBuff (SerialCommand_t *cmd, void *buff, ui8 size, ParserMap_t parserMap)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	4611      	mov	r1, r2
 80060d4:	461a      	mov	r2, r3
 80060d6:	460b      	mov	r3, r1
 80060d8:	71fb      	strb	r3, [r7, #7]
 80060da:	4613      	mov	r3, r2
 80060dc:	71bb      	strb	r3, [r7, #6]
    if (size <= (MAX_BUFF_SIZE - cmd->readPos))
 80060de:	79fa      	ldrb	r2, [r7, #7]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80060e6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80060ea:	429a      	cmp	r2, r3
 80060ec:	dc1b      	bgt.n	8006126 <ReadBuff+0x5e>
    {
		SwapBytesInStruct(cmd->payload, size, parserMap);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	3301      	adds	r3, #1
 80060f2:	79ba      	ldrb	r2, [r7, #6]
 80060f4:	79f9      	ldrb	r1, [r7, #7]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 f819 	bl	800612e <SwapBytesInStruct>
		memcpy(buff, &cmd->payload[cmd->readPos], size);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 8006102:	461a      	mov	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4413      	add	r3, r2
 8006108:	3301      	adds	r3, #1
 800610a:	79fa      	ldrb	r2, [r7, #7]
 800610c:	4619      	mov	r1, r3
 800610e:	68b8      	ldr	r0, [r7, #8]
 8006110:	f000 fefc 	bl	8006f0c <memcpy>
		cmd->readPos += size;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f893 2102 	ldrb.w	r2, [r3, #258]	; 0x102
 800611a:	79fb      	ldrb	r3, [r7, #7]
 800611c:	4413      	add	r3, r2
 800611e:	b2da      	uxtb	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
    }
}
 8006126:	bf00      	nop
 8006128:	3710      	adds	r7, #16
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <SwapBytesInStruct>:
 *	@param 	*structure - structure buffer to bytes rearrange
 *	@param	size - structure buffer size
 *	@param	parserMap - data type required for correct parsing
 */
void SwapBytesInStruct (ui8 *structure, ui8 size, ParserMap_t parserMap)
{
 800612e:	b480      	push	{r7}
 8006130:	b083      	sub	sp, #12
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
 8006136:	460b      	mov	r3, r1
 8006138:	70fb      	strb	r3, [r7, #3]
 800613a:	4613      	mov	r3, r2
 800613c:	70bb      	strb	r3, [r7, #2]
				}
			}
		}

	#endif
}
 800613e:	bf00      	nop
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <ToLittleEndian>:
 *	@param	*value - writable variable address
 *	@param	*payload - place of data writing
 *	@param	size - variable size
 */
void ToLittleEndian (const void *value, ui8 *payload, ui8 size)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b084      	sub	sp, #16
 800614e:	af00      	add	r7, sp, #0
 8006150:	60f8      	str	r0, [r7, #12]
 8006152:	60b9      	str	r1, [r7, #8]
 8006154:	4613      	mov	r3, r2
 8006156:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 8006158:	79fb      	ldrb	r3, [r7, #7]
 800615a:	2b04      	cmp	r3, #4
 800615c:	d80b      	bhi.n	8006176 <ToLittleEndian+0x2c>
	if (size == 3) size = 4;
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	2b03      	cmp	r3, #3
 8006162:	d101      	bne.n	8006168 <ToLittleEndian+0x1e>
 8006164:	2304      	movs	r3, #4
 8006166:	71fb      	strb	r3, [r7, #7]

	memcpy(payload, value, size);
 8006168:	79fb      	ldrb	r3, [r7, #7]
 800616a:	461a      	mov	r2, r3
 800616c:	68f9      	ldr	r1, [r7, #12]
 800616e:	68b8      	ldr	r0, [r7, #8]
 8006170:	f000 fecc 	bl	8006f0c <memcpy>
 8006174:	e000      	b.n	8006178 <ToLittleEndian+0x2e>
	if (size > 4) return;
 8006176:	bf00      	nop

		FOR_(i, size / 2)
			SwapMemoryContent((ui8*)payload + i, (ui8*)payload + size - 1 - i);

	#endif
}
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <FromLittleEndian>:
 *	@param	*value - variable write address
 *	@param	*payload - place of data reading
 *	@param	size - variable size
 */
void FromLittleEndian (void *value, ui8 *payload, ui8 size)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b084      	sub	sp, #16
 8006182:	af00      	add	r7, sp, #0
 8006184:	60f8      	str	r0, [r7, #12]
 8006186:	60b9      	str	r1, [r7, #8]
 8006188:	4613      	mov	r3, r2
 800618a:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 800618c:	79fb      	ldrb	r3, [r7, #7]
 800618e:	2b04      	cmp	r3, #4
 8006190:	d80b      	bhi.n	80061aa <FromLittleEndian+0x2c>
	if (size == 3) size = 4;
 8006192:	79fb      	ldrb	r3, [r7, #7]
 8006194:	2b03      	cmp	r3, #3
 8006196:	d101      	bne.n	800619c <FromLittleEndian+0x1e>
 8006198:	2304      	movs	r3, #4
 800619a:	71fb      	strb	r3, [r7, #7]

	memcpy(value, payload, size);
 800619c:	79fb      	ldrb	r3, [r7, #7]
 800619e:	461a      	mov	r2, r3
 80061a0:	68b9      	ldr	r1, [r7, #8]
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f000 feb2 	bl	8006f0c <memcpy>
 80061a8:	e000      	b.n	80061ac <FromLittleEndian+0x2e>
	if (size > 4) return;
 80061aa:	bf00      	nop

		FOR_(i, size / 2)
			SwapMemoryContent((ui8*)value + i, (ui8*)value + size - 1 - i);

	#endif
}
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <WriteByte>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	byte - byte to write
 */
void WriteByte (SerialCommand_t *cmd, const ui8 byte)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	460b      	mov	r3, r1
 80061bc:	70fb      	strb	r3, [r7, #3]
	if (cmd->payloadSize < MAX_BUFF_SIZE)
		cmd->payload[cmd->payloadSize++] = byte;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80061c4:	1c5a      	adds	r2, r3, #1
 80061c6:	b2d1      	uxtb	r1, r2
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 80061ce:	461a      	mov	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4413      	add	r3, r2
 80061d4:	78fa      	ldrb	r2, [r7, #3]
 80061d6:	705a      	strb	r2, [r3, #1]
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <ReadByte>:
 *	@param	*cmd - SerialCommand
 *
 *	@return	Byte read
 */
ui8 ReadByte (SerialCommand_t *cmd)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
	return cmd->payload[cmd->readPos++];
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	b2d1      	uxtb	r1, r2
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	f882 1102 	strb.w	r1, [r2, #258]	; 0x102
 80061fc:	461a      	mov	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4413      	add	r3, r2
 8006202:	785b      	ldrb	r3, [r3, #1]
}
 8006204:	4618      	mov	r0, r3
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <WriteWord>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	word - two bytes to write
 */
void WriteWord (SerialCommand_t *cmd, const ui16 word)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	460b      	mov	r3, r1
 800621a:	807b      	strh	r3, [r7, #2]
	if (cmd->payloadSize <= MAX_BUFF_SIZE - 2)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006222:	2bff      	cmp	r3, #255	; 0xff
 8006224:	d013      	beq.n	800624e <WriteWord+0x3e>
	{
		ToLittleEndian(&word, &cmd->payload[cmd->payloadSize], 2);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800622c:	461a      	mov	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4413      	add	r3, r2
 8006232:	1c59      	adds	r1, r3, #1
 8006234:	1cbb      	adds	r3, r7, #2
 8006236:	2202      	movs	r2, #2
 8006238:	4618      	mov	r0, r3
 800623a:	f7ff ff86 	bl	800614a <ToLittleEndian>
		cmd->payloadSize += 2;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006244:	3302      	adds	r3, #2
 8006246:	b2da      	uxtb	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
	}
}
 800624e:	bf00      	nop
 8006250:	3708      	adds	r7, #8
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <ReadWord>:
 *	@param 	*cmd - SerialCommand
 *
 *	@return	Word read
 */
ui16 ReadWord (SerialCommand_t *cmd)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	b084      	sub	sp, #16
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
	ui16 word;
	FromLittleEndian(&word, &cmd->payload[cmd->readPos], 2);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 8006264:	461a      	mov	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4413      	add	r3, r2
 800626a:	1c59      	adds	r1, r3, #1
 800626c:	f107 030e 	add.w	r3, r7, #14
 8006270:	2202      	movs	r2, #2
 8006272:	4618      	mov	r0, r3
 8006274:	f7ff ff83 	bl	800617e <FromLittleEndian>
	cmd->readPos += 2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 800627e:	3302      	adds	r3, #2
 8006280:	b2da      	uxtb	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
	return word;
 8006288:	89fb      	ldrh	r3, [r7, #14]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <InitCmdWrite>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	cmdID - SBGC32 command identifier
 */
void InitCmdWrite (SerialCommand_t *cmd, SBGC_Commands_t cmdID)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	460b      	mov	r3, r1
 800629c:	70fb      	strb	r3, [r7, #3]
	cmd->commandID = cmdID;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	78fa      	ldrb	r2, [r7, #3]
 80062a2:	701a      	strb	r2, [r3, #0]
	cmd->payloadSize = 0;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <SBGC32_DefaultInit>:
 *	@return Communication status
 */
TxRxStatus_t SBGC32_DefaultInit (GeneralSBGC_t *generalSBGC, TxFunc_t TxFunc, RxFunc_t RxFunc,
								 AvailableBytesFunc_t AvailableBytesFunc, TxDebugFunc_t TxDebugFunc,
								 GetTimeFunc_t GetTimeFunc, SBGC_ProtocolVersion_t protocolVersion)
{
 80062b8:	b590      	push	{r4, r7, lr}
 80062ba:	b0c7      	sub	sp, #284	; 0x11c
 80062bc:	af00      	add	r7, sp, #0
 80062be:	f507 748c 	add.w	r4, r7, #280	; 0x118
 80062c2:	f5a4 7486 	sub.w	r4, r4, #268	; 0x10c
 80062c6:	6020      	str	r0, [r4, #0]
 80062c8:	f507 708c 	add.w	r0, r7, #280	; 0x118
 80062cc:	f5a0 7088 	sub.w	r0, r0, #272	; 0x110
 80062d0:	6001      	str	r1, [r0, #0]
 80062d2:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80062d6:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 80062da:	600a      	str	r2, [r1, #0]
 80062dc:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80062e0:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 80062e4:	6013      	str	r3, [r2, #0]
	generalSBGC->TxFunc = TxFunc;
 80062e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80062ea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80062f4:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80062f8:	6812      	ldr	r2, [r2, #0]
 80062fa:	605a      	str	r2, [r3, #4]
	generalSBGC->RxFunc = RxFunc;
 80062fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006300:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800630a:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 800630e:	6812      	ldr	r2, [r2, #0]
 8006310:	609a      	str	r2, [r3, #8]
	generalSBGC->AvailableBytesFunc = AvailableBytesFunc;
 8006312:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006316:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8006320:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8006324:	6812      	ldr	r2, [r2, #0]
 8006326:	60da      	str	r2, [r3, #12]
	generalSBGC->TxDebugFunc = TxDebugFunc;
 8006328:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800632c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006336:	611a      	str	r2, [r3, #16]
	generalSBGC->GetTimeFunc = GetTimeFunc;
 8006338:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800633c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8006346:	615a      	str	r2, [r3, #20]

	generalSBGC->protocolVersion = protocolVersion;
 8006348:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800634c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f897 2130 	ldrb.w	r2, [r7, #304]	; 0x130
 8006356:	761a      	strb	r2, [r3, #24]
	generalSBGC->txTimeout = SBGC_TX_WAITING;
 8006358:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800635c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2264      	movs	r2, #100	; 0x64
 8006364:	61da      	str	r2, [r3, #28]
	generalSBGC->rxTimeout = SBGC_RX_WAITING;
 8006366:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800636a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006374:	621a      	str	r2, [r3, #32]
	generalSBGC->txrxTimeout = SBGC_RX_WAITING;
 8006376:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800637a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006384:	625a      	str	r2, [r3, #36]	; 0x24

	generalSBGC->_txErrorsCount = 0;
 8006386:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800638a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2200      	movs	r2, #0
 8006392:	851a      	strh	r2, [r3, #40]	; 0x28
	generalSBGC->_rxErrorsCount = 0;
 8006394:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006398:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2200      	movs	r2, #0
 80063a0:	855a      	strh	r2, [r3, #42]	; 0x2a

	/* Startup Delay */
	ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 80063a2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80063a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80063b2:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80063b6:	6812      	ldr	r2, [r2, #0]
 80063b8:	6812      	ldr	r2, [r2, #0]
 80063ba:	4610      	mov	r0, r2
 80063bc:	4798      	blx	r3
 80063be:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
	while ((generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime) < SBGC_STARTUP_DELAY);
 80063c2:	bf00      	nop
 80063c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80063c8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	695b      	ldr	r3, [r3, #20]
 80063d0:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80063d4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80063d8:	6812      	ldr	r2, [r2, #0]
 80063da:	6812      	ldr	r2, [r2, #0]
 80063dc:	4610      	mov	r0, r2
 80063de:	4798      	blx	r3
 80063e0:	4602      	mov	r2, r0
 80063e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063ec:	d3ea      	bcc.n	80063c4 <SBGC32_DefaultInit+0x10c>

	/* Getting board information */
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_BOARD_INFO);
 80063ee:	f107 0310 	add.w	r3, r7, #16
 80063f2:	2156      	movs	r1, #86	; 0x56
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7ff ff4c 	bl	8006292 <InitCmdWrite>
	WriteWord(&cmd, 0);  // cfg = 0
 80063fa:	f107 0310 	add.w	r3, r7, #16
 80063fe:	2100      	movs	r1, #0
 8006400:	4618      	mov	r0, r3
 8006402:	f7ff ff05 	bl	8006210 <WriteWord>

	if (CheckReceipt(generalSBGC, SBGC32_TX_RX(generalSBGC, &cmd, CMD_BOARD_INFO), "Board Info:") == TX_RX_OK)
 8006406:	f107 0110 	add.w	r1, r7, #16
 800640a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800640e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006412:	2256      	movs	r2, #86	; 0x56
 8006414:	6818      	ldr	r0, [r3, #0]
 8006416:	f7ff fde4 	bl	8005fe2 <SBGC32_TX_RX>
 800641a:	4603      	mov	r3, r0
 800641c:	4619      	mov	r1, r3
 800641e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006422:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006426:	4a47      	ldr	r2, [pc, #284]	; (8006544 <SBGC32_DefaultInit+0x28c>)
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	f000 fa17 	bl	800685c <CheckReceipt>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d119      	bne.n	8006468 <SBGC32_DefaultInit+0x1b0>
	{
		generalSBGC->_boardVersion = cmd.payload[0];
 8006434:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800643c:	785a      	ldrb	r2, [r3, #1]
 800643e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006442:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		FromLittleEndian(&generalSBGC->_firmwareVersion, &cmd.payload[1], 2);
 800644c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006450:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f103 002e 	add.w	r0, r3, #46	; 0x2e
 800645a:	f107 0310 	add.w	r3, r7, #16
 800645e:	3302      	adds	r3, #2
 8006460:	2202      	movs	r2, #2
 8006462:	4619      	mov	r1, r3
 8006464:	f7ff fe8b 	bl	800617e <FromLittleEndian>
	}

	#ifdef SBGC_DEBUG_MODE

		PrintMessage(generalSBGC, TEXT_SIZE_(" \n"));
 8006468:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800646c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006470:	2202      	movs	r2, #2
 8006472:	4935      	ldr	r1, [pc, #212]	; (8006548 <SBGC32_DefaultInit+0x290>)
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	f000 fb07 	bl	8006a88 <PrintMessage>
		PrintMessage(generalSBGC, TEXT_SIZE_("******************************\n"));
 800647a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800647e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006482:	221f      	movs	r2, #31
 8006484:	4931      	ldr	r1, [pc, #196]	; (800654c <SBGC32_DefaultInit+0x294>)
 8006486:	6818      	ldr	r0, [r3, #0]
 8006488:	f000 fafe 	bl	8006a88 <PrintMessage>

		if (generalSBGC->_ParserCurrentStatus == TX_RX_OK)
 800648c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006490:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d133      	bne.n	8006506 <SBGC32_DefaultInit+0x24e>
		{
			PrintMessage(generalSBGC, TEXT_SIZE_("The system is ready to go!\n"));
 800649e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80064a2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80064a6:	221b      	movs	r2, #27
 80064a8:	4929      	ldr	r1, [pc, #164]	; (8006550 <SBGC32_DefaultInit+0x298>)
 80064aa:	6818      	ldr	r0, [r3, #0]
 80064ac:	f000 faec 	bl	8006a88 <PrintMessage>
			PrintStructElement(generalSBGC, generalSBGC->_boardVersion, "Board Version: ", _UNSIGNED_CHAR_);
 80064b0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80064b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80064be:	4619      	mov	r1, r3
 80064c0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80064c4:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 80064c8:	2301      	movs	r3, #1
 80064ca:	4a22      	ldr	r2, [pc, #136]	; (8006554 <SBGC32_DefaultInit+0x29c>)
 80064cc:	6800      	ldr	r0, [r0, #0]
 80064ce:	f000 faed 	bl	8006aac <PrintStructElement>
			PrintStructElement(generalSBGC, generalSBGC->_firmwareVersion, "Firmware Version: ", _UNSIGNED_SHORT_);
 80064d2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80064d6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064de:	4619      	mov	r1, r3
 80064e0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80064e4:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 80064e8:	2303      	movs	r3, #3
 80064ea:	4a1b      	ldr	r2, [pc, #108]	; (8006558 <SBGC32_DefaultInit+0x2a0>)
 80064ec:	6800      	ldr	r0, [r0, #0]
 80064ee:	f000 fadd 	bl	8006aac <PrintStructElement>
			PrintMessage(generalSBGC, TEXT_SIZE_("******************************\n\r"));
 80064f2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80064f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80064fa:	2220      	movs	r2, #32
 80064fc:	4917      	ldr	r1, [pc, #92]	; (800655c <SBGC32_DefaultInit+0x2a4>)
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	f000 fac2 	bl	8006a88 <PrintMessage>
 8006504:	e011      	b.n	800652a <SBGC32_DefaultInit+0x272>
		}

		else
		{
			PrintMessage(generalSBGC, TEXT_SIZE_("Communication Error!\n"));
 8006506:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800650a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800650e:	2215      	movs	r2, #21
 8006510:	4913      	ldr	r1, [pc, #76]	; (8006560 <SBGC32_DefaultInit+0x2a8>)
 8006512:	6818      	ldr	r0, [r3, #0]
 8006514:	f000 fab8 	bl	8006a88 <PrintMessage>
			PrintMessage(generalSBGC, TEXT_SIZE_("******************************\n\r"));
 8006518:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800651c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006520:	2220      	movs	r2, #32
 8006522:	490e      	ldr	r1, [pc, #56]	; (800655c <SBGC32_DefaultInit+0x2a4>)
 8006524:	6818      	ldr	r0, [r3, #0]
 8006526:	f000 faaf 	bl	8006a88 <PrintMessage>
		}

	#endif

	return generalSBGC->_ParserCurrentStatus;
 800652a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800652e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}
 8006538:	4618      	mov	r0, r3
 800653a:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 800653e:	46bd      	mov	sp, r7
 8006540:	bd90      	pop	{r4, r7, pc}
 8006542:	bf00      	nop
 8006544:	0800b5e8 	.word	0x0800b5e8
 8006548:	0800b5f4 	.word	0x0800b5f4
 800654c:	0800b5f8 	.word	0x0800b5f8
 8006550:	0800b618 	.word	0x0800b618
 8006554:	0800b634 	.word	0x0800b634
 8006558:	0800b644 	.word	0x0800b644
 800655c:	0800b658 	.word	0x0800b658
 8006560:	0800b67c 	.word	0x0800b67c

08006564 <SBGC32_CheckConfirmation>:
 *	@param	cmdID - identifier of the SerialCommand being confirmed
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_CheckConfirmation (GeneralSBGC_t *generalSBGC, ConfirmationState_t *confirmationState, SBGC_Commands_t cmdID)
{
 8006564:	b590      	push	{r4, r7, lr}
 8006566:	b0cf      	sub	sp, #316	; 0x13c
 8006568:	af00      	add	r7, sp, #0
 800656a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800656e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006572:	6018      	str	r0, [r3, #0]
 8006574:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006578:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800657c:	6019      	str	r1, [r3, #0]
 800657e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006582:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8006586:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8006588:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800658c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006598:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	6812      	ldr	r2, [r2, #0]
 80065a0:	4610      	mov	r0, r2
 80065a2:	4798      	blx	r3
 80065a4:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
		char debugStr [30];
	#endif

	while (1)
	{
		TxRxStatus_t lastParserStatus = SBGC32_RX(generalSBGC, &cmd, generalSBGC->txrxTimeout);
 80065a8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80065ac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065b4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80065b8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80065bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80065c0:	6818      	ldr	r0, [r3, #0]
 80065c2:	f7ff fbb9 	bl	8005d38 <SBGC32_RX>
 80065c6:	4603      	mov	r3, r0
 80065c8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133

		if (lastParserStatus == TX_RX_OK &&
 80065cc:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f040 80a2 	bne.w	800671a <SBGC32_CheckConfirmation+0x1b6>
			((cmd.commandID == CMD_CONFIRM && cmdID == cmd.payload[0]) ||
 80065d6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80065da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065de:	781b      	ldrb	r3, [r3, #0]
		if (lastParserStatus == TX_RX_OK &&
 80065e0:	2b43      	cmp	r3, #67	; 0x43
 80065e2:	d10b      	bne.n	80065fc <SBGC32_CheckConfirmation+0x98>
			((cmd.commandID == CMD_CONFIRM && cmdID == cmd.payload[0]) ||
 80065e4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80065e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80065ec:	785b      	ldrb	r3, [r3, #1]
 80065ee:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80065f2:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 80065f6:	7812      	ldrb	r2, [r2, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d007      	beq.n	800660c <SBGC32_CheckConfirmation+0xa8>
			(cmd.commandID == CMD_RESET)))
 80065fc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006600:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006604:	781b      	ldrb	r3, [r3, #0]
			((cmd.commandID == CMD_CONFIRM && cmdID == cmd.payload[0]) ||
 8006606:	2b72      	cmp	r3, #114	; 0x72
 8006608:	f040 8087 	bne.w	800671a <SBGC32_CheckConfirmation+0x1b6>
		{
			confirmationState->cmdID = ReadByte(&cmd);
 800660c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006610:	4618      	mov	r0, r3
 8006612:	f7ff fde7 	bl	80061e4 <ReadByte>
 8006616:	4603      	mov	r3, r0
 8006618:	461a      	mov	r2, r3
 800661a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800661e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	701a      	strb	r2, [r3, #0]

			if (cmd.payloadSize == 2)
 8006626:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800662a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800662e:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006632:	2b02      	cmp	r3, #2
 8006634:	d10e      	bne.n	8006654 <SBGC32_CheckConfirmation+0xf0>
				confirmationState->cmdData = ReadByte(&cmd);
 8006636:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800663a:	4618      	mov	r0, r3
 800663c:	f7ff fdd2 	bl	80061e4 <ReadByte>
 8006640:	4603      	mov	r3, r0
 8006642:	b29a      	uxth	r2, r3
 8006644:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006648:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f8a3 2001 	strh.w	r2, [r3, #1]
 8006652:	e015      	b.n	8006680 <SBGC32_CheckConfirmation+0x11c>
			else if (cmd.payloadSize == 3)
 8006654:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006658:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800665c:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006660:	2b03      	cmp	r3, #3
 8006662:	d10d      	bne.n	8006680 <SBGC32_CheckConfirmation+0x11c>
				confirmationState->cmdData = ReadWord(&cmd);
 8006664:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006668:	4618      	mov	r0, r3
 800666a:	f7ff fdf4 	bl	8006256 <ReadWord>
 800666e:	4603      	mov	r3, r0
 8006670:	461a      	mov	r2, r3
 8006672:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006676:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f8a3 2001 	strh.w	r2, [r3, #1]

			#ifdef SBGC_DEBUG_MODE
				/* - - - - - - - User Confirm Handler - - - - - - - - */
				if (cmd.payloadSize <= 1)
 8006680:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006684:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006688:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800668c:	2b01      	cmp	r3, #1
 800668e:	d80d      	bhi.n	80066ac <SBGC32_CheckConfirmation+0x148>
					sprintf(debugStr, "CMD_CONFIRM #%d\n", confirmationState->cmdID);
 8006690:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006694:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	461a      	mov	r2, r3
 800669e:	f107 0310 	add.w	r3, r7, #16
 80066a2:	496a      	ldr	r1, [pc, #424]	; (800684c <SBGC32_CheckConfirmation+0x2e8>)
 80066a4:	4618      	mov	r0, r3
 80066a6:	f001 fb85 	bl	8007db4 <siprintf>
 80066aa:	e013      	b.n	80066d4 <SBGC32_CheckConfirmation+0x170>
				else
					sprintf(debugStr, "CMD_CONFIRM #%d (%u)\n", confirmationState->cmdID, confirmationState->cmdData);
 80066ac:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066b0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	461a      	mov	r2, r3
 80066ba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	f107 0010 	add.w	r0, r7, #16
 80066ce:	4960      	ldr	r1, [pc, #384]	; (8006850 <SBGC32_CheckConfirmation+0x2ec>)
 80066d0:	f001 fb70 	bl	8007db4 <siprintf>

				generalSBGC->TxDebugFunc(debugStr, strlen(debugStr));
 80066d4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	691c      	ldr	r4, [r3, #16]
 80066e0:	f107 0310 	add.w	r3, r7, #16
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7f9 fdab 	bl	8000240 <strlen>
 80066ea:	4603      	mov	r3, r0
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	f107 0310 	add.w	r3, r7, #16
 80066f2:	4611      	mov	r1, r2
 80066f4:	4618      	mov	r0, r3
 80066f6:	47a0      	blx	r4
				/*  - - - - - - - - - - - - - - - - - - - - - - - - - */
			#endif

			generalSBGC->_ParserCurrentStatus = lastParserStatus;
 80066f8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80066fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 8006706:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			return generalSBGC->_ParserCurrentStatus;
 800670a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800670e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006718:	e093      	b.n	8006842 <SBGC32_CheckConfirmation+0x2de>
		}

		else if (lastParserStatus == TX_RX_OK && (cmd.commandID == CMD_ERROR))
 800671a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800671e:	2b00      	cmp	r3, #0
 8006720:	d15c      	bne.n	80067dc <SBGC32_CheckConfirmation+0x278>
 8006722:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006726:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	2bff      	cmp	r3, #255	; 0xff
 800672e:	d155      	bne.n	80067dc <SBGC32_CheckConfirmation+0x278>
		{
			confirmationState->errCode = ReadByte(&cmd);
 8006730:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006734:	4618      	mov	r0, r3
 8006736:	f7ff fd55 	bl	80061e4 <ReadByte>
 800673a:	4603      	mov	r3, r0
 800673c:	461a      	mov	r2, r3
 800673e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006742:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	70da      	strb	r2, [r3, #3]

			if (cmd.payloadSize > 1)
 800674a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800674e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006752:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8006756:	2b01      	cmp	r3, #1
 8006758:	d90b      	bls.n	8006772 <SBGC32_CheckConfirmation+0x20e>
				ReadBuff(&cmd, &confirmationState->errData, 4, PM_DEFAULT_8BIT);
 800675a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800675e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	1d19      	adds	r1, r3, #4
 8006766:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800676a:	2300      	movs	r3, #0
 800676c:	2204      	movs	r2, #4
 800676e:	f7ff fcab 	bl	80060c8 <ReadBuff>

			#ifdef SBGC_DEBUG_MODE
				/* - - - - - - - - User Error Handler - - - - - - - - */
				sprintf(debugStr, "CMD_ERROR: #%d (%s)\n", confirmationState->errCode, confirmationState->errData);
 8006772:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006776:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	78db      	ldrb	r3, [r3, #3]
 800677e:	461a      	mov	r2, r3
 8006780:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006784:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3304      	adds	r3, #4
 800678c:	f107 0010 	add.w	r0, r7, #16
 8006790:	4930      	ldr	r1, [pc, #192]	; (8006854 <SBGC32_CheckConfirmation+0x2f0>)
 8006792:	f001 fb0f 	bl	8007db4 <siprintf>
				generalSBGC->TxDebugFunc(debugStr, strlen(debugStr));
 8006796:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800679a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691c      	ldr	r4, [r3, #16]
 80067a2:	f107 0310 	add.w	r3, r7, #16
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7f9 fd4a 	bl	8000240 <strlen>
 80067ac:	4603      	mov	r3, r0
 80067ae:	b29a      	uxth	r2, r3
 80067b0:	f107 0310 	add.w	r3, r7, #16
 80067b4:	4611      	mov	r1, r2
 80067b6:	4618      	mov	r0, r3
 80067b8:	47a0      	blx	r4
				/*  - - - - - - - - - - - - - - - - - - - - - - - - - */
			#endif

			generalSBGC->_ParserCurrentStatus = lastParserStatus;
 80067ba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80067be:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 80067c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			return generalSBGC->_ParserCurrentStatus;
 80067cc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80067d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067da:	e032      	b.n	8006842 <SBGC32_CheckConfirmation+0x2de>
		}

		if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= generalSBGC->txrxTimeout)
 80067dc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80067e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80067ec:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80067f0:	6812      	ldr	r2, [r2, #0]
 80067f2:	6812      	ldr	r2, [r2, #0]
 80067f4:	4610      	mov	r0, r2
 80067f6:	4798      	blx	r3
 80067f8:	4602      	mov	r2, r0
 80067fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80067fe:	1ad2      	subs	r2, r2, r3
 8006800:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006804:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680c:	429a      	cmp	r2, r3
 800680e:	f4ff aecb 	bcc.w	80065a8 <SBGC32_CheckConfirmation+0x44>
		{
			#ifdef SBGC_DEBUG_MODE
				/*  - - - - - - User Wait-Error Handler - - - - - - - */
				PrintMessage(generalSBGC, TEXT_SIZE_("CONFIRM_TIMEOUT_ERROR!\n"));
 8006812:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006816:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800681a:	2217      	movs	r2, #23
 800681c:	490e      	ldr	r1, [pc, #56]	; (8006858 <SBGC32_CheckConfirmation+0x2f4>)
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	f000 f932 	bl	8006a88 <PrintMessage>
				/*  - - - - - - - - - - - - - - - - - - - - - - - - - */
			#endif

			generalSBGC->_ParserCurrentStatus = RX_TIMEOUT_ERROR;
 8006824:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006828:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2208      	movs	r2, #8
 8006830:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			return generalSBGC->_ParserCurrentStatus;
 8006834:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006838:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		}
	}
}
 8006842:	4618      	mov	r0, r3
 8006844:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8006848:	46bd      	mov	sp, r7
 800684a:	bd90      	pop	{r4, r7, pc}
 800684c:	0800b694 	.word	0x0800b694
 8006850:	0800b6a8 	.word	0x0800b6a8
 8006854:	0800b6c0 	.word	0x0800b6c0
 8006858:	0800b6d8 	.word	0x0800b6d8

0800685c <CheckReceipt>:
 *	@param 	*message - debug info string
 *
 *	@return Communication status
 */
TxRxStatus_t CheckReceipt (GeneralSBGC_t *generalSBGC, TxRxStatus_t receiveStatus, char *message)
{
 800685c:	b590      	push	{r4, r7, lr}
 800685e:	b095      	sub	sp, #84	; 0x54
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	460b      	mov	r3, r1
 8006866:	607a      	str	r2, [r7, #4]
 8006868:	72fb      	strb	r3, [r7, #11]
	generalSBGC->_ParserCurrentStatus = receiveStatus;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	7afa      	ldrb	r2, [r7, #11]
 800686e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

	if (generalSBGC->_ParserCurrentStatus != TX_RX_OK)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <CheckReceipt+0x2c>
		generalSBGC->_rxErrorsCount++;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006880:	3301      	adds	r3, #1
 8006882:	b29a      	uxth	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	855a      	strh	r2, [r3, #42]	; 0x2a

	#ifdef SBGC_DEBUG_MODE

		char totalStr [60];
		ui8 pos = 0;
 8006888:	2300      	movs	r3, #0
 800688a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

		if (generalSBGC->_ParserCurrentStatus != TX_RX_OK)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006894:	2b00      	cmp	r3, #0
 8006896:	d044      	beq.n	8006922 <CheckReceipt+0xc6>
		{
			/* - - - - - - - - User RX Errors Handler - - - - - - - - */
			memcpy(totalStr, TEXT_SIZE_(message));
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f7f9 fcd1 	bl	8000240 <strlen>
 800689e:	4602      	mov	r2, r0
 80068a0:	f107 0310 	add.w	r3, r7, #16
 80068a4:	6879      	ldr	r1, [r7, #4]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 fb30 	bl	8006f0c <memcpy>
			pos += strlen(message);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f7f9 fcc7 	bl	8000240 <strlen>
 80068b2:	4603      	mov	r3, r0
 80068b4:	b2da      	uxtb	r2, r3
 80068b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80068ba:	4413      	add	r3, r2
 80068bc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			memcpy(&totalStr[pos], TEXT_SIZE_(" Receive Error: "));
 80068c0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80068c4:	f107 0210 	add.w	r2, r7, #16
 80068c8:	4413      	add	r3, r2
 80068ca:	2210      	movs	r2, #16
 80068cc:	4938      	ldr	r1, [pc, #224]	; (80069b0 <CheckReceipt+0x154>)
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fb1c 	bl	8006f0c <memcpy>
			pos += strlen(" Receive Error: ");
 80068d4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80068d8:	3310      	adds	r3, #16
 80068da:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			pos += ConvertErrorToString(generalSBGC->_ParserCurrentStatus, &totalStr[pos]);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f893 002c 	ldrb.w	r0, [r3, #44]	; 0x2c
 80068e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80068e8:	f107 0210 	add.w	r2, r7, #16
 80068ec:	4413      	add	r3, r2
 80068ee:	4619      	mov	r1, r3
 80068f0:	f000 f93c 	bl	8006b6c <ConvertErrorToString>
 80068f4:	4603      	mov	r3, r0
 80068f6:	461a      	mov	r2, r3
 80068f8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80068fc:	4413      	add	r3, r2
 80068fe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			totalStr[pos] = '\n';
 8006902:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006906:	3350      	adds	r3, #80	; 0x50
 8006908:	443b      	add	r3, r7
 800690a:	220a      	movs	r2, #10
 800690c:	f803 2c40 	strb.w	r2, [r3, #-64]
			totalStr[pos + 1] = '\0';
 8006910:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006914:	3301      	adds	r3, #1
 8006916:	3350      	adds	r3, #80	; 0x50
 8006918:	443b      	add	r3, r7
 800691a:	2200      	movs	r2, #0
 800691c:	f803 2c40 	strb.w	r2, [r3, #-64]
 8006920:	e031      	b.n	8006986 <CheckReceipt+0x12a>
		}

		else
		{
			/*  - - - - - - - User RX Success Handler - - - - - - - - */
			memcpy(totalStr, TEXT_SIZE_(message));
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7f9 fc8c 	bl	8000240 <strlen>
 8006928:	4602      	mov	r2, r0
 800692a:	f107 0310 	add.w	r3, r7, #16
 800692e:	6879      	ldr	r1, [r7, #4]
 8006930:	4618      	mov	r0, r3
 8006932:	f000 faeb 	bl	8006f0c <memcpy>
			pos += strlen(message);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f7f9 fc82 	bl	8000240 <strlen>
 800693c:	4603      	mov	r3, r0
 800693e:	b2da      	uxtb	r2, r3
 8006940:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006944:	4413      	add	r3, r2
 8006946:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			memcpy(&totalStr[pos], TEXT_SIZE_(" Receive OK!"));
 800694a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800694e:	f107 0210 	add.w	r2, r7, #16
 8006952:	4413      	add	r3, r2
 8006954:	220c      	movs	r2, #12
 8006956:	4917      	ldr	r1, [pc, #92]	; (80069b4 <CheckReceipt+0x158>)
 8006958:	4618      	mov	r0, r3
 800695a:	f000 fad7 	bl	8006f0c <memcpy>
			pos += strlen(" Receive OK!");
 800695e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006962:	330c      	adds	r3, #12
 8006964:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			totalStr[pos] = '\n';
 8006968:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800696c:	3350      	adds	r3, #80	; 0x50
 800696e:	443b      	add	r3, r7
 8006970:	220a      	movs	r2, #10
 8006972:	f803 2c40 	strb.w	r2, [r3, #-64]
			totalStr[pos + 1] = '\0';
 8006976:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800697a:	3301      	adds	r3, #1
 800697c:	3350      	adds	r3, #80	; 0x50
 800697e:	443b      	add	r3, r7
 8006980:	2200      	movs	r2, #0
 8006982:	f803 2c40 	strb.w	r2, [r3, #-64]
			/*  - - - - - - - - - - - - - - - - - - - - - - - - - - - */
		}

		generalSBGC->TxDebugFunc(TEXT_SIZE_(totalStr));
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	691c      	ldr	r4, [r3, #16]
 800698a:	f107 0310 	add.w	r3, r7, #16
 800698e:	4618      	mov	r0, r3
 8006990:	f7f9 fc56 	bl	8000240 <strlen>
 8006994:	4603      	mov	r3, r0
 8006996:	b29a      	uxth	r2, r3
 8006998:	f107 0310 	add.w	r3, r7, #16
 800699c:	4611      	mov	r1, r2
 800699e:	4618      	mov	r0, r3
 80069a0:	47a0      	blx	r4

	#endif

	return generalSBGC->_ParserCurrentStatus;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3754      	adds	r7, #84	; 0x54
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd90      	pop	{r4, r7, pc}
 80069b0:	0800b6f0 	.word	0x0800b6f0
 80069b4:	0800b704 	.word	0x0800b704

080069b8 <Modulo256_Calculate>:
 *	@param	length - size of data buffer
 *
 *	@return	Calculated checksum
 */
ui8 Modulo256_Calculate (ui8 *data, ui16 length)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	460b      	mov	r3, r1
 80069c2:	807b      	strh	r3, [r7, #2]
    i32 totalSum = 0;
 80069c4:	2300      	movs	r3, #0
 80069c6:	60fb      	str	r3, [r7, #12]

    ui16 count = 0;
 80069c8:	2300      	movs	r3, #0
 80069ca:	817b      	strh	r3, [r7, #10]
    while (count < length)
 80069cc:	e00a      	b.n	80069e4 <Modulo256_Calculate+0x2c>
        totalSum += data[count++];
 80069ce:	897b      	ldrh	r3, [r7, #10]
 80069d0:	1c5a      	adds	r2, r3, #1
 80069d2:	817a      	strh	r2, [r7, #10]
 80069d4:	461a      	mov	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4413      	add	r3, r2
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	461a      	mov	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	4413      	add	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]
    while (count < length)
 80069e4:	897a      	ldrh	r2, [r7, #10]
 80069e6:	887b      	ldrh	r3, [r7, #2]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d3f0      	bcc.n	80069ce <Modulo256_Calculate+0x16>

    return totalSum % 256;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	425a      	negs	r2, r3
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	bf58      	it	pl
 80069f6:	4253      	negpl	r3, r2
 80069f8:	b2db      	uxtb	r3, r3
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3714      	adds	r7, #20
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <CRC16_Calculate>:
 *	@param	length - size of data buffer
 *
 *	@return	Calculated checksum
 */
ui16 CRC16_Calculate (ui8 *data, ui16 length)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b087      	sub	sp, #28
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	460b      	mov	r3, r1
 8006a10:	807b      	strh	r3, [r7, #2]
    ui16 CRC_Register = 0;
 8006a12:	2300      	movs	r3, #0
 8006a14:	82fb      	strh	r3, [r7, #22]
    ui16 polynom = 0x8005;
 8006a16:	f248 0305 	movw	r3, #32773	; 0x8005
 8006a1a:	823b      	strh	r3, [r7, #16]
    ui8  shiftRegister,
    	 dataBit,
		 CRC_Bit;

    for (ui16 i = 0; i < length; i++)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	827b      	strh	r3, [r7, #18]
 8006a20:	e027      	b.n	8006a72 <CRC16_Calculate+0x6c>
    {
        for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 8006a22:	2301      	movs	r3, #1
 8006a24:	757b      	strb	r3, [r7, #21]
 8006a26:	e01e      	b.n	8006a66 <CRC16_Calculate+0x60>
        {
        	dataBit = (data[i] & shiftRegister) ? 1 : 0;
 8006a28:	8a7b      	ldrh	r3, [r7, #18]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	781a      	ldrb	r2, [r3, #0]
 8006a30:	7d7b      	ldrb	r3, [r7, #21]
 8006a32:	4013      	ands	r3, r2
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	bf14      	ite	ne
 8006a3a:	2301      	movne	r3, #1
 8006a3c:	2300      	moveq	r3, #0
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	73fb      	strb	r3, [r7, #15]
            CRC_Bit = CRC_Register >> 15;
 8006a42:	8afb      	ldrh	r3, [r7, #22]
 8006a44:	0bdb      	lsrs	r3, r3, #15
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	73bb      	strb	r3, [r7, #14]
            CRC_Register <<= 1;
 8006a4a:	8afb      	ldrh	r3, [r7, #22]
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	82fb      	strh	r3, [r7, #22]

            if (dataBit != CRC_Bit)
 8006a50:	7bfa      	ldrb	r2, [r7, #15]
 8006a52:	7bbb      	ldrb	r3, [r7, #14]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d003      	beq.n	8006a60 <CRC16_Calculate+0x5a>
            	CRC_Register ^= polynom;
 8006a58:	8afa      	ldrh	r2, [r7, #22]
 8006a5a:	8a3b      	ldrh	r3, [r7, #16]
 8006a5c:	4053      	eors	r3, r2
 8006a5e:	82fb      	strh	r3, [r7, #22]
        for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 8006a60:	7d7b      	ldrb	r3, [r7, #21]
 8006a62:	005b      	lsls	r3, r3, #1
 8006a64:	757b      	strb	r3, [r7, #21]
 8006a66:	7d7b      	ldrb	r3, [r7, #21]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1dd      	bne.n	8006a28 <CRC16_Calculate+0x22>
    for (ui16 i = 0; i < length; i++)
 8006a6c:	8a7b      	ldrh	r3, [r7, #18]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	827b      	strh	r3, [r7, #18]
 8006a72:	8a7a      	ldrh	r2, [r7, #18]
 8006a74:	887b      	ldrh	r3, [r7, #2]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d3d3      	bcc.n	8006a22 <CRC16_Calculate+0x1c>
        }
    }

    return CRC_Register;
 8006a7a:	8afb      	ldrh	r3, [r7, #22]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <PrintMessage>:
	 *	@param	*generalSBGC - serial connection descriptor
	 *	@param	*data - printable data
	 *	@param	length - printable data size
	 */
	void PrintMessage (GeneralSBGC_t *generalSBGC, char *data, ui16 length)
	{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	4613      	mov	r3, r2
 8006a94:	80fb      	strh	r3, [r7, #6]
		generalSBGC->TxDebugFunc(data, length);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	88fa      	ldrh	r2, [r7, #6]
 8006a9c:	4611      	mov	r1, r2
 8006a9e:	68b8      	ldr	r0, [r7, #8]
 8006aa0:	4798      	blx	r3
	}
 8006aa2:	bf00      	nop
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
	...

08006aac <PrintStructElement>:
	 *	@param	*data - printable variable
	 *	@param	*str - debug info string
	 *	@param	vType - type of variable
	 */
	void PrintStructElement (GeneralSBGC_t *generalSBGC, i32 data, char *str, VarTypes_t vType)
	{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b094      	sub	sp, #80	; 0x50
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	70fb      	strb	r3, [r7, #3]
		char debugStr [50];
		ui8 debugStrLength;

		switch (vType)
 8006aba:	78fb      	ldrb	r3, [r7, #3]
 8006abc:	3b01      	subs	r3, #1
 8006abe:	2b06      	cmp	r3, #6
 8006ac0:	d831      	bhi.n	8006b26 <PrintStructElement+0x7a>
 8006ac2:	a201      	add	r2, pc, #4	; (adr r2, 8006ac8 <PrintStructElement+0x1c>)
 8006ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac8:	08006ae5 	.word	0x08006ae5
 8006acc:	08006af5 	.word	0x08006af5
 8006ad0:	08006ae5 	.word	0x08006ae5
 8006ad4:	08006af5 	.word	0x08006af5
 8006ad8:	08006ae5 	.word	0x08006ae5
 8006adc:	08006af5 	.word	0x08006af5
 8006ae0:	08006b05 	.word	0x08006b05
			case _UNSIGNED_INT_ :

				#ifdef _L32__
					sprintf(debugStr, "%s %u\n", str, (ui32)data);
				#else
					sprintf(debugStr, "%s %lu\n", str, (ui32)data);
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	f107 0014 	add.w	r0, r7, #20
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	491c      	ldr	r1, [pc, #112]	; (8006b60 <PrintStructElement+0xb4>)
 8006aee:	f001 f961 	bl	8007db4 <siprintf>
				#endif

				break;
 8006af2:	e020      	b.n	8006b36 <PrintStructElement+0x8a>
			case _SIGNED_INT_ :

				#ifdef _L32__
					sprintf(debugStr, "%s %i\n", str, data);
				#else
					sprintf(debugStr, "%s %li\n", str, data);
 8006af4:	f107 0014 	add.w	r0, r7, #20
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	4919      	ldr	r1, [pc, #100]	; (8006b64 <PrintStructElement+0xb8>)
 8006afe:	f001 f959 	bl	8007db4 <siprintf>
				#endif

				break;
 8006b02:	e018      	b.n	8006b36 <PrintStructElement+0x8a>

			case _FLOAT_ :
				sprintf(debugStr, "FLOAT %s %f\n", str, (float)data);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	ee07 3a90 	vmov	s15, r3
 8006b0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b0e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006b12:	f107 0314 	add.w	r3, r7, #20
 8006b16:	ed8d 7b00 	vstr	d7, [sp]
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	4912      	ldr	r1, [pc, #72]	; (8006b68 <PrintStructElement+0xbc>)
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f001 f948 	bl	8007db4 <siprintf>
				break;
 8006b24:	e007      	b.n	8006b36 <PrintStructElement+0x8a>
			default :

				#ifdef _L32__
					sprintf(debugStr, "%s %u\n", str, (ui32)data);
				#else
					sprintf(debugStr, "%s %lu\n", str, (ui32)data);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f107 0014 	add.w	r0, r7, #20
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	490c      	ldr	r1, [pc, #48]	; (8006b60 <PrintStructElement+0xb4>)
 8006b30:	f001 f940 	bl	8007db4 <siprintf>
				#endif

				break;
 8006b34:	bf00      	nop
		}

		debugStrLength = strlen(debugStr);
 8006b36:	f107 0314 	add.w	r3, r7, #20
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7f9 fb80 	bl	8000240 <strlen>
 8006b40:	4603      	mov	r3, r0
 8006b42:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		PrintMessage(generalSBGC, debugStr, debugStrLength);
 8006b46:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006b4a:	b29a      	uxth	r2, r3
 8006b4c:	f107 0314 	add.w	r3, r7, #20
 8006b50:	4619      	mov	r1, r3
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f7ff ff98 	bl	8006a88 <PrintMessage>
	}
 8006b58:	bf00      	nop
 8006b5a:	3748      	adds	r7, #72	; 0x48
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	0800b714 	.word	0x0800b714
 8006b64:	0800b71c 	.word	0x0800b71c
 8006b68:	0800b724 	.word	0x0800b724

08006b6c <ConvertErrorToString>:
	 *	@param	*str - writable buffer
	 *
	 *	@return	Length of a writable string
	 */
	ui8 ConvertErrorToString (TxRxStatus_t txRxStatus, char *str)
	{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	4603      	mov	r3, r0
 8006b74:	6039      	str	r1, [r7, #0]
 8006b76:	71fb      	strb	r3, [r7, #7]
		switch (txRxStatus)
 8006b78:	79fb      	ldrb	r3, [r7, #7]
 8006b7a:	2b09      	cmp	r3, #9
 8006b7c:	d85c      	bhi.n	8006c38 <ConvertErrorToString+0xcc>
 8006b7e:	a201      	add	r2, pc, #4	; (adr r2, 8006b84 <ConvertErrorToString+0x18>)
 8006b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b84:	08006bad 	.word	0x08006bad
 8006b88:	08006bbb 	.word	0x08006bbb
 8006b8c:	08006bc9 	.word	0x08006bc9
 8006b90:	08006bd7 	.word	0x08006bd7
 8006b94:	08006be5 	.word	0x08006be5
 8006b98:	08006bf3 	.word	0x08006bf3
 8006b9c:	08006c01 	.word	0x08006c01
 8006ba0:	08006c0f 	.word	0x08006c0f
 8006ba4:	08006c1d 	.word	0x08006c1d
 8006ba8:	08006c2b 	.word	0x08006c2b
		{
			case TX_RX_OK :
				memcpy(str, TEXT_SIZE_(nameof(TX_RX_OK)));
 8006bac:	2208      	movs	r2, #8
 8006bae:	4925      	ldr	r1, [pc, #148]	; (8006c44 <ConvertErrorToString+0xd8>)
 8006bb0:	6838      	ldr	r0, [r7, #0]
 8006bb2:	f000 f9ab 	bl	8006f0c <memcpy>
				return strlen(nameof(TX_RX_OK));
 8006bb6:	2308      	movs	r3, #8
 8006bb8:	e03f      	b.n	8006c3a <ConvertErrorToString+0xce>

						case TX_BUFFER_OVERFLOW_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(TX_BUFFER_OVERFLOW_ERROR)));
 8006bba:	2218      	movs	r2, #24
 8006bbc:	4922      	ldr	r1, [pc, #136]	; (8006c48 <ConvertErrorToString+0xdc>)
 8006bbe:	6838      	ldr	r0, [r7, #0]
 8006bc0:	f000 f9a4 	bl	8006f0c <memcpy>
							return strlen(nameof(TX_BUFFER_OVERFLOW_ERROR));
 8006bc4:	2318      	movs	r3, #24
 8006bc6:	e038      	b.n	8006c3a <ConvertErrorToString+0xce>

			case RX_START_PARSE :
				memcpy(str, TEXT_SIZE_(nameof(RX_START_PARSE)));
 8006bc8:	220e      	movs	r2, #14
 8006bca:	4920      	ldr	r1, [pc, #128]	; (8006c4c <ConvertErrorToString+0xe0>)
 8006bcc:	6838      	ldr	r0, [r7, #0]
 8006bce:	f000 f99d 	bl	8006f0c <memcpy>
				return strlen(nameof(RX_START_PARSE));
 8006bd2:	230e      	movs	r3, #14
 8006bd4:	e031      	b.n	8006c3a <ConvertErrorToString+0xce>

						case RX_EMPTY_BUFF_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(RX_EMPTY_BUFF_ERROR)));
 8006bd6:	2213      	movs	r2, #19
 8006bd8:	491d      	ldr	r1, [pc, #116]	; (8006c50 <ConvertErrorToString+0xe4>)
 8006bda:	6838      	ldr	r0, [r7, #0]
 8006bdc:	f000 f996 	bl	8006f0c <memcpy>
							return strlen(nameof(RX_EMPTY_BUFF_ERROR));
 8006be0:	2313      	movs	r3, #19
 8006be2:	e02a      	b.n	8006c3a <ConvertErrorToString+0xce>

			case RX_BUFFER_REALTIME_ERROR :
				memcpy(str, TEXT_SIZE_(nameof(RX_BUFFER_REALTIME_ERROR)));
 8006be4:	2218      	movs	r2, #24
 8006be6:	491b      	ldr	r1, [pc, #108]	; (8006c54 <ConvertErrorToString+0xe8>)
 8006be8:	6838      	ldr	r0, [r7, #0]
 8006bea:	f000 f98f 	bl	8006f0c <memcpy>
				return strlen(nameof(RX_BUFFER_REALTIME_ERROR));
 8006bee:	2318      	movs	r3, #24
 8006bf0:	e023      	b.n	8006c3a <ConvertErrorToString+0xce>

						case RX_HEADER_CHECKSUM_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(RX_HEADER_CHECKSUM_ERROR)));
 8006bf2:	2218      	movs	r2, #24
 8006bf4:	4918      	ldr	r1, [pc, #96]	; (8006c58 <ConvertErrorToString+0xec>)
 8006bf6:	6838      	ldr	r0, [r7, #0]
 8006bf8:	f000 f988 	bl	8006f0c <memcpy>
							return strlen(nameof(RX_HEADER_CHECKSUM_ERROR));
 8006bfc:	2318      	movs	r3, #24
 8006bfe:	e01c      	b.n	8006c3a <ConvertErrorToString+0xce>

			case RX_PAYLOAD_CHECKSUM_ERROR :
				memcpy(str, TEXT_SIZE_(nameof(RX_PAYLOAD_CHECKSUM_ERROR)));
 8006c00:	2219      	movs	r2, #25
 8006c02:	4916      	ldr	r1, [pc, #88]	; (8006c5c <ConvertErrorToString+0xf0>)
 8006c04:	6838      	ldr	r0, [r7, #0]
 8006c06:	f000 f981 	bl	8006f0c <memcpy>
				return strlen(nameof(RX_PAYLOAD_CHECKSUM_ERROR));
 8006c0a:	2319      	movs	r3, #25
 8006c0c:	e015      	b.n	8006c3a <ConvertErrorToString+0xce>

						case RX_BUFFER_OVERFLOW_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(RX_BUFFER_OVERFLOW_ERROR)));
 8006c0e:	2218      	movs	r2, #24
 8006c10:	4913      	ldr	r1, [pc, #76]	; (8006c60 <ConvertErrorToString+0xf4>)
 8006c12:	6838      	ldr	r0, [r7, #0]
 8006c14:	f000 f97a 	bl	8006f0c <memcpy>
							return strlen(nameof(RX_BUFFER_OVERFLOW_ERROR));
 8006c18:	2318      	movs	r3, #24
 8006c1a:	e00e      	b.n	8006c3a <ConvertErrorToString+0xce>

			case RX_TIMEOUT_ERROR :
				memcpy(str, TEXT_SIZE_(nameof(RX_TIMEOUT_ERROR)));
 8006c1c:	2210      	movs	r2, #16
 8006c1e:	4911      	ldr	r1, [pc, #68]	; (8006c64 <ConvertErrorToString+0xf8>)
 8006c20:	6838      	ldr	r0, [r7, #0]
 8006c22:	f000 f973 	bl	8006f0c <memcpy>
				return strlen(nameof(RX_TIMEOUT_ERROR));
 8006c26:	2310      	movs	r3, #16
 8006c28:	e007      	b.n	8006c3a <ConvertErrorToString+0xce>

						case NOT_SUPPORTED_BY_FIRMWARE :
							memcpy(str, TEXT_SIZE_(nameof(NOT_SUPPORTED_BY_FIRMWARE)));
 8006c2a:	2219      	movs	r2, #25
 8006c2c:	490e      	ldr	r1, [pc, #56]	; (8006c68 <ConvertErrorToString+0xfc>)
 8006c2e:	6838      	ldr	r0, [r7, #0]
 8006c30:	f000 f96c 	bl	8006f0c <memcpy>
							return strlen(nameof(NOT_SUPPORTED_BY_FIRMWARE));
 8006c34:	2319      	movs	r3, #25
 8006c36:	e000      	b.n	8006c3a <ConvertErrorToString+0xce>
		}

		return 0;
 8006c38:	2300      	movs	r3, #0
	}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	0800b734 	.word	0x0800b734
 8006c48:	0800b740 	.word	0x0800b740
 8006c4c:	0800b75c 	.word	0x0800b75c
 8006c50:	0800b76c 	.word	0x0800b76c
 8006c54:	0800b780 	.word	0x0800b780
 8006c58:	0800b79c 	.word	0x0800b79c
 8006c5c:	0800b7b8 	.word	0x0800b7b8
 8006c60:	0800b7d4 	.word	0x0800b7d4
 8006c64:	0800b7f0 	.word	0x0800b7f0
 8006c68:	0800b804 	.word	0x0800b804

08006c6c <SBGC32_Control>:
 * 	@param 	*control - structure containing gimbal control data
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_Control (GeneralSBGC_t *generalSBGC, const Control_t *control)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b0c4      	sub	sp, #272	; 0x110
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c76:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c7a:	6018      	str	r0, [r3, #0]
 8006c7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c80:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006c84:	6019      	str	r1, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_CONTROL);
 8006c86:	f107 030c 	add.w	r3, r7, #12
 8006c8a:	2143      	movs	r1, #67	; 0x43
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff fb00 	bl	8006292 <InitCmdWrite>
	WriteBuff(&cmd, control, sizeof(Control_t), PM_CONTROL);
 8006c92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c96:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8006c9a:	f107 000c 	add.w	r0, r7, #12
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	220f      	movs	r2, #15
 8006ca2:	6809      	ldr	r1, [r1, #0]
 8006ca4:	f7ff f9dc 	bl	8006060 <WriteBuff>
	SBGC32_TX(generalSBGC, &cmd);
 8006ca8:	f107 020c 	add.w	r2, r7, #12
 8006cac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006cb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	6818      	ldr	r0, [r3, #0]
 8006cb8:	f7fe ff1e 	bl	8005af8 <SBGC32_TX>
	/** When setting the ControlConfig_t.flags, may send confirmation */
	return generalSBGC->_ParserCurrentStatus;
 8006cbc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006cc0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <SBGC32_ControlConfig>:
 *	@param	*confirmationState - confirmation structure
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_ControlConfig (GeneralSBGC_t *generalSBGC, const ControlConfig_t *controlConfig, ConfirmationState_t *confirmationState)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b0c6      	sub	sp, #280	; 0x118
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006cde:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006ce2:	6018      	str	r0, [r3, #0]
 8006ce4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006ce8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006cec:	6019      	str	r1, [r3, #0]
 8006cee:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006cf2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006cf6:	601a      	str	r2, [r3, #0]
	if (generalSBGC->_firmwareVersion < 2610)
 8006cf8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006cfc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d04:	f640 2231 	movw	r2, #2609	; 0xa31
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d801      	bhi.n	8006d10 <SBGC32_ControlConfig+0x3c>
		return NOT_SUPPORTED_BY_FIRMWARE;
 8006d0c:	2309      	movs	r3, #9
 8006d0e:	e032      	b.n	8006d76 <SBGC32_ControlConfig+0xa2>

	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_CONTROL_CONFIG);
 8006d10:	f107 0314 	add.w	r3, r7, #20
 8006d14:	215a      	movs	r1, #90	; 0x5a
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7ff fabb 	bl	8006292 <InitCmdWrite>
	WriteBuff(&cmd, controlConfig, sizeof(ControlConfig_t), PM_CONTROL_CONFIG);
 8006d1c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d20:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8006d24:	f107 0014 	add.w	r0, r7, #20
 8006d28:	2302      	movs	r3, #2
 8006d2a:	2229      	movs	r2, #41	; 0x29
 8006d2c:	6809      	ldr	r1, [r1, #0]
 8006d2e:	f7ff f997 	bl	8006060 <WriteBuff>
	SBGC32_TX(generalSBGC, &cmd);
 8006d32:	f107 0214 	add.w	r2, r7, #20
 8006d36:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d3a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006d3e:	4611      	mov	r1, r2
 8006d40:	6818      	ldr	r0, [r3, #0]
 8006d42:	f7fe fed9 	bl	8005af8 <SBGC32_TX>
	SBGC32_CheckConfirmation(generalSBGC, confirmationState, cmd.commandID);
 8006d46:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d4a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d4e:	781a      	ldrb	r2, [r3, #0]
 8006d50:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d54:	f5a3 718a 	sub.w	r1, r3, #276	; 0x114
 8006d58:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d5c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006d60:	6809      	ldr	r1, [r1, #0]
 8006d62:	6818      	ldr	r0, [r3, #0]
 8006d64:	f7ff fbfe 	bl	8006564 <SBGC32_CheckConfirmation>
	return generalSBGC->_ParserCurrentStatus;
 8006d68:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d6c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <SBGC32_ExecuteMenu>:
 *	@param	*confirmationState - confirmation structure
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_ExecuteMenu (GeneralSBGC_t *generalSBGC, MenuCommands_t cmdID, ConfirmationState_t *confirmationState)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b0c6      	sub	sp, #280	; 0x118
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d8a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006d8e:	6018      	str	r0, [r3, #0]
 8006d90:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d94:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006d9e:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 8006da2:	460a      	mov	r2, r1
 8006da4:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_EXECUTE_MENU);
 8006da6:	f107 0314 	add.w	r3, r7, #20
 8006daa:	2145      	movs	r1, #69	; 0x45
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7ff fa70 	bl	8006292 <InitCmdWrite>
	WriteByte(&cmd, cmdID);
 8006db2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006db6:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 8006dba:	781a      	ldrb	r2, [r3, #0]
 8006dbc:	f107 0314 	add.w	r3, r7, #20
 8006dc0:	4611      	mov	r1, r2
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7ff f9f5 	bl	80061b2 <WriteByte>
	SBGC32_TX(generalSBGC, &cmd);
 8006dc8:	f107 0214 	add.w	r2, r7, #20
 8006dcc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006dd0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006dd4:	4611      	mov	r1, r2
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	f7fe fe8e 	bl	8005af8 <SBGC32_TX>
	SBGC32_CheckConfirmation(generalSBGC, confirmationState, cmd.commandID);
 8006ddc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006de0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006de4:	781a      	ldrb	r2, [r3, #0]
 8006de6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006dea:	f5a3 718a 	sub.w	r1, r3, #276	; 0x114
 8006dee:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006df2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006df6:	6809      	ldr	r1, [r1, #0]
 8006df8:	6818      	ldr	r0, [r3, #0]
 8006dfa:	f7ff fbb3 	bl	8006564 <SBGC32_CheckConfirmation>
	return generalSBGC->_ParserCurrentStatus;
 8006dfe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006e02:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <SBGC32_SetServoOut>:
 *			values for each output
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_SetServoOut (GeneralSBGC_t *generalSBGC, const i16 servoTime [8])
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b0c4      	sub	sp, #272	; 0x110
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006e20:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006e24:	6018      	str	r0, [r3, #0]
 8006e26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006e2a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006e2e:	6019      	str	r1, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_SERVO_OUT);
 8006e30:	f107 0308 	add.w	r3, r7, #8
 8006e34:	2124      	movs	r1, #36	; 0x24
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7ff fa2b 	bl	8006292 <InitCmdWrite>
	FOR_(i, 8) WriteWord(&cmd, servoTime[i]);
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006e42:	e016      	b.n	8006e72 <SBGC32_SetServoOut+0x5c>
 8006e44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e48:	005b      	lsls	r3, r3, #1
 8006e4a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006e4e:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8006e52:	6812      	ldr	r2, [r2, #0]
 8006e54:	4413      	add	r3, r2
 8006e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006e5a:	b29a      	uxth	r2, r3
 8006e5c:	f107 0308 	add.w	r3, r7, #8
 8006e60:	4611      	mov	r1, r2
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7ff f9d4 	bl	8006210 <WriteWord>
 8006e68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006e72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006e76:	2b07      	cmp	r3, #7
 8006e78:	dde4      	ble.n	8006e44 <SBGC32_SetServoOut+0x2e>
	SBGC32_TX(generalSBGC, &cmd);
 8006e7a:	f107 0208 	add.w	r2, r7, #8
 8006e7e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006e82:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006e86:	4611      	mov	r1, r2
 8006e88:	6818      	ldr	r0, [r3, #0]
 8006e8a:	f7fe fe35 	bl	8005af8 <SBGC32_TX>
	/* no need confirmation */
	return generalSBGC->_ParserCurrentStatus;
 8006e8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006e92:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
	...

08006ea8 <__errno>:
 8006ea8:	4b01      	ldr	r3, [pc, #4]	; (8006eb0 <__errno+0x8>)
 8006eaa:	6818      	ldr	r0, [r3, #0]
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	2000001c 	.word	0x2000001c

08006eb4 <__libc_init_array>:
 8006eb4:	b570      	push	{r4, r5, r6, lr}
 8006eb6:	4d0d      	ldr	r5, [pc, #52]	; (8006eec <__libc_init_array+0x38>)
 8006eb8:	4c0d      	ldr	r4, [pc, #52]	; (8006ef0 <__libc_init_array+0x3c>)
 8006eba:	1b64      	subs	r4, r4, r5
 8006ebc:	10a4      	asrs	r4, r4, #2
 8006ebe:	2600      	movs	r6, #0
 8006ec0:	42a6      	cmp	r6, r4
 8006ec2:	d109      	bne.n	8006ed8 <__libc_init_array+0x24>
 8006ec4:	4d0b      	ldr	r5, [pc, #44]	; (8006ef4 <__libc_init_array+0x40>)
 8006ec6:	4c0c      	ldr	r4, [pc, #48]	; (8006ef8 <__libc_init_array+0x44>)
 8006ec8:	f004 fb82 	bl	800b5d0 <_init>
 8006ecc:	1b64      	subs	r4, r4, r5
 8006ece:	10a4      	asrs	r4, r4, #2
 8006ed0:	2600      	movs	r6, #0
 8006ed2:	42a6      	cmp	r6, r4
 8006ed4:	d105      	bne.n	8006ee2 <__libc_init_array+0x2e>
 8006ed6:	bd70      	pop	{r4, r5, r6, pc}
 8006ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006edc:	4798      	blx	r3
 8006ede:	3601      	adds	r6, #1
 8006ee0:	e7ee      	b.n	8006ec0 <__libc_init_array+0xc>
 8006ee2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ee6:	4798      	blx	r3
 8006ee8:	3601      	adds	r6, #1
 8006eea:	e7f2      	b.n	8006ed2 <__libc_init_array+0x1e>
 8006eec:	0800bce4 	.word	0x0800bce4
 8006ef0:	0800bce4 	.word	0x0800bce4
 8006ef4:	0800bce4 	.word	0x0800bce4
 8006ef8:	0800bce8 	.word	0x0800bce8

08006efc <malloc>:
 8006efc:	4b02      	ldr	r3, [pc, #8]	; (8006f08 <malloc+0xc>)
 8006efe:	4601      	mov	r1, r0
 8006f00:	6818      	ldr	r0, [r3, #0]
 8006f02:	f000 b885 	b.w	8007010 <_malloc_r>
 8006f06:	bf00      	nop
 8006f08:	2000001c 	.word	0x2000001c

08006f0c <memcpy>:
 8006f0c:	440a      	add	r2, r1
 8006f0e:	4291      	cmp	r1, r2
 8006f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f14:	d100      	bne.n	8006f18 <memcpy+0xc>
 8006f16:	4770      	bx	lr
 8006f18:	b510      	push	{r4, lr}
 8006f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f22:	4291      	cmp	r1, r2
 8006f24:	d1f9      	bne.n	8006f1a <memcpy+0xe>
 8006f26:	bd10      	pop	{r4, pc}

08006f28 <memset>:
 8006f28:	4402      	add	r2, r0
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d100      	bne.n	8006f32 <memset+0xa>
 8006f30:	4770      	bx	lr
 8006f32:	f803 1b01 	strb.w	r1, [r3], #1
 8006f36:	e7f9      	b.n	8006f2c <memset+0x4>

08006f38 <_free_r>:
 8006f38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f3a:	2900      	cmp	r1, #0
 8006f3c:	d044      	beq.n	8006fc8 <_free_r+0x90>
 8006f3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f42:	9001      	str	r0, [sp, #4]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f1a1 0404 	sub.w	r4, r1, #4
 8006f4a:	bfb8      	it	lt
 8006f4c:	18e4      	addlt	r4, r4, r3
 8006f4e:	f002 ff2b 	bl	8009da8 <__malloc_lock>
 8006f52:	4a1e      	ldr	r2, [pc, #120]	; (8006fcc <_free_r+0x94>)
 8006f54:	9801      	ldr	r0, [sp, #4]
 8006f56:	6813      	ldr	r3, [r2, #0]
 8006f58:	b933      	cbnz	r3, 8006f68 <_free_r+0x30>
 8006f5a:	6063      	str	r3, [r4, #4]
 8006f5c:	6014      	str	r4, [r2, #0]
 8006f5e:	b003      	add	sp, #12
 8006f60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f64:	f002 bf26 	b.w	8009db4 <__malloc_unlock>
 8006f68:	42a3      	cmp	r3, r4
 8006f6a:	d908      	bls.n	8006f7e <_free_r+0x46>
 8006f6c:	6825      	ldr	r5, [r4, #0]
 8006f6e:	1961      	adds	r1, r4, r5
 8006f70:	428b      	cmp	r3, r1
 8006f72:	bf01      	itttt	eq
 8006f74:	6819      	ldreq	r1, [r3, #0]
 8006f76:	685b      	ldreq	r3, [r3, #4]
 8006f78:	1949      	addeq	r1, r1, r5
 8006f7a:	6021      	streq	r1, [r4, #0]
 8006f7c:	e7ed      	b.n	8006f5a <_free_r+0x22>
 8006f7e:	461a      	mov	r2, r3
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	b10b      	cbz	r3, 8006f88 <_free_r+0x50>
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	d9fa      	bls.n	8006f7e <_free_r+0x46>
 8006f88:	6811      	ldr	r1, [r2, #0]
 8006f8a:	1855      	adds	r5, r2, r1
 8006f8c:	42a5      	cmp	r5, r4
 8006f8e:	d10b      	bne.n	8006fa8 <_free_r+0x70>
 8006f90:	6824      	ldr	r4, [r4, #0]
 8006f92:	4421      	add	r1, r4
 8006f94:	1854      	adds	r4, r2, r1
 8006f96:	42a3      	cmp	r3, r4
 8006f98:	6011      	str	r1, [r2, #0]
 8006f9a:	d1e0      	bne.n	8006f5e <_free_r+0x26>
 8006f9c:	681c      	ldr	r4, [r3, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	6053      	str	r3, [r2, #4]
 8006fa2:	4421      	add	r1, r4
 8006fa4:	6011      	str	r1, [r2, #0]
 8006fa6:	e7da      	b.n	8006f5e <_free_r+0x26>
 8006fa8:	d902      	bls.n	8006fb0 <_free_r+0x78>
 8006faa:	230c      	movs	r3, #12
 8006fac:	6003      	str	r3, [r0, #0]
 8006fae:	e7d6      	b.n	8006f5e <_free_r+0x26>
 8006fb0:	6825      	ldr	r5, [r4, #0]
 8006fb2:	1961      	adds	r1, r4, r5
 8006fb4:	428b      	cmp	r3, r1
 8006fb6:	bf04      	itt	eq
 8006fb8:	6819      	ldreq	r1, [r3, #0]
 8006fba:	685b      	ldreq	r3, [r3, #4]
 8006fbc:	6063      	str	r3, [r4, #4]
 8006fbe:	bf04      	itt	eq
 8006fc0:	1949      	addeq	r1, r1, r5
 8006fc2:	6021      	streq	r1, [r4, #0]
 8006fc4:	6054      	str	r4, [r2, #4]
 8006fc6:	e7ca      	b.n	8006f5e <_free_r+0x26>
 8006fc8:	b003      	add	sp, #12
 8006fca:	bd30      	pop	{r4, r5, pc}
 8006fcc:	2000045c 	.word	0x2000045c

08006fd0 <sbrk_aligned>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	4e0e      	ldr	r6, [pc, #56]	; (800700c <sbrk_aligned+0x3c>)
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	6831      	ldr	r1, [r6, #0]
 8006fd8:	4605      	mov	r5, r0
 8006fda:	b911      	cbnz	r1, 8006fe2 <sbrk_aligned+0x12>
 8006fdc:	f000 fed4 	bl	8007d88 <_sbrk_r>
 8006fe0:	6030      	str	r0, [r6, #0]
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f000 fecf 	bl	8007d88 <_sbrk_r>
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	d00a      	beq.n	8007004 <sbrk_aligned+0x34>
 8006fee:	1cc4      	adds	r4, r0, #3
 8006ff0:	f024 0403 	bic.w	r4, r4, #3
 8006ff4:	42a0      	cmp	r0, r4
 8006ff6:	d007      	beq.n	8007008 <sbrk_aligned+0x38>
 8006ff8:	1a21      	subs	r1, r4, r0
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	f000 fec4 	bl	8007d88 <_sbrk_r>
 8007000:	3001      	adds	r0, #1
 8007002:	d101      	bne.n	8007008 <sbrk_aligned+0x38>
 8007004:	f04f 34ff 	mov.w	r4, #4294967295
 8007008:	4620      	mov	r0, r4
 800700a:	bd70      	pop	{r4, r5, r6, pc}
 800700c:	20000460 	.word	0x20000460

08007010 <_malloc_r>:
 8007010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007014:	1ccd      	adds	r5, r1, #3
 8007016:	f025 0503 	bic.w	r5, r5, #3
 800701a:	3508      	adds	r5, #8
 800701c:	2d0c      	cmp	r5, #12
 800701e:	bf38      	it	cc
 8007020:	250c      	movcc	r5, #12
 8007022:	2d00      	cmp	r5, #0
 8007024:	4607      	mov	r7, r0
 8007026:	db01      	blt.n	800702c <_malloc_r+0x1c>
 8007028:	42a9      	cmp	r1, r5
 800702a:	d905      	bls.n	8007038 <_malloc_r+0x28>
 800702c:	230c      	movs	r3, #12
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	2600      	movs	r6, #0
 8007032:	4630      	mov	r0, r6
 8007034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007038:	4e2e      	ldr	r6, [pc, #184]	; (80070f4 <_malloc_r+0xe4>)
 800703a:	f002 feb5 	bl	8009da8 <__malloc_lock>
 800703e:	6833      	ldr	r3, [r6, #0]
 8007040:	461c      	mov	r4, r3
 8007042:	bb34      	cbnz	r4, 8007092 <_malloc_r+0x82>
 8007044:	4629      	mov	r1, r5
 8007046:	4638      	mov	r0, r7
 8007048:	f7ff ffc2 	bl	8006fd0 <sbrk_aligned>
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	4604      	mov	r4, r0
 8007050:	d14d      	bne.n	80070ee <_malloc_r+0xde>
 8007052:	6834      	ldr	r4, [r6, #0]
 8007054:	4626      	mov	r6, r4
 8007056:	2e00      	cmp	r6, #0
 8007058:	d140      	bne.n	80070dc <_malloc_r+0xcc>
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	4631      	mov	r1, r6
 800705e:	4638      	mov	r0, r7
 8007060:	eb04 0803 	add.w	r8, r4, r3
 8007064:	f000 fe90 	bl	8007d88 <_sbrk_r>
 8007068:	4580      	cmp	r8, r0
 800706a:	d13a      	bne.n	80070e2 <_malloc_r+0xd2>
 800706c:	6821      	ldr	r1, [r4, #0]
 800706e:	3503      	adds	r5, #3
 8007070:	1a6d      	subs	r5, r5, r1
 8007072:	f025 0503 	bic.w	r5, r5, #3
 8007076:	3508      	adds	r5, #8
 8007078:	2d0c      	cmp	r5, #12
 800707a:	bf38      	it	cc
 800707c:	250c      	movcc	r5, #12
 800707e:	4629      	mov	r1, r5
 8007080:	4638      	mov	r0, r7
 8007082:	f7ff ffa5 	bl	8006fd0 <sbrk_aligned>
 8007086:	3001      	adds	r0, #1
 8007088:	d02b      	beq.n	80070e2 <_malloc_r+0xd2>
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	442b      	add	r3, r5
 800708e:	6023      	str	r3, [r4, #0]
 8007090:	e00e      	b.n	80070b0 <_malloc_r+0xa0>
 8007092:	6822      	ldr	r2, [r4, #0]
 8007094:	1b52      	subs	r2, r2, r5
 8007096:	d41e      	bmi.n	80070d6 <_malloc_r+0xc6>
 8007098:	2a0b      	cmp	r2, #11
 800709a:	d916      	bls.n	80070ca <_malloc_r+0xba>
 800709c:	1961      	adds	r1, r4, r5
 800709e:	42a3      	cmp	r3, r4
 80070a0:	6025      	str	r5, [r4, #0]
 80070a2:	bf18      	it	ne
 80070a4:	6059      	strne	r1, [r3, #4]
 80070a6:	6863      	ldr	r3, [r4, #4]
 80070a8:	bf08      	it	eq
 80070aa:	6031      	streq	r1, [r6, #0]
 80070ac:	5162      	str	r2, [r4, r5]
 80070ae:	604b      	str	r3, [r1, #4]
 80070b0:	4638      	mov	r0, r7
 80070b2:	f104 060b 	add.w	r6, r4, #11
 80070b6:	f002 fe7d 	bl	8009db4 <__malloc_unlock>
 80070ba:	f026 0607 	bic.w	r6, r6, #7
 80070be:	1d23      	adds	r3, r4, #4
 80070c0:	1af2      	subs	r2, r6, r3
 80070c2:	d0b6      	beq.n	8007032 <_malloc_r+0x22>
 80070c4:	1b9b      	subs	r3, r3, r6
 80070c6:	50a3      	str	r3, [r4, r2]
 80070c8:	e7b3      	b.n	8007032 <_malloc_r+0x22>
 80070ca:	6862      	ldr	r2, [r4, #4]
 80070cc:	42a3      	cmp	r3, r4
 80070ce:	bf0c      	ite	eq
 80070d0:	6032      	streq	r2, [r6, #0]
 80070d2:	605a      	strne	r2, [r3, #4]
 80070d4:	e7ec      	b.n	80070b0 <_malloc_r+0xa0>
 80070d6:	4623      	mov	r3, r4
 80070d8:	6864      	ldr	r4, [r4, #4]
 80070da:	e7b2      	b.n	8007042 <_malloc_r+0x32>
 80070dc:	4634      	mov	r4, r6
 80070de:	6876      	ldr	r6, [r6, #4]
 80070e0:	e7b9      	b.n	8007056 <_malloc_r+0x46>
 80070e2:	230c      	movs	r3, #12
 80070e4:	603b      	str	r3, [r7, #0]
 80070e6:	4638      	mov	r0, r7
 80070e8:	f002 fe64 	bl	8009db4 <__malloc_unlock>
 80070ec:	e7a1      	b.n	8007032 <_malloc_r+0x22>
 80070ee:	6025      	str	r5, [r4, #0]
 80070f0:	e7de      	b.n	80070b0 <_malloc_r+0xa0>
 80070f2:	bf00      	nop
 80070f4:	2000045c 	.word	0x2000045c

080070f8 <__cvt>:
 80070f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070fa:	ed2d 8b02 	vpush	{d8}
 80070fe:	eeb0 8b40 	vmov.f64	d8, d0
 8007102:	b085      	sub	sp, #20
 8007104:	4617      	mov	r7, r2
 8007106:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007108:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800710a:	ee18 2a90 	vmov	r2, s17
 800710e:	f025 0520 	bic.w	r5, r5, #32
 8007112:	2a00      	cmp	r2, #0
 8007114:	bfb6      	itet	lt
 8007116:	222d      	movlt	r2, #45	; 0x2d
 8007118:	2200      	movge	r2, #0
 800711a:	eeb1 8b40 	vneglt.f64	d8, d0
 800711e:	2d46      	cmp	r5, #70	; 0x46
 8007120:	460c      	mov	r4, r1
 8007122:	701a      	strb	r2, [r3, #0]
 8007124:	d004      	beq.n	8007130 <__cvt+0x38>
 8007126:	2d45      	cmp	r5, #69	; 0x45
 8007128:	d100      	bne.n	800712c <__cvt+0x34>
 800712a:	3401      	adds	r4, #1
 800712c:	2102      	movs	r1, #2
 800712e:	e000      	b.n	8007132 <__cvt+0x3a>
 8007130:	2103      	movs	r1, #3
 8007132:	ab03      	add	r3, sp, #12
 8007134:	9301      	str	r3, [sp, #4]
 8007136:	ab02      	add	r3, sp, #8
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	4622      	mov	r2, r4
 800713c:	4633      	mov	r3, r6
 800713e:	eeb0 0b48 	vmov.f64	d0, d8
 8007142:	f001 fd3d 	bl	8008bc0 <_dtoa_r>
 8007146:	2d47      	cmp	r5, #71	; 0x47
 8007148:	d101      	bne.n	800714e <__cvt+0x56>
 800714a:	07fb      	lsls	r3, r7, #31
 800714c:	d51a      	bpl.n	8007184 <__cvt+0x8c>
 800714e:	2d46      	cmp	r5, #70	; 0x46
 8007150:	eb00 0204 	add.w	r2, r0, r4
 8007154:	d10c      	bne.n	8007170 <__cvt+0x78>
 8007156:	7803      	ldrb	r3, [r0, #0]
 8007158:	2b30      	cmp	r3, #48	; 0x30
 800715a:	d107      	bne.n	800716c <__cvt+0x74>
 800715c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007164:	bf1c      	itt	ne
 8007166:	f1c4 0401 	rsbne	r4, r4, #1
 800716a:	6034      	strne	r4, [r6, #0]
 800716c:	6833      	ldr	r3, [r6, #0]
 800716e:	441a      	add	r2, r3
 8007170:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007178:	bf08      	it	eq
 800717a:	9203      	streq	r2, [sp, #12]
 800717c:	2130      	movs	r1, #48	; 0x30
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	4293      	cmp	r3, r2
 8007182:	d307      	bcc.n	8007194 <__cvt+0x9c>
 8007184:	9b03      	ldr	r3, [sp, #12]
 8007186:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007188:	1a1b      	subs	r3, r3, r0
 800718a:	6013      	str	r3, [r2, #0]
 800718c:	b005      	add	sp, #20
 800718e:	ecbd 8b02 	vpop	{d8}
 8007192:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007194:	1c5c      	adds	r4, r3, #1
 8007196:	9403      	str	r4, [sp, #12]
 8007198:	7019      	strb	r1, [r3, #0]
 800719a:	e7f0      	b.n	800717e <__cvt+0x86>

0800719c <__exponent>:
 800719c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800719e:	4603      	mov	r3, r0
 80071a0:	2900      	cmp	r1, #0
 80071a2:	bfb8      	it	lt
 80071a4:	4249      	neglt	r1, r1
 80071a6:	f803 2b02 	strb.w	r2, [r3], #2
 80071aa:	bfb4      	ite	lt
 80071ac:	222d      	movlt	r2, #45	; 0x2d
 80071ae:	222b      	movge	r2, #43	; 0x2b
 80071b0:	2909      	cmp	r1, #9
 80071b2:	7042      	strb	r2, [r0, #1]
 80071b4:	dd2a      	ble.n	800720c <__exponent+0x70>
 80071b6:	f10d 0407 	add.w	r4, sp, #7
 80071ba:	46a4      	mov	ip, r4
 80071bc:	270a      	movs	r7, #10
 80071be:	46a6      	mov	lr, r4
 80071c0:	460a      	mov	r2, r1
 80071c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80071c6:	fb07 1516 	mls	r5, r7, r6, r1
 80071ca:	3530      	adds	r5, #48	; 0x30
 80071cc:	2a63      	cmp	r2, #99	; 0x63
 80071ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80071d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80071d6:	4631      	mov	r1, r6
 80071d8:	dcf1      	bgt.n	80071be <__exponent+0x22>
 80071da:	3130      	adds	r1, #48	; 0x30
 80071dc:	f1ae 0502 	sub.w	r5, lr, #2
 80071e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80071e4:	1c44      	adds	r4, r0, #1
 80071e6:	4629      	mov	r1, r5
 80071e8:	4561      	cmp	r1, ip
 80071ea:	d30a      	bcc.n	8007202 <__exponent+0x66>
 80071ec:	f10d 0209 	add.w	r2, sp, #9
 80071f0:	eba2 020e 	sub.w	r2, r2, lr
 80071f4:	4565      	cmp	r5, ip
 80071f6:	bf88      	it	hi
 80071f8:	2200      	movhi	r2, #0
 80071fa:	4413      	add	r3, r2
 80071fc:	1a18      	subs	r0, r3, r0
 80071fe:	b003      	add	sp, #12
 8007200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007202:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007206:	f804 2f01 	strb.w	r2, [r4, #1]!
 800720a:	e7ed      	b.n	80071e8 <__exponent+0x4c>
 800720c:	2330      	movs	r3, #48	; 0x30
 800720e:	3130      	adds	r1, #48	; 0x30
 8007210:	7083      	strb	r3, [r0, #2]
 8007212:	70c1      	strb	r1, [r0, #3]
 8007214:	1d03      	adds	r3, r0, #4
 8007216:	e7f1      	b.n	80071fc <__exponent+0x60>

08007218 <_printf_float>:
 8007218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721c:	b08b      	sub	sp, #44	; 0x2c
 800721e:	460c      	mov	r4, r1
 8007220:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007224:	4616      	mov	r6, r2
 8007226:	461f      	mov	r7, r3
 8007228:	4605      	mov	r5, r0
 800722a:	f002 fda7 	bl	8009d7c <_localeconv_r>
 800722e:	f8d0 b000 	ldr.w	fp, [r0]
 8007232:	4658      	mov	r0, fp
 8007234:	f7f9 f804 	bl	8000240 <strlen>
 8007238:	2300      	movs	r3, #0
 800723a:	9308      	str	r3, [sp, #32]
 800723c:	f8d8 3000 	ldr.w	r3, [r8]
 8007240:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007244:	6822      	ldr	r2, [r4, #0]
 8007246:	3307      	adds	r3, #7
 8007248:	f023 0307 	bic.w	r3, r3, #7
 800724c:	f103 0108 	add.w	r1, r3, #8
 8007250:	f8c8 1000 	str.w	r1, [r8]
 8007254:	4682      	mov	sl, r0
 8007256:	e9d3 0100 	ldrd	r0, r1, [r3]
 800725a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800725e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80074c0 <_printf_float+0x2a8>
 8007262:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007266:	eeb0 6bc0 	vabs.f64	d6, d0
 800726a:	eeb4 6b47 	vcmp.f64	d6, d7
 800726e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007272:	dd24      	ble.n	80072be <_printf_float+0xa6>
 8007274:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800727c:	d502      	bpl.n	8007284 <_printf_float+0x6c>
 800727e:	232d      	movs	r3, #45	; 0x2d
 8007280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007284:	4b90      	ldr	r3, [pc, #576]	; (80074c8 <_printf_float+0x2b0>)
 8007286:	4891      	ldr	r0, [pc, #580]	; (80074cc <_printf_float+0x2b4>)
 8007288:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800728c:	bf94      	ite	ls
 800728e:	4698      	movls	r8, r3
 8007290:	4680      	movhi	r8, r0
 8007292:	2303      	movs	r3, #3
 8007294:	6123      	str	r3, [r4, #16]
 8007296:	f022 0204 	bic.w	r2, r2, #4
 800729a:	2300      	movs	r3, #0
 800729c:	6022      	str	r2, [r4, #0]
 800729e:	9304      	str	r3, [sp, #16]
 80072a0:	9700      	str	r7, [sp, #0]
 80072a2:	4633      	mov	r3, r6
 80072a4:	aa09      	add	r2, sp, #36	; 0x24
 80072a6:	4621      	mov	r1, r4
 80072a8:	4628      	mov	r0, r5
 80072aa:	f000 f9d3 	bl	8007654 <_printf_common>
 80072ae:	3001      	adds	r0, #1
 80072b0:	f040 808a 	bne.w	80073c8 <_printf_float+0x1b0>
 80072b4:	f04f 30ff 	mov.w	r0, #4294967295
 80072b8:	b00b      	add	sp, #44	; 0x2c
 80072ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072be:	eeb4 0b40 	vcmp.f64	d0, d0
 80072c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c6:	d709      	bvc.n	80072dc <_printf_float+0xc4>
 80072c8:	ee10 3a90 	vmov	r3, s1
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	bfbc      	itt	lt
 80072d0:	232d      	movlt	r3, #45	; 0x2d
 80072d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80072d6:	487e      	ldr	r0, [pc, #504]	; (80074d0 <_printf_float+0x2b8>)
 80072d8:	4b7e      	ldr	r3, [pc, #504]	; (80074d4 <_printf_float+0x2bc>)
 80072da:	e7d5      	b.n	8007288 <_printf_float+0x70>
 80072dc:	6863      	ldr	r3, [r4, #4]
 80072de:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80072e2:	9104      	str	r1, [sp, #16]
 80072e4:	1c59      	adds	r1, r3, #1
 80072e6:	d13c      	bne.n	8007362 <_printf_float+0x14a>
 80072e8:	2306      	movs	r3, #6
 80072ea:	6063      	str	r3, [r4, #4]
 80072ec:	2300      	movs	r3, #0
 80072ee:	9303      	str	r3, [sp, #12]
 80072f0:	ab08      	add	r3, sp, #32
 80072f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80072f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072fa:	ab07      	add	r3, sp, #28
 80072fc:	6861      	ldr	r1, [r4, #4]
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	6022      	str	r2, [r4, #0]
 8007302:	f10d 031b 	add.w	r3, sp, #27
 8007306:	4628      	mov	r0, r5
 8007308:	f7ff fef6 	bl	80070f8 <__cvt>
 800730c:	9b04      	ldr	r3, [sp, #16]
 800730e:	9907      	ldr	r1, [sp, #28]
 8007310:	2b47      	cmp	r3, #71	; 0x47
 8007312:	4680      	mov	r8, r0
 8007314:	d108      	bne.n	8007328 <_printf_float+0x110>
 8007316:	1cc8      	adds	r0, r1, #3
 8007318:	db02      	blt.n	8007320 <_printf_float+0x108>
 800731a:	6863      	ldr	r3, [r4, #4]
 800731c:	4299      	cmp	r1, r3
 800731e:	dd41      	ble.n	80073a4 <_printf_float+0x18c>
 8007320:	f1a9 0902 	sub.w	r9, r9, #2
 8007324:	fa5f f989 	uxtb.w	r9, r9
 8007328:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800732c:	d820      	bhi.n	8007370 <_printf_float+0x158>
 800732e:	3901      	subs	r1, #1
 8007330:	464a      	mov	r2, r9
 8007332:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007336:	9107      	str	r1, [sp, #28]
 8007338:	f7ff ff30 	bl	800719c <__exponent>
 800733c:	9a08      	ldr	r2, [sp, #32]
 800733e:	9004      	str	r0, [sp, #16]
 8007340:	1813      	adds	r3, r2, r0
 8007342:	2a01      	cmp	r2, #1
 8007344:	6123      	str	r3, [r4, #16]
 8007346:	dc02      	bgt.n	800734e <_printf_float+0x136>
 8007348:	6822      	ldr	r2, [r4, #0]
 800734a:	07d2      	lsls	r2, r2, #31
 800734c:	d501      	bpl.n	8007352 <_printf_float+0x13a>
 800734e:	3301      	adds	r3, #1
 8007350:	6123      	str	r3, [r4, #16]
 8007352:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d0a2      	beq.n	80072a0 <_printf_float+0x88>
 800735a:	232d      	movs	r3, #45	; 0x2d
 800735c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007360:	e79e      	b.n	80072a0 <_printf_float+0x88>
 8007362:	9904      	ldr	r1, [sp, #16]
 8007364:	2947      	cmp	r1, #71	; 0x47
 8007366:	d1c1      	bne.n	80072ec <_printf_float+0xd4>
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1bf      	bne.n	80072ec <_printf_float+0xd4>
 800736c:	2301      	movs	r3, #1
 800736e:	e7bc      	b.n	80072ea <_printf_float+0xd2>
 8007370:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007374:	d118      	bne.n	80073a8 <_printf_float+0x190>
 8007376:	2900      	cmp	r1, #0
 8007378:	6863      	ldr	r3, [r4, #4]
 800737a:	dd0b      	ble.n	8007394 <_printf_float+0x17c>
 800737c:	6121      	str	r1, [r4, #16]
 800737e:	b913      	cbnz	r3, 8007386 <_printf_float+0x16e>
 8007380:	6822      	ldr	r2, [r4, #0]
 8007382:	07d0      	lsls	r0, r2, #31
 8007384:	d502      	bpl.n	800738c <_printf_float+0x174>
 8007386:	3301      	adds	r3, #1
 8007388:	440b      	add	r3, r1
 800738a:	6123      	str	r3, [r4, #16]
 800738c:	2300      	movs	r3, #0
 800738e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007390:	9304      	str	r3, [sp, #16]
 8007392:	e7de      	b.n	8007352 <_printf_float+0x13a>
 8007394:	b913      	cbnz	r3, 800739c <_printf_float+0x184>
 8007396:	6822      	ldr	r2, [r4, #0]
 8007398:	07d2      	lsls	r2, r2, #31
 800739a:	d501      	bpl.n	80073a0 <_printf_float+0x188>
 800739c:	3302      	adds	r3, #2
 800739e:	e7f4      	b.n	800738a <_printf_float+0x172>
 80073a0:	2301      	movs	r3, #1
 80073a2:	e7f2      	b.n	800738a <_printf_float+0x172>
 80073a4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80073a8:	9b08      	ldr	r3, [sp, #32]
 80073aa:	4299      	cmp	r1, r3
 80073ac:	db05      	blt.n	80073ba <_printf_float+0x1a2>
 80073ae:	6823      	ldr	r3, [r4, #0]
 80073b0:	6121      	str	r1, [r4, #16]
 80073b2:	07d8      	lsls	r0, r3, #31
 80073b4:	d5ea      	bpl.n	800738c <_printf_float+0x174>
 80073b6:	1c4b      	adds	r3, r1, #1
 80073b8:	e7e7      	b.n	800738a <_printf_float+0x172>
 80073ba:	2900      	cmp	r1, #0
 80073bc:	bfd4      	ite	le
 80073be:	f1c1 0202 	rsble	r2, r1, #2
 80073c2:	2201      	movgt	r2, #1
 80073c4:	4413      	add	r3, r2
 80073c6:	e7e0      	b.n	800738a <_printf_float+0x172>
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	055a      	lsls	r2, r3, #21
 80073cc:	d407      	bmi.n	80073de <_printf_float+0x1c6>
 80073ce:	6923      	ldr	r3, [r4, #16]
 80073d0:	4642      	mov	r2, r8
 80073d2:	4631      	mov	r1, r6
 80073d4:	4628      	mov	r0, r5
 80073d6:	47b8      	blx	r7
 80073d8:	3001      	adds	r0, #1
 80073da:	d12a      	bne.n	8007432 <_printf_float+0x21a>
 80073dc:	e76a      	b.n	80072b4 <_printf_float+0x9c>
 80073de:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80073e2:	f240 80e2 	bls.w	80075aa <_printf_float+0x392>
 80073e6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80073ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80073ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f2:	d133      	bne.n	800745c <_printf_float+0x244>
 80073f4:	4a38      	ldr	r2, [pc, #224]	; (80074d8 <_printf_float+0x2c0>)
 80073f6:	2301      	movs	r3, #1
 80073f8:	4631      	mov	r1, r6
 80073fa:	4628      	mov	r0, r5
 80073fc:	47b8      	blx	r7
 80073fe:	3001      	adds	r0, #1
 8007400:	f43f af58 	beq.w	80072b4 <_printf_float+0x9c>
 8007404:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007408:	429a      	cmp	r2, r3
 800740a:	db02      	blt.n	8007412 <_printf_float+0x1fa>
 800740c:	6823      	ldr	r3, [r4, #0]
 800740e:	07d8      	lsls	r0, r3, #31
 8007410:	d50f      	bpl.n	8007432 <_printf_float+0x21a>
 8007412:	4653      	mov	r3, sl
 8007414:	465a      	mov	r2, fp
 8007416:	4631      	mov	r1, r6
 8007418:	4628      	mov	r0, r5
 800741a:	47b8      	blx	r7
 800741c:	3001      	adds	r0, #1
 800741e:	f43f af49 	beq.w	80072b4 <_printf_float+0x9c>
 8007422:	f04f 0800 	mov.w	r8, #0
 8007426:	f104 091a 	add.w	r9, r4, #26
 800742a:	9b08      	ldr	r3, [sp, #32]
 800742c:	3b01      	subs	r3, #1
 800742e:	4543      	cmp	r3, r8
 8007430:	dc09      	bgt.n	8007446 <_printf_float+0x22e>
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	079b      	lsls	r3, r3, #30
 8007436:	f100 8108 	bmi.w	800764a <_printf_float+0x432>
 800743a:	68e0      	ldr	r0, [r4, #12]
 800743c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743e:	4298      	cmp	r0, r3
 8007440:	bfb8      	it	lt
 8007442:	4618      	movlt	r0, r3
 8007444:	e738      	b.n	80072b8 <_printf_float+0xa0>
 8007446:	2301      	movs	r3, #1
 8007448:	464a      	mov	r2, r9
 800744a:	4631      	mov	r1, r6
 800744c:	4628      	mov	r0, r5
 800744e:	47b8      	blx	r7
 8007450:	3001      	adds	r0, #1
 8007452:	f43f af2f 	beq.w	80072b4 <_printf_float+0x9c>
 8007456:	f108 0801 	add.w	r8, r8, #1
 800745a:	e7e6      	b.n	800742a <_printf_float+0x212>
 800745c:	9b07      	ldr	r3, [sp, #28]
 800745e:	2b00      	cmp	r3, #0
 8007460:	dc3c      	bgt.n	80074dc <_printf_float+0x2c4>
 8007462:	4a1d      	ldr	r2, [pc, #116]	; (80074d8 <_printf_float+0x2c0>)
 8007464:	2301      	movs	r3, #1
 8007466:	4631      	mov	r1, r6
 8007468:	4628      	mov	r0, r5
 800746a:	47b8      	blx	r7
 800746c:	3001      	adds	r0, #1
 800746e:	f43f af21 	beq.w	80072b4 <_printf_float+0x9c>
 8007472:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007476:	4313      	orrs	r3, r2
 8007478:	d102      	bne.n	8007480 <_printf_float+0x268>
 800747a:	6823      	ldr	r3, [r4, #0]
 800747c:	07d9      	lsls	r1, r3, #31
 800747e:	d5d8      	bpl.n	8007432 <_printf_float+0x21a>
 8007480:	4653      	mov	r3, sl
 8007482:	465a      	mov	r2, fp
 8007484:	4631      	mov	r1, r6
 8007486:	4628      	mov	r0, r5
 8007488:	47b8      	blx	r7
 800748a:	3001      	adds	r0, #1
 800748c:	f43f af12 	beq.w	80072b4 <_printf_float+0x9c>
 8007490:	f04f 0900 	mov.w	r9, #0
 8007494:	f104 0a1a 	add.w	sl, r4, #26
 8007498:	9b07      	ldr	r3, [sp, #28]
 800749a:	425b      	negs	r3, r3
 800749c:	454b      	cmp	r3, r9
 800749e:	dc01      	bgt.n	80074a4 <_printf_float+0x28c>
 80074a0:	9b08      	ldr	r3, [sp, #32]
 80074a2:	e795      	b.n	80073d0 <_printf_float+0x1b8>
 80074a4:	2301      	movs	r3, #1
 80074a6:	4652      	mov	r2, sl
 80074a8:	4631      	mov	r1, r6
 80074aa:	4628      	mov	r0, r5
 80074ac:	47b8      	blx	r7
 80074ae:	3001      	adds	r0, #1
 80074b0:	f43f af00 	beq.w	80072b4 <_printf_float+0x9c>
 80074b4:	f109 0901 	add.w	r9, r9, #1
 80074b8:	e7ee      	b.n	8007498 <_printf_float+0x280>
 80074ba:	bf00      	nop
 80074bc:	f3af 8000 	nop.w
 80074c0:	ffffffff 	.word	0xffffffff
 80074c4:	7fefffff 	.word	0x7fefffff
 80074c8:	0800b83c 	.word	0x0800b83c
 80074cc:	0800b840 	.word	0x0800b840
 80074d0:	0800b848 	.word	0x0800b848
 80074d4:	0800b844 	.word	0x0800b844
 80074d8:	0800b84c 	.word	0x0800b84c
 80074dc:	9a08      	ldr	r2, [sp, #32]
 80074de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074e0:	429a      	cmp	r2, r3
 80074e2:	bfa8      	it	ge
 80074e4:	461a      	movge	r2, r3
 80074e6:	2a00      	cmp	r2, #0
 80074e8:	4691      	mov	r9, r2
 80074ea:	dc38      	bgt.n	800755e <_printf_float+0x346>
 80074ec:	2300      	movs	r3, #0
 80074ee:	9305      	str	r3, [sp, #20]
 80074f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074f4:	f104 021a 	add.w	r2, r4, #26
 80074f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074fa:	9905      	ldr	r1, [sp, #20]
 80074fc:	9304      	str	r3, [sp, #16]
 80074fe:	eba3 0309 	sub.w	r3, r3, r9
 8007502:	428b      	cmp	r3, r1
 8007504:	dc33      	bgt.n	800756e <_printf_float+0x356>
 8007506:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800750a:	429a      	cmp	r2, r3
 800750c:	db3c      	blt.n	8007588 <_printf_float+0x370>
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	07da      	lsls	r2, r3, #31
 8007512:	d439      	bmi.n	8007588 <_printf_float+0x370>
 8007514:	9b08      	ldr	r3, [sp, #32]
 8007516:	9a04      	ldr	r2, [sp, #16]
 8007518:	9907      	ldr	r1, [sp, #28]
 800751a:	1a9a      	subs	r2, r3, r2
 800751c:	eba3 0901 	sub.w	r9, r3, r1
 8007520:	4591      	cmp	r9, r2
 8007522:	bfa8      	it	ge
 8007524:	4691      	movge	r9, r2
 8007526:	f1b9 0f00 	cmp.w	r9, #0
 800752a:	dc35      	bgt.n	8007598 <_printf_float+0x380>
 800752c:	f04f 0800 	mov.w	r8, #0
 8007530:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007534:	f104 0a1a 	add.w	sl, r4, #26
 8007538:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800753c:	1a9b      	subs	r3, r3, r2
 800753e:	eba3 0309 	sub.w	r3, r3, r9
 8007542:	4543      	cmp	r3, r8
 8007544:	f77f af75 	ble.w	8007432 <_printf_float+0x21a>
 8007548:	2301      	movs	r3, #1
 800754a:	4652      	mov	r2, sl
 800754c:	4631      	mov	r1, r6
 800754e:	4628      	mov	r0, r5
 8007550:	47b8      	blx	r7
 8007552:	3001      	adds	r0, #1
 8007554:	f43f aeae 	beq.w	80072b4 <_printf_float+0x9c>
 8007558:	f108 0801 	add.w	r8, r8, #1
 800755c:	e7ec      	b.n	8007538 <_printf_float+0x320>
 800755e:	4613      	mov	r3, r2
 8007560:	4631      	mov	r1, r6
 8007562:	4642      	mov	r2, r8
 8007564:	4628      	mov	r0, r5
 8007566:	47b8      	blx	r7
 8007568:	3001      	adds	r0, #1
 800756a:	d1bf      	bne.n	80074ec <_printf_float+0x2d4>
 800756c:	e6a2      	b.n	80072b4 <_printf_float+0x9c>
 800756e:	2301      	movs	r3, #1
 8007570:	4631      	mov	r1, r6
 8007572:	4628      	mov	r0, r5
 8007574:	9204      	str	r2, [sp, #16]
 8007576:	47b8      	blx	r7
 8007578:	3001      	adds	r0, #1
 800757a:	f43f ae9b 	beq.w	80072b4 <_printf_float+0x9c>
 800757e:	9b05      	ldr	r3, [sp, #20]
 8007580:	9a04      	ldr	r2, [sp, #16]
 8007582:	3301      	adds	r3, #1
 8007584:	9305      	str	r3, [sp, #20]
 8007586:	e7b7      	b.n	80074f8 <_printf_float+0x2e0>
 8007588:	4653      	mov	r3, sl
 800758a:	465a      	mov	r2, fp
 800758c:	4631      	mov	r1, r6
 800758e:	4628      	mov	r0, r5
 8007590:	47b8      	blx	r7
 8007592:	3001      	adds	r0, #1
 8007594:	d1be      	bne.n	8007514 <_printf_float+0x2fc>
 8007596:	e68d      	b.n	80072b4 <_printf_float+0x9c>
 8007598:	9a04      	ldr	r2, [sp, #16]
 800759a:	464b      	mov	r3, r9
 800759c:	4442      	add	r2, r8
 800759e:	4631      	mov	r1, r6
 80075a0:	4628      	mov	r0, r5
 80075a2:	47b8      	blx	r7
 80075a4:	3001      	adds	r0, #1
 80075a6:	d1c1      	bne.n	800752c <_printf_float+0x314>
 80075a8:	e684      	b.n	80072b4 <_printf_float+0x9c>
 80075aa:	9a08      	ldr	r2, [sp, #32]
 80075ac:	2a01      	cmp	r2, #1
 80075ae:	dc01      	bgt.n	80075b4 <_printf_float+0x39c>
 80075b0:	07db      	lsls	r3, r3, #31
 80075b2:	d537      	bpl.n	8007624 <_printf_float+0x40c>
 80075b4:	2301      	movs	r3, #1
 80075b6:	4642      	mov	r2, r8
 80075b8:	4631      	mov	r1, r6
 80075ba:	4628      	mov	r0, r5
 80075bc:	47b8      	blx	r7
 80075be:	3001      	adds	r0, #1
 80075c0:	f43f ae78 	beq.w	80072b4 <_printf_float+0x9c>
 80075c4:	4653      	mov	r3, sl
 80075c6:	465a      	mov	r2, fp
 80075c8:	4631      	mov	r1, r6
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b8      	blx	r7
 80075ce:	3001      	adds	r0, #1
 80075d0:	f43f ae70 	beq.w	80072b4 <_printf_float+0x9c>
 80075d4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80075d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80075dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075e0:	d01b      	beq.n	800761a <_printf_float+0x402>
 80075e2:	9b08      	ldr	r3, [sp, #32]
 80075e4:	f108 0201 	add.w	r2, r8, #1
 80075e8:	3b01      	subs	r3, #1
 80075ea:	4631      	mov	r1, r6
 80075ec:	4628      	mov	r0, r5
 80075ee:	47b8      	blx	r7
 80075f0:	3001      	adds	r0, #1
 80075f2:	d10e      	bne.n	8007612 <_printf_float+0x3fa>
 80075f4:	e65e      	b.n	80072b4 <_printf_float+0x9c>
 80075f6:	2301      	movs	r3, #1
 80075f8:	464a      	mov	r2, r9
 80075fa:	4631      	mov	r1, r6
 80075fc:	4628      	mov	r0, r5
 80075fe:	47b8      	blx	r7
 8007600:	3001      	adds	r0, #1
 8007602:	f43f ae57 	beq.w	80072b4 <_printf_float+0x9c>
 8007606:	f108 0801 	add.w	r8, r8, #1
 800760a:	9b08      	ldr	r3, [sp, #32]
 800760c:	3b01      	subs	r3, #1
 800760e:	4543      	cmp	r3, r8
 8007610:	dcf1      	bgt.n	80075f6 <_printf_float+0x3de>
 8007612:	9b04      	ldr	r3, [sp, #16]
 8007614:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007618:	e6db      	b.n	80073d2 <_printf_float+0x1ba>
 800761a:	f04f 0800 	mov.w	r8, #0
 800761e:	f104 091a 	add.w	r9, r4, #26
 8007622:	e7f2      	b.n	800760a <_printf_float+0x3f2>
 8007624:	2301      	movs	r3, #1
 8007626:	4642      	mov	r2, r8
 8007628:	e7df      	b.n	80075ea <_printf_float+0x3d2>
 800762a:	2301      	movs	r3, #1
 800762c:	464a      	mov	r2, r9
 800762e:	4631      	mov	r1, r6
 8007630:	4628      	mov	r0, r5
 8007632:	47b8      	blx	r7
 8007634:	3001      	adds	r0, #1
 8007636:	f43f ae3d 	beq.w	80072b4 <_printf_float+0x9c>
 800763a:	f108 0801 	add.w	r8, r8, #1
 800763e:	68e3      	ldr	r3, [r4, #12]
 8007640:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007642:	1a5b      	subs	r3, r3, r1
 8007644:	4543      	cmp	r3, r8
 8007646:	dcf0      	bgt.n	800762a <_printf_float+0x412>
 8007648:	e6f7      	b.n	800743a <_printf_float+0x222>
 800764a:	f04f 0800 	mov.w	r8, #0
 800764e:	f104 0919 	add.w	r9, r4, #25
 8007652:	e7f4      	b.n	800763e <_printf_float+0x426>

08007654 <_printf_common>:
 8007654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007658:	4616      	mov	r6, r2
 800765a:	4699      	mov	r9, r3
 800765c:	688a      	ldr	r2, [r1, #8]
 800765e:	690b      	ldr	r3, [r1, #16]
 8007660:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007664:	4293      	cmp	r3, r2
 8007666:	bfb8      	it	lt
 8007668:	4613      	movlt	r3, r2
 800766a:	6033      	str	r3, [r6, #0]
 800766c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007670:	4607      	mov	r7, r0
 8007672:	460c      	mov	r4, r1
 8007674:	b10a      	cbz	r2, 800767a <_printf_common+0x26>
 8007676:	3301      	adds	r3, #1
 8007678:	6033      	str	r3, [r6, #0]
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	0699      	lsls	r1, r3, #26
 800767e:	bf42      	ittt	mi
 8007680:	6833      	ldrmi	r3, [r6, #0]
 8007682:	3302      	addmi	r3, #2
 8007684:	6033      	strmi	r3, [r6, #0]
 8007686:	6825      	ldr	r5, [r4, #0]
 8007688:	f015 0506 	ands.w	r5, r5, #6
 800768c:	d106      	bne.n	800769c <_printf_common+0x48>
 800768e:	f104 0a19 	add.w	sl, r4, #25
 8007692:	68e3      	ldr	r3, [r4, #12]
 8007694:	6832      	ldr	r2, [r6, #0]
 8007696:	1a9b      	subs	r3, r3, r2
 8007698:	42ab      	cmp	r3, r5
 800769a:	dc26      	bgt.n	80076ea <_printf_common+0x96>
 800769c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076a0:	1e13      	subs	r3, r2, #0
 80076a2:	6822      	ldr	r2, [r4, #0]
 80076a4:	bf18      	it	ne
 80076a6:	2301      	movne	r3, #1
 80076a8:	0692      	lsls	r2, r2, #26
 80076aa:	d42b      	bmi.n	8007704 <_printf_common+0xb0>
 80076ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076b0:	4649      	mov	r1, r9
 80076b2:	4638      	mov	r0, r7
 80076b4:	47c0      	blx	r8
 80076b6:	3001      	adds	r0, #1
 80076b8:	d01e      	beq.n	80076f8 <_printf_common+0xa4>
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	68e5      	ldr	r5, [r4, #12]
 80076be:	6832      	ldr	r2, [r6, #0]
 80076c0:	f003 0306 	and.w	r3, r3, #6
 80076c4:	2b04      	cmp	r3, #4
 80076c6:	bf08      	it	eq
 80076c8:	1aad      	subeq	r5, r5, r2
 80076ca:	68a3      	ldr	r3, [r4, #8]
 80076cc:	6922      	ldr	r2, [r4, #16]
 80076ce:	bf0c      	ite	eq
 80076d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076d4:	2500      	movne	r5, #0
 80076d6:	4293      	cmp	r3, r2
 80076d8:	bfc4      	itt	gt
 80076da:	1a9b      	subgt	r3, r3, r2
 80076dc:	18ed      	addgt	r5, r5, r3
 80076de:	2600      	movs	r6, #0
 80076e0:	341a      	adds	r4, #26
 80076e2:	42b5      	cmp	r5, r6
 80076e4:	d11a      	bne.n	800771c <_printf_common+0xc8>
 80076e6:	2000      	movs	r0, #0
 80076e8:	e008      	b.n	80076fc <_printf_common+0xa8>
 80076ea:	2301      	movs	r3, #1
 80076ec:	4652      	mov	r2, sl
 80076ee:	4649      	mov	r1, r9
 80076f0:	4638      	mov	r0, r7
 80076f2:	47c0      	blx	r8
 80076f4:	3001      	adds	r0, #1
 80076f6:	d103      	bne.n	8007700 <_printf_common+0xac>
 80076f8:	f04f 30ff 	mov.w	r0, #4294967295
 80076fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007700:	3501      	adds	r5, #1
 8007702:	e7c6      	b.n	8007692 <_printf_common+0x3e>
 8007704:	18e1      	adds	r1, r4, r3
 8007706:	1c5a      	adds	r2, r3, #1
 8007708:	2030      	movs	r0, #48	; 0x30
 800770a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800770e:	4422      	add	r2, r4
 8007710:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007714:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007718:	3302      	adds	r3, #2
 800771a:	e7c7      	b.n	80076ac <_printf_common+0x58>
 800771c:	2301      	movs	r3, #1
 800771e:	4622      	mov	r2, r4
 8007720:	4649      	mov	r1, r9
 8007722:	4638      	mov	r0, r7
 8007724:	47c0      	blx	r8
 8007726:	3001      	adds	r0, #1
 8007728:	d0e6      	beq.n	80076f8 <_printf_common+0xa4>
 800772a:	3601      	adds	r6, #1
 800772c:	e7d9      	b.n	80076e2 <_printf_common+0x8e>
	...

08007730 <_printf_i>:
 8007730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007734:	7e0f      	ldrb	r7, [r1, #24]
 8007736:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007738:	2f78      	cmp	r7, #120	; 0x78
 800773a:	4691      	mov	r9, r2
 800773c:	4680      	mov	r8, r0
 800773e:	460c      	mov	r4, r1
 8007740:	469a      	mov	sl, r3
 8007742:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007746:	d807      	bhi.n	8007758 <_printf_i+0x28>
 8007748:	2f62      	cmp	r7, #98	; 0x62
 800774a:	d80a      	bhi.n	8007762 <_printf_i+0x32>
 800774c:	2f00      	cmp	r7, #0
 800774e:	f000 80d8 	beq.w	8007902 <_printf_i+0x1d2>
 8007752:	2f58      	cmp	r7, #88	; 0x58
 8007754:	f000 80a3 	beq.w	800789e <_printf_i+0x16e>
 8007758:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800775c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007760:	e03a      	b.n	80077d8 <_printf_i+0xa8>
 8007762:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007766:	2b15      	cmp	r3, #21
 8007768:	d8f6      	bhi.n	8007758 <_printf_i+0x28>
 800776a:	a101      	add	r1, pc, #4	; (adr r1, 8007770 <_printf_i+0x40>)
 800776c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007770:	080077c9 	.word	0x080077c9
 8007774:	080077dd 	.word	0x080077dd
 8007778:	08007759 	.word	0x08007759
 800777c:	08007759 	.word	0x08007759
 8007780:	08007759 	.word	0x08007759
 8007784:	08007759 	.word	0x08007759
 8007788:	080077dd 	.word	0x080077dd
 800778c:	08007759 	.word	0x08007759
 8007790:	08007759 	.word	0x08007759
 8007794:	08007759 	.word	0x08007759
 8007798:	08007759 	.word	0x08007759
 800779c:	080078e9 	.word	0x080078e9
 80077a0:	0800780d 	.word	0x0800780d
 80077a4:	080078cb 	.word	0x080078cb
 80077a8:	08007759 	.word	0x08007759
 80077ac:	08007759 	.word	0x08007759
 80077b0:	0800790b 	.word	0x0800790b
 80077b4:	08007759 	.word	0x08007759
 80077b8:	0800780d 	.word	0x0800780d
 80077bc:	08007759 	.word	0x08007759
 80077c0:	08007759 	.word	0x08007759
 80077c4:	080078d3 	.word	0x080078d3
 80077c8:	682b      	ldr	r3, [r5, #0]
 80077ca:	1d1a      	adds	r2, r3, #4
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	602a      	str	r2, [r5, #0]
 80077d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077d8:	2301      	movs	r3, #1
 80077da:	e0a3      	b.n	8007924 <_printf_i+0x1f4>
 80077dc:	6820      	ldr	r0, [r4, #0]
 80077de:	6829      	ldr	r1, [r5, #0]
 80077e0:	0606      	lsls	r6, r0, #24
 80077e2:	f101 0304 	add.w	r3, r1, #4
 80077e6:	d50a      	bpl.n	80077fe <_printf_i+0xce>
 80077e8:	680e      	ldr	r6, [r1, #0]
 80077ea:	602b      	str	r3, [r5, #0]
 80077ec:	2e00      	cmp	r6, #0
 80077ee:	da03      	bge.n	80077f8 <_printf_i+0xc8>
 80077f0:	232d      	movs	r3, #45	; 0x2d
 80077f2:	4276      	negs	r6, r6
 80077f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077f8:	485e      	ldr	r0, [pc, #376]	; (8007974 <_printf_i+0x244>)
 80077fa:	230a      	movs	r3, #10
 80077fc:	e019      	b.n	8007832 <_printf_i+0x102>
 80077fe:	680e      	ldr	r6, [r1, #0]
 8007800:	602b      	str	r3, [r5, #0]
 8007802:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007806:	bf18      	it	ne
 8007808:	b236      	sxthne	r6, r6
 800780a:	e7ef      	b.n	80077ec <_printf_i+0xbc>
 800780c:	682b      	ldr	r3, [r5, #0]
 800780e:	6820      	ldr	r0, [r4, #0]
 8007810:	1d19      	adds	r1, r3, #4
 8007812:	6029      	str	r1, [r5, #0]
 8007814:	0601      	lsls	r1, r0, #24
 8007816:	d501      	bpl.n	800781c <_printf_i+0xec>
 8007818:	681e      	ldr	r6, [r3, #0]
 800781a:	e002      	b.n	8007822 <_printf_i+0xf2>
 800781c:	0646      	lsls	r6, r0, #25
 800781e:	d5fb      	bpl.n	8007818 <_printf_i+0xe8>
 8007820:	881e      	ldrh	r6, [r3, #0]
 8007822:	4854      	ldr	r0, [pc, #336]	; (8007974 <_printf_i+0x244>)
 8007824:	2f6f      	cmp	r7, #111	; 0x6f
 8007826:	bf0c      	ite	eq
 8007828:	2308      	moveq	r3, #8
 800782a:	230a      	movne	r3, #10
 800782c:	2100      	movs	r1, #0
 800782e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007832:	6865      	ldr	r5, [r4, #4]
 8007834:	60a5      	str	r5, [r4, #8]
 8007836:	2d00      	cmp	r5, #0
 8007838:	bfa2      	ittt	ge
 800783a:	6821      	ldrge	r1, [r4, #0]
 800783c:	f021 0104 	bicge.w	r1, r1, #4
 8007840:	6021      	strge	r1, [r4, #0]
 8007842:	b90e      	cbnz	r6, 8007848 <_printf_i+0x118>
 8007844:	2d00      	cmp	r5, #0
 8007846:	d04d      	beq.n	80078e4 <_printf_i+0x1b4>
 8007848:	4615      	mov	r5, r2
 800784a:	fbb6 f1f3 	udiv	r1, r6, r3
 800784e:	fb03 6711 	mls	r7, r3, r1, r6
 8007852:	5dc7      	ldrb	r7, [r0, r7]
 8007854:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007858:	4637      	mov	r7, r6
 800785a:	42bb      	cmp	r3, r7
 800785c:	460e      	mov	r6, r1
 800785e:	d9f4      	bls.n	800784a <_printf_i+0x11a>
 8007860:	2b08      	cmp	r3, #8
 8007862:	d10b      	bne.n	800787c <_printf_i+0x14c>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	07de      	lsls	r6, r3, #31
 8007868:	d508      	bpl.n	800787c <_printf_i+0x14c>
 800786a:	6923      	ldr	r3, [r4, #16]
 800786c:	6861      	ldr	r1, [r4, #4]
 800786e:	4299      	cmp	r1, r3
 8007870:	bfde      	ittt	le
 8007872:	2330      	movle	r3, #48	; 0x30
 8007874:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007878:	f105 35ff 	addle.w	r5, r5, #4294967295
 800787c:	1b52      	subs	r2, r2, r5
 800787e:	6122      	str	r2, [r4, #16]
 8007880:	f8cd a000 	str.w	sl, [sp]
 8007884:	464b      	mov	r3, r9
 8007886:	aa03      	add	r2, sp, #12
 8007888:	4621      	mov	r1, r4
 800788a:	4640      	mov	r0, r8
 800788c:	f7ff fee2 	bl	8007654 <_printf_common>
 8007890:	3001      	adds	r0, #1
 8007892:	d14c      	bne.n	800792e <_printf_i+0x1fe>
 8007894:	f04f 30ff 	mov.w	r0, #4294967295
 8007898:	b004      	add	sp, #16
 800789a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800789e:	4835      	ldr	r0, [pc, #212]	; (8007974 <_printf_i+0x244>)
 80078a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80078a4:	6829      	ldr	r1, [r5, #0]
 80078a6:	6823      	ldr	r3, [r4, #0]
 80078a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80078ac:	6029      	str	r1, [r5, #0]
 80078ae:	061d      	lsls	r5, r3, #24
 80078b0:	d514      	bpl.n	80078dc <_printf_i+0x1ac>
 80078b2:	07df      	lsls	r7, r3, #31
 80078b4:	bf44      	itt	mi
 80078b6:	f043 0320 	orrmi.w	r3, r3, #32
 80078ba:	6023      	strmi	r3, [r4, #0]
 80078bc:	b91e      	cbnz	r6, 80078c6 <_printf_i+0x196>
 80078be:	6823      	ldr	r3, [r4, #0]
 80078c0:	f023 0320 	bic.w	r3, r3, #32
 80078c4:	6023      	str	r3, [r4, #0]
 80078c6:	2310      	movs	r3, #16
 80078c8:	e7b0      	b.n	800782c <_printf_i+0xfc>
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	f043 0320 	orr.w	r3, r3, #32
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	2378      	movs	r3, #120	; 0x78
 80078d4:	4828      	ldr	r0, [pc, #160]	; (8007978 <_printf_i+0x248>)
 80078d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80078da:	e7e3      	b.n	80078a4 <_printf_i+0x174>
 80078dc:	0659      	lsls	r1, r3, #25
 80078de:	bf48      	it	mi
 80078e0:	b2b6      	uxthmi	r6, r6
 80078e2:	e7e6      	b.n	80078b2 <_printf_i+0x182>
 80078e4:	4615      	mov	r5, r2
 80078e6:	e7bb      	b.n	8007860 <_printf_i+0x130>
 80078e8:	682b      	ldr	r3, [r5, #0]
 80078ea:	6826      	ldr	r6, [r4, #0]
 80078ec:	6961      	ldr	r1, [r4, #20]
 80078ee:	1d18      	adds	r0, r3, #4
 80078f0:	6028      	str	r0, [r5, #0]
 80078f2:	0635      	lsls	r5, r6, #24
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	d501      	bpl.n	80078fc <_printf_i+0x1cc>
 80078f8:	6019      	str	r1, [r3, #0]
 80078fa:	e002      	b.n	8007902 <_printf_i+0x1d2>
 80078fc:	0670      	lsls	r0, r6, #25
 80078fe:	d5fb      	bpl.n	80078f8 <_printf_i+0x1c8>
 8007900:	8019      	strh	r1, [r3, #0]
 8007902:	2300      	movs	r3, #0
 8007904:	6123      	str	r3, [r4, #16]
 8007906:	4615      	mov	r5, r2
 8007908:	e7ba      	b.n	8007880 <_printf_i+0x150>
 800790a:	682b      	ldr	r3, [r5, #0]
 800790c:	1d1a      	adds	r2, r3, #4
 800790e:	602a      	str	r2, [r5, #0]
 8007910:	681d      	ldr	r5, [r3, #0]
 8007912:	6862      	ldr	r2, [r4, #4]
 8007914:	2100      	movs	r1, #0
 8007916:	4628      	mov	r0, r5
 8007918:	f7f8 fc9a 	bl	8000250 <memchr>
 800791c:	b108      	cbz	r0, 8007922 <_printf_i+0x1f2>
 800791e:	1b40      	subs	r0, r0, r5
 8007920:	6060      	str	r0, [r4, #4]
 8007922:	6863      	ldr	r3, [r4, #4]
 8007924:	6123      	str	r3, [r4, #16]
 8007926:	2300      	movs	r3, #0
 8007928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800792c:	e7a8      	b.n	8007880 <_printf_i+0x150>
 800792e:	6923      	ldr	r3, [r4, #16]
 8007930:	462a      	mov	r2, r5
 8007932:	4649      	mov	r1, r9
 8007934:	4640      	mov	r0, r8
 8007936:	47d0      	blx	sl
 8007938:	3001      	adds	r0, #1
 800793a:	d0ab      	beq.n	8007894 <_printf_i+0x164>
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	079b      	lsls	r3, r3, #30
 8007940:	d413      	bmi.n	800796a <_printf_i+0x23a>
 8007942:	68e0      	ldr	r0, [r4, #12]
 8007944:	9b03      	ldr	r3, [sp, #12]
 8007946:	4298      	cmp	r0, r3
 8007948:	bfb8      	it	lt
 800794a:	4618      	movlt	r0, r3
 800794c:	e7a4      	b.n	8007898 <_printf_i+0x168>
 800794e:	2301      	movs	r3, #1
 8007950:	4632      	mov	r2, r6
 8007952:	4649      	mov	r1, r9
 8007954:	4640      	mov	r0, r8
 8007956:	47d0      	blx	sl
 8007958:	3001      	adds	r0, #1
 800795a:	d09b      	beq.n	8007894 <_printf_i+0x164>
 800795c:	3501      	adds	r5, #1
 800795e:	68e3      	ldr	r3, [r4, #12]
 8007960:	9903      	ldr	r1, [sp, #12]
 8007962:	1a5b      	subs	r3, r3, r1
 8007964:	42ab      	cmp	r3, r5
 8007966:	dcf2      	bgt.n	800794e <_printf_i+0x21e>
 8007968:	e7eb      	b.n	8007942 <_printf_i+0x212>
 800796a:	2500      	movs	r5, #0
 800796c:	f104 0619 	add.w	r6, r4, #25
 8007970:	e7f5      	b.n	800795e <_printf_i+0x22e>
 8007972:	bf00      	nop
 8007974:	0800b84e 	.word	0x0800b84e
 8007978:	0800b85f 	.word	0x0800b85f

0800797c <_scanf_float>:
 800797c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007980:	b087      	sub	sp, #28
 8007982:	4617      	mov	r7, r2
 8007984:	9303      	str	r3, [sp, #12]
 8007986:	688b      	ldr	r3, [r1, #8]
 8007988:	1e5a      	subs	r2, r3, #1
 800798a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800798e:	bf83      	ittte	hi
 8007990:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007994:	195b      	addhi	r3, r3, r5
 8007996:	9302      	strhi	r3, [sp, #8]
 8007998:	2300      	movls	r3, #0
 800799a:	bf86      	itte	hi
 800799c:	f240 135d 	movwhi	r3, #349	; 0x15d
 80079a0:	608b      	strhi	r3, [r1, #8]
 80079a2:	9302      	strls	r3, [sp, #8]
 80079a4:	680b      	ldr	r3, [r1, #0]
 80079a6:	468b      	mov	fp, r1
 80079a8:	2500      	movs	r5, #0
 80079aa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80079ae:	f84b 3b1c 	str.w	r3, [fp], #28
 80079b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80079b6:	4680      	mov	r8, r0
 80079b8:	460c      	mov	r4, r1
 80079ba:	465e      	mov	r6, fp
 80079bc:	46aa      	mov	sl, r5
 80079be:	46a9      	mov	r9, r5
 80079c0:	9501      	str	r5, [sp, #4]
 80079c2:	68a2      	ldr	r2, [r4, #8]
 80079c4:	b152      	cbz	r2, 80079dc <_scanf_float+0x60>
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	2b4e      	cmp	r3, #78	; 0x4e
 80079cc:	d864      	bhi.n	8007a98 <_scanf_float+0x11c>
 80079ce:	2b40      	cmp	r3, #64	; 0x40
 80079d0:	d83c      	bhi.n	8007a4c <_scanf_float+0xd0>
 80079d2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80079d6:	b2c8      	uxtb	r0, r1
 80079d8:	280e      	cmp	r0, #14
 80079da:	d93a      	bls.n	8007a52 <_scanf_float+0xd6>
 80079dc:	f1b9 0f00 	cmp.w	r9, #0
 80079e0:	d003      	beq.n	80079ea <_scanf_float+0x6e>
 80079e2:	6823      	ldr	r3, [r4, #0]
 80079e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079e8:	6023      	str	r3, [r4, #0]
 80079ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079ee:	f1ba 0f01 	cmp.w	sl, #1
 80079f2:	f200 8113 	bhi.w	8007c1c <_scanf_float+0x2a0>
 80079f6:	455e      	cmp	r6, fp
 80079f8:	f200 8105 	bhi.w	8007c06 <_scanf_float+0x28a>
 80079fc:	2501      	movs	r5, #1
 80079fe:	4628      	mov	r0, r5
 8007a00:	b007      	add	sp, #28
 8007a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a06:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007a0a:	2a0d      	cmp	r2, #13
 8007a0c:	d8e6      	bhi.n	80079dc <_scanf_float+0x60>
 8007a0e:	a101      	add	r1, pc, #4	; (adr r1, 8007a14 <_scanf_float+0x98>)
 8007a10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007a14:	08007b53 	.word	0x08007b53
 8007a18:	080079dd 	.word	0x080079dd
 8007a1c:	080079dd 	.word	0x080079dd
 8007a20:	080079dd 	.word	0x080079dd
 8007a24:	08007bb3 	.word	0x08007bb3
 8007a28:	08007b8b 	.word	0x08007b8b
 8007a2c:	080079dd 	.word	0x080079dd
 8007a30:	080079dd 	.word	0x080079dd
 8007a34:	08007b61 	.word	0x08007b61
 8007a38:	080079dd 	.word	0x080079dd
 8007a3c:	080079dd 	.word	0x080079dd
 8007a40:	080079dd 	.word	0x080079dd
 8007a44:	080079dd 	.word	0x080079dd
 8007a48:	08007b19 	.word	0x08007b19
 8007a4c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007a50:	e7db      	b.n	8007a0a <_scanf_float+0x8e>
 8007a52:	290e      	cmp	r1, #14
 8007a54:	d8c2      	bhi.n	80079dc <_scanf_float+0x60>
 8007a56:	a001      	add	r0, pc, #4	; (adr r0, 8007a5c <_scanf_float+0xe0>)
 8007a58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007a5c:	08007b0b 	.word	0x08007b0b
 8007a60:	080079dd 	.word	0x080079dd
 8007a64:	08007b0b 	.word	0x08007b0b
 8007a68:	08007b9f 	.word	0x08007b9f
 8007a6c:	080079dd 	.word	0x080079dd
 8007a70:	08007ab9 	.word	0x08007ab9
 8007a74:	08007af5 	.word	0x08007af5
 8007a78:	08007af5 	.word	0x08007af5
 8007a7c:	08007af5 	.word	0x08007af5
 8007a80:	08007af5 	.word	0x08007af5
 8007a84:	08007af5 	.word	0x08007af5
 8007a88:	08007af5 	.word	0x08007af5
 8007a8c:	08007af5 	.word	0x08007af5
 8007a90:	08007af5 	.word	0x08007af5
 8007a94:	08007af5 	.word	0x08007af5
 8007a98:	2b6e      	cmp	r3, #110	; 0x6e
 8007a9a:	d809      	bhi.n	8007ab0 <_scanf_float+0x134>
 8007a9c:	2b60      	cmp	r3, #96	; 0x60
 8007a9e:	d8b2      	bhi.n	8007a06 <_scanf_float+0x8a>
 8007aa0:	2b54      	cmp	r3, #84	; 0x54
 8007aa2:	d077      	beq.n	8007b94 <_scanf_float+0x218>
 8007aa4:	2b59      	cmp	r3, #89	; 0x59
 8007aa6:	d199      	bne.n	80079dc <_scanf_float+0x60>
 8007aa8:	2d07      	cmp	r5, #7
 8007aaa:	d197      	bne.n	80079dc <_scanf_float+0x60>
 8007aac:	2508      	movs	r5, #8
 8007aae:	e029      	b.n	8007b04 <_scanf_float+0x188>
 8007ab0:	2b74      	cmp	r3, #116	; 0x74
 8007ab2:	d06f      	beq.n	8007b94 <_scanf_float+0x218>
 8007ab4:	2b79      	cmp	r3, #121	; 0x79
 8007ab6:	e7f6      	b.n	8007aa6 <_scanf_float+0x12a>
 8007ab8:	6821      	ldr	r1, [r4, #0]
 8007aba:	05c8      	lsls	r0, r1, #23
 8007abc:	d51a      	bpl.n	8007af4 <_scanf_float+0x178>
 8007abe:	9b02      	ldr	r3, [sp, #8]
 8007ac0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007ac4:	6021      	str	r1, [r4, #0]
 8007ac6:	f109 0901 	add.w	r9, r9, #1
 8007aca:	b11b      	cbz	r3, 8007ad4 <_scanf_float+0x158>
 8007acc:	3b01      	subs	r3, #1
 8007ace:	3201      	adds	r2, #1
 8007ad0:	9302      	str	r3, [sp, #8]
 8007ad2:	60a2      	str	r2, [r4, #8]
 8007ad4:	68a3      	ldr	r3, [r4, #8]
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	60a3      	str	r3, [r4, #8]
 8007ada:	6923      	ldr	r3, [r4, #16]
 8007adc:	3301      	adds	r3, #1
 8007ade:	6123      	str	r3, [r4, #16]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	607b      	str	r3, [r7, #4]
 8007ae8:	f340 8084 	ble.w	8007bf4 <_scanf_float+0x278>
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	3301      	adds	r3, #1
 8007af0:	603b      	str	r3, [r7, #0]
 8007af2:	e766      	b.n	80079c2 <_scanf_float+0x46>
 8007af4:	eb1a 0f05 	cmn.w	sl, r5
 8007af8:	f47f af70 	bne.w	80079dc <_scanf_float+0x60>
 8007afc:	6822      	ldr	r2, [r4, #0]
 8007afe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007b02:	6022      	str	r2, [r4, #0]
 8007b04:	f806 3b01 	strb.w	r3, [r6], #1
 8007b08:	e7e4      	b.n	8007ad4 <_scanf_float+0x158>
 8007b0a:	6822      	ldr	r2, [r4, #0]
 8007b0c:	0610      	lsls	r0, r2, #24
 8007b0e:	f57f af65 	bpl.w	80079dc <_scanf_float+0x60>
 8007b12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b16:	e7f4      	b.n	8007b02 <_scanf_float+0x186>
 8007b18:	f1ba 0f00 	cmp.w	sl, #0
 8007b1c:	d10e      	bne.n	8007b3c <_scanf_float+0x1c0>
 8007b1e:	f1b9 0f00 	cmp.w	r9, #0
 8007b22:	d10e      	bne.n	8007b42 <_scanf_float+0x1c6>
 8007b24:	6822      	ldr	r2, [r4, #0]
 8007b26:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007b2a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007b2e:	d108      	bne.n	8007b42 <_scanf_float+0x1c6>
 8007b30:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b34:	6022      	str	r2, [r4, #0]
 8007b36:	f04f 0a01 	mov.w	sl, #1
 8007b3a:	e7e3      	b.n	8007b04 <_scanf_float+0x188>
 8007b3c:	f1ba 0f02 	cmp.w	sl, #2
 8007b40:	d055      	beq.n	8007bee <_scanf_float+0x272>
 8007b42:	2d01      	cmp	r5, #1
 8007b44:	d002      	beq.n	8007b4c <_scanf_float+0x1d0>
 8007b46:	2d04      	cmp	r5, #4
 8007b48:	f47f af48 	bne.w	80079dc <_scanf_float+0x60>
 8007b4c:	3501      	adds	r5, #1
 8007b4e:	b2ed      	uxtb	r5, r5
 8007b50:	e7d8      	b.n	8007b04 <_scanf_float+0x188>
 8007b52:	f1ba 0f01 	cmp.w	sl, #1
 8007b56:	f47f af41 	bne.w	80079dc <_scanf_float+0x60>
 8007b5a:	f04f 0a02 	mov.w	sl, #2
 8007b5e:	e7d1      	b.n	8007b04 <_scanf_float+0x188>
 8007b60:	b97d      	cbnz	r5, 8007b82 <_scanf_float+0x206>
 8007b62:	f1b9 0f00 	cmp.w	r9, #0
 8007b66:	f47f af3c 	bne.w	80079e2 <_scanf_float+0x66>
 8007b6a:	6822      	ldr	r2, [r4, #0]
 8007b6c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007b70:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007b74:	f47f af39 	bne.w	80079ea <_scanf_float+0x6e>
 8007b78:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b7c:	6022      	str	r2, [r4, #0]
 8007b7e:	2501      	movs	r5, #1
 8007b80:	e7c0      	b.n	8007b04 <_scanf_float+0x188>
 8007b82:	2d03      	cmp	r5, #3
 8007b84:	d0e2      	beq.n	8007b4c <_scanf_float+0x1d0>
 8007b86:	2d05      	cmp	r5, #5
 8007b88:	e7de      	b.n	8007b48 <_scanf_float+0x1cc>
 8007b8a:	2d02      	cmp	r5, #2
 8007b8c:	f47f af26 	bne.w	80079dc <_scanf_float+0x60>
 8007b90:	2503      	movs	r5, #3
 8007b92:	e7b7      	b.n	8007b04 <_scanf_float+0x188>
 8007b94:	2d06      	cmp	r5, #6
 8007b96:	f47f af21 	bne.w	80079dc <_scanf_float+0x60>
 8007b9a:	2507      	movs	r5, #7
 8007b9c:	e7b2      	b.n	8007b04 <_scanf_float+0x188>
 8007b9e:	6822      	ldr	r2, [r4, #0]
 8007ba0:	0591      	lsls	r1, r2, #22
 8007ba2:	f57f af1b 	bpl.w	80079dc <_scanf_float+0x60>
 8007ba6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007baa:	6022      	str	r2, [r4, #0]
 8007bac:	f8cd 9004 	str.w	r9, [sp, #4]
 8007bb0:	e7a8      	b.n	8007b04 <_scanf_float+0x188>
 8007bb2:	6822      	ldr	r2, [r4, #0]
 8007bb4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007bb8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007bbc:	d006      	beq.n	8007bcc <_scanf_float+0x250>
 8007bbe:	0550      	lsls	r0, r2, #21
 8007bc0:	f57f af0c 	bpl.w	80079dc <_scanf_float+0x60>
 8007bc4:	f1b9 0f00 	cmp.w	r9, #0
 8007bc8:	f43f af0f 	beq.w	80079ea <_scanf_float+0x6e>
 8007bcc:	0591      	lsls	r1, r2, #22
 8007bce:	bf58      	it	pl
 8007bd0:	9901      	ldrpl	r1, [sp, #4]
 8007bd2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007bd6:	bf58      	it	pl
 8007bd8:	eba9 0101 	subpl.w	r1, r9, r1
 8007bdc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007be0:	bf58      	it	pl
 8007be2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007be6:	6022      	str	r2, [r4, #0]
 8007be8:	f04f 0900 	mov.w	r9, #0
 8007bec:	e78a      	b.n	8007b04 <_scanf_float+0x188>
 8007bee:	f04f 0a03 	mov.w	sl, #3
 8007bf2:	e787      	b.n	8007b04 <_scanf_float+0x188>
 8007bf4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007bf8:	4639      	mov	r1, r7
 8007bfa:	4640      	mov	r0, r8
 8007bfc:	4798      	blx	r3
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	f43f aedf 	beq.w	80079c2 <_scanf_float+0x46>
 8007c04:	e6ea      	b.n	80079dc <_scanf_float+0x60>
 8007c06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c0e:	463a      	mov	r2, r7
 8007c10:	4640      	mov	r0, r8
 8007c12:	4798      	blx	r3
 8007c14:	6923      	ldr	r3, [r4, #16]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	6123      	str	r3, [r4, #16]
 8007c1a:	e6ec      	b.n	80079f6 <_scanf_float+0x7a>
 8007c1c:	1e6b      	subs	r3, r5, #1
 8007c1e:	2b06      	cmp	r3, #6
 8007c20:	d825      	bhi.n	8007c6e <_scanf_float+0x2f2>
 8007c22:	2d02      	cmp	r5, #2
 8007c24:	d836      	bhi.n	8007c94 <_scanf_float+0x318>
 8007c26:	455e      	cmp	r6, fp
 8007c28:	f67f aee8 	bls.w	80079fc <_scanf_float+0x80>
 8007c2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c30:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c34:	463a      	mov	r2, r7
 8007c36:	4640      	mov	r0, r8
 8007c38:	4798      	blx	r3
 8007c3a:	6923      	ldr	r3, [r4, #16]
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	6123      	str	r3, [r4, #16]
 8007c40:	e7f1      	b.n	8007c26 <_scanf_float+0x2aa>
 8007c42:	9802      	ldr	r0, [sp, #8]
 8007c44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c48:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007c4c:	9002      	str	r0, [sp, #8]
 8007c4e:	463a      	mov	r2, r7
 8007c50:	4640      	mov	r0, r8
 8007c52:	4798      	blx	r3
 8007c54:	6923      	ldr	r3, [r4, #16]
 8007c56:	3b01      	subs	r3, #1
 8007c58:	6123      	str	r3, [r4, #16]
 8007c5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c5e:	fa5f fa8a 	uxtb.w	sl, sl
 8007c62:	f1ba 0f02 	cmp.w	sl, #2
 8007c66:	d1ec      	bne.n	8007c42 <_scanf_float+0x2c6>
 8007c68:	3d03      	subs	r5, #3
 8007c6a:	b2ed      	uxtb	r5, r5
 8007c6c:	1b76      	subs	r6, r6, r5
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	05da      	lsls	r2, r3, #23
 8007c72:	d52f      	bpl.n	8007cd4 <_scanf_float+0x358>
 8007c74:	055b      	lsls	r3, r3, #21
 8007c76:	d510      	bpl.n	8007c9a <_scanf_float+0x31e>
 8007c78:	455e      	cmp	r6, fp
 8007c7a:	f67f aebf 	bls.w	80079fc <_scanf_float+0x80>
 8007c7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c86:	463a      	mov	r2, r7
 8007c88:	4640      	mov	r0, r8
 8007c8a:	4798      	blx	r3
 8007c8c:	6923      	ldr	r3, [r4, #16]
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	6123      	str	r3, [r4, #16]
 8007c92:	e7f1      	b.n	8007c78 <_scanf_float+0x2fc>
 8007c94:	46aa      	mov	sl, r5
 8007c96:	9602      	str	r6, [sp, #8]
 8007c98:	e7df      	b.n	8007c5a <_scanf_float+0x2de>
 8007c9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007c9e:	6923      	ldr	r3, [r4, #16]
 8007ca0:	2965      	cmp	r1, #101	; 0x65
 8007ca2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ca6:	f106 35ff 	add.w	r5, r6, #4294967295
 8007caa:	6123      	str	r3, [r4, #16]
 8007cac:	d00c      	beq.n	8007cc8 <_scanf_float+0x34c>
 8007cae:	2945      	cmp	r1, #69	; 0x45
 8007cb0:	d00a      	beq.n	8007cc8 <_scanf_float+0x34c>
 8007cb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007cb6:	463a      	mov	r2, r7
 8007cb8:	4640      	mov	r0, r8
 8007cba:	4798      	blx	r3
 8007cbc:	6923      	ldr	r3, [r4, #16]
 8007cbe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	1eb5      	subs	r5, r6, #2
 8007cc6:	6123      	str	r3, [r4, #16]
 8007cc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ccc:	463a      	mov	r2, r7
 8007cce:	4640      	mov	r0, r8
 8007cd0:	4798      	blx	r3
 8007cd2:	462e      	mov	r6, r5
 8007cd4:	6825      	ldr	r5, [r4, #0]
 8007cd6:	f015 0510 	ands.w	r5, r5, #16
 8007cda:	d14e      	bne.n	8007d7a <_scanf_float+0x3fe>
 8007cdc:	7035      	strb	r5, [r6, #0]
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ce8:	d119      	bne.n	8007d1e <_scanf_float+0x3a2>
 8007cea:	9b01      	ldr	r3, [sp, #4]
 8007cec:	454b      	cmp	r3, r9
 8007cee:	eba3 0209 	sub.w	r2, r3, r9
 8007cf2:	d121      	bne.n	8007d38 <_scanf_float+0x3bc>
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	4659      	mov	r1, fp
 8007cf8:	4640      	mov	r0, r8
 8007cfa:	f000 fe4b 	bl	8008994 <_strtod_r>
 8007cfe:	6822      	ldr	r2, [r4, #0]
 8007d00:	9b03      	ldr	r3, [sp, #12]
 8007d02:	f012 0f02 	tst.w	r2, #2
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	d021      	beq.n	8007d4e <_scanf_float+0x3d2>
 8007d0a:	9903      	ldr	r1, [sp, #12]
 8007d0c:	1d1a      	adds	r2, r3, #4
 8007d0e:	600a      	str	r2, [r1, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	ed83 0b00 	vstr	d0, [r3]
 8007d16:	68e3      	ldr	r3, [r4, #12]
 8007d18:	3301      	adds	r3, #1
 8007d1a:	60e3      	str	r3, [r4, #12]
 8007d1c:	e66f      	b.n	80079fe <_scanf_float+0x82>
 8007d1e:	9b04      	ldr	r3, [sp, #16]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d0e7      	beq.n	8007cf4 <_scanf_float+0x378>
 8007d24:	9905      	ldr	r1, [sp, #20]
 8007d26:	230a      	movs	r3, #10
 8007d28:	462a      	mov	r2, r5
 8007d2a:	3101      	adds	r1, #1
 8007d2c:	4640      	mov	r0, r8
 8007d2e:	f000 feb9 	bl	8008aa4 <_strtol_r>
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	9e05      	ldr	r6, [sp, #20]
 8007d36:	1ac2      	subs	r2, r0, r3
 8007d38:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007d3c:	429e      	cmp	r6, r3
 8007d3e:	bf28      	it	cs
 8007d40:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007d44:	490e      	ldr	r1, [pc, #56]	; (8007d80 <_scanf_float+0x404>)
 8007d46:	4630      	mov	r0, r6
 8007d48:	f000 f834 	bl	8007db4 <siprintf>
 8007d4c:	e7d2      	b.n	8007cf4 <_scanf_float+0x378>
 8007d4e:	9903      	ldr	r1, [sp, #12]
 8007d50:	f012 0f04 	tst.w	r2, #4
 8007d54:	f103 0204 	add.w	r2, r3, #4
 8007d58:	600a      	str	r2, [r1, #0]
 8007d5a:	d1d9      	bne.n	8007d10 <_scanf_float+0x394>
 8007d5c:	eeb4 0b40 	vcmp.f64	d0, d0
 8007d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d64:	681e      	ldr	r6, [r3, #0]
 8007d66:	d705      	bvc.n	8007d74 <_scanf_float+0x3f8>
 8007d68:	4806      	ldr	r0, [pc, #24]	; (8007d84 <_scanf_float+0x408>)
 8007d6a:	f000 f81d 	bl	8007da8 <nanf>
 8007d6e:	ed86 0a00 	vstr	s0, [r6]
 8007d72:	e7d0      	b.n	8007d16 <_scanf_float+0x39a>
 8007d74:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007d78:	e7f9      	b.n	8007d6e <_scanf_float+0x3f2>
 8007d7a:	2500      	movs	r5, #0
 8007d7c:	e63f      	b.n	80079fe <_scanf_float+0x82>
 8007d7e:	bf00      	nop
 8007d80:	0800b870 	.word	0x0800b870
 8007d84:	0800bc78 	.word	0x0800bc78

08007d88 <_sbrk_r>:
 8007d88:	b538      	push	{r3, r4, r5, lr}
 8007d8a:	4d06      	ldr	r5, [pc, #24]	; (8007da4 <_sbrk_r+0x1c>)
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	4604      	mov	r4, r0
 8007d90:	4608      	mov	r0, r1
 8007d92:	602b      	str	r3, [r5, #0]
 8007d94:	f7f9 fae2 	bl	800135c <_sbrk>
 8007d98:	1c43      	adds	r3, r0, #1
 8007d9a:	d102      	bne.n	8007da2 <_sbrk_r+0x1a>
 8007d9c:	682b      	ldr	r3, [r5, #0]
 8007d9e:	b103      	cbz	r3, 8007da2 <_sbrk_r+0x1a>
 8007da0:	6023      	str	r3, [r4, #0]
 8007da2:	bd38      	pop	{r3, r4, r5, pc}
 8007da4:	20000464 	.word	0x20000464

08007da8 <nanf>:
 8007da8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007db0 <nanf+0x8>
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	7fc00000 	.word	0x7fc00000

08007db4 <siprintf>:
 8007db4:	b40e      	push	{r1, r2, r3}
 8007db6:	b500      	push	{lr}
 8007db8:	b09c      	sub	sp, #112	; 0x70
 8007dba:	ab1d      	add	r3, sp, #116	; 0x74
 8007dbc:	9002      	str	r0, [sp, #8]
 8007dbe:	9006      	str	r0, [sp, #24]
 8007dc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007dc4:	4809      	ldr	r0, [pc, #36]	; (8007dec <siprintf+0x38>)
 8007dc6:	9107      	str	r1, [sp, #28]
 8007dc8:	9104      	str	r1, [sp, #16]
 8007dca:	4909      	ldr	r1, [pc, #36]	; (8007df0 <siprintf+0x3c>)
 8007dcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dd0:	9105      	str	r1, [sp, #20]
 8007dd2:	6800      	ldr	r0, [r0, #0]
 8007dd4:	9301      	str	r3, [sp, #4]
 8007dd6:	a902      	add	r1, sp, #8
 8007dd8:	f002 fd22 	bl	800a820 <_svfiprintf_r>
 8007ddc:	9b02      	ldr	r3, [sp, #8]
 8007dde:	2200      	movs	r2, #0
 8007de0:	701a      	strb	r2, [r3, #0]
 8007de2:	b01c      	add	sp, #112	; 0x70
 8007de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007de8:	b003      	add	sp, #12
 8007dea:	4770      	bx	lr
 8007dec:	2000001c 	.word	0x2000001c
 8007df0:	ffff0208 	.word	0xffff0208

08007df4 <sulp>:
 8007df4:	b570      	push	{r4, r5, r6, lr}
 8007df6:	4604      	mov	r4, r0
 8007df8:	460d      	mov	r5, r1
 8007dfa:	4616      	mov	r6, r2
 8007dfc:	ec45 4b10 	vmov	d0, r4, r5
 8007e00:	f002 fb50 	bl	800a4a4 <__ulp>
 8007e04:	b17e      	cbz	r6, 8007e26 <sulp+0x32>
 8007e06:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007e0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	dd09      	ble.n	8007e26 <sulp+0x32>
 8007e12:	051b      	lsls	r3, r3, #20
 8007e14:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007e18:	2000      	movs	r0, #0
 8007e1a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8007e1e:	ec41 0b17 	vmov	d7, r0, r1
 8007e22:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007e26:	bd70      	pop	{r4, r5, r6, pc}

08007e28 <_strtod_l>:
 8007e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e2c:	ed2d 8b0e 	vpush	{d8-d14}
 8007e30:	b097      	sub	sp, #92	; 0x5c
 8007e32:	461f      	mov	r7, r3
 8007e34:	2300      	movs	r3, #0
 8007e36:	9312      	str	r3, [sp, #72]	; 0x48
 8007e38:	4ba1      	ldr	r3, [pc, #644]	; (80080c0 <_strtod_l+0x298>)
 8007e3a:	920d      	str	r2, [sp, #52]	; 0x34
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	9307      	str	r3, [sp, #28]
 8007e40:	4604      	mov	r4, r0
 8007e42:	4618      	mov	r0, r3
 8007e44:	468b      	mov	fp, r1
 8007e46:	f7f8 f9fb 	bl	8000240 <strlen>
 8007e4a:	f04f 0800 	mov.w	r8, #0
 8007e4e:	4605      	mov	r5, r0
 8007e50:	f04f 0900 	mov.w	r9, #0
 8007e54:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8007e58:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007e5a:	7813      	ldrb	r3, [r2, #0]
 8007e5c:	2b2b      	cmp	r3, #43	; 0x2b
 8007e5e:	d04d      	beq.n	8007efc <_strtod_l+0xd4>
 8007e60:	d83a      	bhi.n	8007ed8 <_strtod_l+0xb0>
 8007e62:	2b0d      	cmp	r3, #13
 8007e64:	d833      	bhi.n	8007ece <_strtod_l+0xa6>
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d833      	bhi.n	8007ed2 <_strtod_l+0xaa>
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d03d      	beq.n	8007eea <_strtod_l+0xc2>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	9308      	str	r3, [sp, #32]
 8007e72:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8007e74:	7833      	ldrb	r3, [r6, #0]
 8007e76:	2b30      	cmp	r3, #48	; 0x30
 8007e78:	f040 80b0 	bne.w	8007fdc <_strtod_l+0x1b4>
 8007e7c:	7873      	ldrb	r3, [r6, #1]
 8007e7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007e82:	2b58      	cmp	r3, #88	; 0x58
 8007e84:	d167      	bne.n	8007f56 <_strtod_l+0x12e>
 8007e86:	9b08      	ldr	r3, [sp, #32]
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	ab12      	add	r3, sp, #72	; 0x48
 8007e8c:	9702      	str	r7, [sp, #8]
 8007e8e:	9300      	str	r3, [sp, #0]
 8007e90:	4a8c      	ldr	r2, [pc, #560]	; (80080c4 <_strtod_l+0x29c>)
 8007e92:	ab13      	add	r3, sp, #76	; 0x4c
 8007e94:	a911      	add	r1, sp, #68	; 0x44
 8007e96:	4620      	mov	r0, r4
 8007e98:	f001 fc68 	bl	800976c <__gethex>
 8007e9c:	f010 0507 	ands.w	r5, r0, #7
 8007ea0:	4607      	mov	r7, r0
 8007ea2:	d005      	beq.n	8007eb0 <_strtod_l+0x88>
 8007ea4:	2d06      	cmp	r5, #6
 8007ea6:	d12b      	bne.n	8007f00 <_strtod_l+0xd8>
 8007ea8:	3601      	adds	r6, #1
 8007eaa:	2300      	movs	r3, #0
 8007eac:	9611      	str	r6, [sp, #68]	; 0x44
 8007eae:	9308      	str	r3, [sp, #32]
 8007eb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	f040 854e 	bne.w	8008954 <_strtod_l+0xb2c>
 8007eb8:	9b08      	ldr	r3, [sp, #32]
 8007eba:	b1e3      	cbz	r3, 8007ef6 <_strtod_l+0xce>
 8007ebc:	ec49 8b17 	vmov	d7, r8, r9
 8007ec0:	eeb1 0b47 	vneg.f64	d0, d7
 8007ec4:	b017      	add	sp, #92	; 0x5c
 8007ec6:	ecbd 8b0e 	vpop	{d8-d14}
 8007eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ece:	2b20      	cmp	r3, #32
 8007ed0:	d1cd      	bne.n	8007e6e <_strtod_l+0x46>
 8007ed2:	3201      	adds	r2, #1
 8007ed4:	9211      	str	r2, [sp, #68]	; 0x44
 8007ed6:	e7bf      	b.n	8007e58 <_strtod_l+0x30>
 8007ed8:	2b2d      	cmp	r3, #45	; 0x2d
 8007eda:	d1c8      	bne.n	8007e6e <_strtod_l+0x46>
 8007edc:	2301      	movs	r3, #1
 8007ede:	9308      	str	r3, [sp, #32]
 8007ee0:	1c53      	adds	r3, r2, #1
 8007ee2:	9311      	str	r3, [sp, #68]	; 0x44
 8007ee4:	7853      	ldrb	r3, [r2, #1]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d1c3      	bne.n	8007e72 <_strtod_l+0x4a>
 8007eea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eec:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f040 852d 	bne.w	8008950 <_strtod_l+0xb28>
 8007ef6:	ec49 8b10 	vmov	d0, r8, r9
 8007efa:	e7e3      	b.n	8007ec4 <_strtod_l+0x9c>
 8007efc:	2300      	movs	r3, #0
 8007efe:	e7ee      	b.n	8007ede <_strtod_l+0xb6>
 8007f00:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f02:	b13a      	cbz	r2, 8007f14 <_strtod_l+0xec>
 8007f04:	2135      	movs	r1, #53	; 0x35
 8007f06:	a814      	add	r0, sp, #80	; 0x50
 8007f08:	f002 fbd4 	bl	800a6b4 <__copybits>
 8007f0c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007f0e:	4620      	mov	r0, r4
 8007f10:	f001 ff96 	bl	8009e40 <_Bfree>
 8007f14:	3d01      	subs	r5, #1
 8007f16:	2d04      	cmp	r5, #4
 8007f18:	d806      	bhi.n	8007f28 <_strtod_l+0x100>
 8007f1a:	e8df f005 	tbb	[pc, r5]
 8007f1e:	030a      	.short	0x030a
 8007f20:	1714      	.short	0x1714
 8007f22:	0a          	.byte	0x0a
 8007f23:	00          	.byte	0x00
 8007f24:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8007f28:	073f      	lsls	r7, r7, #28
 8007f2a:	d5c1      	bpl.n	8007eb0 <_strtod_l+0x88>
 8007f2c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007f30:	e7be      	b.n	8007eb0 <_strtod_l+0x88>
 8007f32:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8007f36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f38:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007f3c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007f40:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007f44:	e7f0      	b.n	8007f28 <_strtod_l+0x100>
 8007f46:	f8df 9180 	ldr.w	r9, [pc, #384]	; 80080c8 <_strtod_l+0x2a0>
 8007f4a:	e7ed      	b.n	8007f28 <_strtod_l+0x100>
 8007f4c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007f50:	f04f 38ff 	mov.w	r8, #4294967295
 8007f54:	e7e8      	b.n	8007f28 <_strtod_l+0x100>
 8007f56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f58:	1c5a      	adds	r2, r3, #1
 8007f5a:	9211      	str	r2, [sp, #68]	; 0x44
 8007f5c:	785b      	ldrb	r3, [r3, #1]
 8007f5e:	2b30      	cmp	r3, #48	; 0x30
 8007f60:	d0f9      	beq.n	8007f56 <_strtod_l+0x12e>
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0a4      	beq.n	8007eb0 <_strtod_l+0x88>
 8007f66:	2301      	movs	r3, #1
 8007f68:	f04f 0a00 	mov.w	sl, #0
 8007f6c:	9304      	str	r3, [sp, #16]
 8007f6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f70:	930a      	str	r3, [sp, #40]	; 0x28
 8007f72:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007f76:	f8cd a018 	str.w	sl, [sp, #24]
 8007f7a:	220a      	movs	r2, #10
 8007f7c:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007f7e:	7807      	ldrb	r7, [r0, #0]
 8007f80:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007f84:	b2d9      	uxtb	r1, r3
 8007f86:	2909      	cmp	r1, #9
 8007f88:	d92a      	bls.n	8007fe0 <_strtod_l+0x1b8>
 8007f8a:	9907      	ldr	r1, [sp, #28]
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	f002 fd4f 	bl	800aa30 <strncmp>
 8007f92:	2800      	cmp	r0, #0
 8007f94:	d033      	beq.n	8007ffe <_strtod_l+0x1d6>
 8007f96:	2000      	movs	r0, #0
 8007f98:	9b06      	ldr	r3, [sp, #24]
 8007f9a:	463a      	mov	r2, r7
 8007f9c:	4601      	mov	r1, r0
 8007f9e:	4607      	mov	r7, r0
 8007fa0:	2a65      	cmp	r2, #101	; 0x65
 8007fa2:	d001      	beq.n	8007fa8 <_strtod_l+0x180>
 8007fa4:	2a45      	cmp	r2, #69	; 0x45
 8007fa6:	d117      	bne.n	8007fd8 <_strtod_l+0x1b0>
 8007fa8:	b91b      	cbnz	r3, 8007fb2 <_strtod_l+0x18a>
 8007faa:	9b04      	ldr	r3, [sp, #16]
 8007fac:	4303      	orrs	r3, r0
 8007fae:	d09c      	beq.n	8007eea <_strtod_l+0xc2>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8007fb6:	f10b 0201 	add.w	r2, fp, #1
 8007fba:	9211      	str	r2, [sp, #68]	; 0x44
 8007fbc:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8007fc0:	2a2b      	cmp	r2, #43	; 0x2b
 8007fc2:	d071      	beq.n	80080a8 <_strtod_l+0x280>
 8007fc4:	2a2d      	cmp	r2, #45	; 0x2d
 8007fc6:	d077      	beq.n	80080b8 <_strtod_l+0x290>
 8007fc8:	f04f 0e00 	mov.w	lr, #0
 8007fcc:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007fd0:	2d09      	cmp	r5, #9
 8007fd2:	d97f      	bls.n	80080d4 <_strtod_l+0x2ac>
 8007fd4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8007fd8:	2500      	movs	r5, #0
 8007fda:	e09b      	b.n	8008114 <_strtod_l+0x2ec>
 8007fdc:	2300      	movs	r3, #0
 8007fde:	e7c3      	b.n	8007f68 <_strtod_l+0x140>
 8007fe0:	9906      	ldr	r1, [sp, #24]
 8007fe2:	2908      	cmp	r1, #8
 8007fe4:	bfdd      	ittte	le
 8007fe6:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007fe8:	fb02 3301 	mlale	r3, r2, r1, r3
 8007fec:	9309      	strle	r3, [sp, #36]	; 0x24
 8007fee:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007ff2:	9b06      	ldr	r3, [sp, #24]
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	9306      	str	r3, [sp, #24]
 8007ffa:	9011      	str	r0, [sp, #68]	; 0x44
 8007ffc:	e7be      	b.n	8007f7c <_strtod_l+0x154>
 8007ffe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008000:	195a      	adds	r2, r3, r5
 8008002:	9211      	str	r2, [sp, #68]	; 0x44
 8008004:	5d5a      	ldrb	r2, [r3, r5]
 8008006:	9b06      	ldr	r3, [sp, #24]
 8008008:	b3a3      	cbz	r3, 8008074 <_strtod_l+0x24c>
 800800a:	4607      	mov	r7, r0
 800800c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008010:	2909      	cmp	r1, #9
 8008012:	d912      	bls.n	800803a <_strtod_l+0x212>
 8008014:	2101      	movs	r1, #1
 8008016:	e7c3      	b.n	8007fa0 <_strtod_l+0x178>
 8008018:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	9211      	str	r2, [sp, #68]	; 0x44
 800801e:	785a      	ldrb	r2, [r3, #1]
 8008020:	3001      	adds	r0, #1
 8008022:	2a30      	cmp	r2, #48	; 0x30
 8008024:	d0f8      	beq.n	8008018 <_strtod_l+0x1f0>
 8008026:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800802a:	2b08      	cmp	r3, #8
 800802c:	f200 8497 	bhi.w	800895e <_strtod_l+0xb36>
 8008030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008032:	930a      	str	r3, [sp, #40]	; 0x28
 8008034:	4607      	mov	r7, r0
 8008036:	2000      	movs	r0, #0
 8008038:	4603      	mov	r3, r0
 800803a:	3a30      	subs	r2, #48	; 0x30
 800803c:	f100 0101 	add.w	r1, r0, #1
 8008040:	d012      	beq.n	8008068 <_strtod_l+0x240>
 8008042:	440f      	add	r7, r1
 8008044:	eb00 0c03 	add.w	ip, r0, r3
 8008048:	4619      	mov	r1, r3
 800804a:	250a      	movs	r5, #10
 800804c:	4561      	cmp	r1, ip
 800804e:	d113      	bne.n	8008078 <_strtod_l+0x250>
 8008050:	1819      	adds	r1, r3, r0
 8008052:	2908      	cmp	r1, #8
 8008054:	f103 0301 	add.w	r3, r3, #1
 8008058:	4403      	add	r3, r0
 800805a:	dc1c      	bgt.n	8008096 <_strtod_l+0x26e>
 800805c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800805e:	210a      	movs	r1, #10
 8008060:	fb01 2200 	mla	r2, r1, r0, r2
 8008064:	9209      	str	r2, [sp, #36]	; 0x24
 8008066:	2100      	movs	r1, #0
 8008068:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800806a:	1c50      	adds	r0, r2, #1
 800806c:	9011      	str	r0, [sp, #68]	; 0x44
 800806e:	7852      	ldrb	r2, [r2, #1]
 8008070:	4608      	mov	r0, r1
 8008072:	e7cb      	b.n	800800c <_strtod_l+0x1e4>
 8008074:	9806      	ldr	r0, [sp, #24]
 8008076:	e7d4      	b.n	8008022 <_strtod_l+0x1fa>
 8008078:	2908      	cmp	r1, #8
 800807a:	dc04      	bgt.n	8008086 <_strtod_l+0x25e>
 800807c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800807e:	436e      	muls	r6, r5
 8008080:	9609      	str	r6, [sp, #36]	; 0x24
 8008082:	3101      	adds	r1, #1
 8008084:	e7e2      	b.n	800804c <_strtod_l+0x224>
 8008086:	f101 0e01 	add.w	lr, r1, #1
 800808a:	f1be 0f10 	cmp.w	lr, #16
 800808e:	bfd8      	it	le
 8008090:	fb05 fa0a 	mulle.w	sl, r5, sl
 8008094:	e7f5      	b.n	8008082 <_strtod_l+0x25a>
 8008096:	2b10      	cmp	r3, #16
 8008098:	bfdc      	itt	le
 800809a:	210a      	movle	r1, #10
 800809c:	fb01 2a0a 	mlale	sl, r1, sl, r2
 80080a0:	e7e1      	b.n	8008066 <_strtod_l+0x23e>
 80080a2:	2700      	movs	r7, #0
 80080a4:	2101      	movs	r1, #1
 80080a6:	e780      	b.n	8007faa <_strtod_l+0x182>
 80080a8:	f04f 0e00 	mov.w	lr, #0
 80080ac:	f10b 0202 	add.w	r2, fp, #2
 80080b0:	9211      	str	r2, [sp, #68]	; 0x44
 80080b2:	f89b 2002 	ldrb.w	r2, [fp, #2]
 80080b6:	e789      	b.n	8007fcc <_strtod_l+0x1a4>
 80080b8:	f04f 0e01 	mov.w	lr, #1
 80080bc:	e7f6      	b.n	80080ac <_strtod_l+0x284>
 80080be:	bf00      	nop
 80080c0:	0800bac0 	.word	0x0800bac0
 80080c4:	0800b878 	.word	0x0800b878
 80080c8:	7ff00000 	.word	0x7ff00000
 80080cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80080ce:	1c55      	adds	r5, r2, #1
 80080d0:	9511      	str	r5, [sp, #68]	; 0x44
 80080d2:	7852      	ldrb	r2, [r2, #1]
 80080d4:	2a30      	cmp	r2, #48	; 0x30
 80080d6:	d0f9      	beq.n	80080cc <_strtod_l+0x2a4>
 80080d8:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80080dc:	2d08      	cmp	r5, #8
 80080de:	f63f af7b 	bhi.w	8007fd8 <_strtod_l+0x1b0>
 80080e2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80080e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80080e8:	9207      	str	r2, [sp, #28]
 80080ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80080ec:	1c55      	adds	r5, r2, #1
 80080ee:	9511      	str	r5, [sp, #68]	; 0x44
 80080f0:	7852      	ldrb	r2, [r2, #1]
 80080f2:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80080f6:	2e09      	cmp	r6, #9
 80080f8:	d937      	bls.n	800816a <_strtod_l+0x342>
 80080fa:	9e07      	ldr	r6, [sp, #28]
 80080fc:	1bad      	subs	r5, r5, r6
 80080fe:	2d08      	cmp	r5, #8
 8008100:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8008104:	dc02      	bgt.n	800810c <_strtod_l+0x2e4>
 8008106:	4565      	cmp	r5, ip
 8008108:	bfa8      	it	ge
 800810a:	4665      	movge	r5, ip
 800810c:	f1be 0f00 	cmp.w	lr, #0
 8008110:	d000      	beq.n	8008114 <_strtod_l+0x2ec>
 8008112:	426d      	negs	r5, r5
 8008114:	2b00      	cmp	r3, #0
 8008116:	d14d      	bne.n	80081b4 <_strtod_l+0x38c>
 8008118:	9b04      	ldr	r3, [sp, #16]
 800811a:	4303      	orrs	r3, r0
 800811c:	f47f aec8 	bne.w	8007eb0 <_strtod_l+0x88>
 8008120:	2900      	cmp	r1, #0
 8008122:	f47f aee2 	bne.w	8007eea <_strtod_l+0xc2>
 8008126:	2a69      	cmp	r2, #105	; 0x69
 8008128:	d027      	beq.n	800817a <_strtod_l+0x352>
 800812a:	dc24      	bgt.n	8008176 <_strtod_l+0x34e>
 800812c:	2a49      	cmp	r2, #73	; 0x49
 800812e:	d024      	beq.n	800817a <_strtod_l+0x352>
 8008130:	2a4e      	cmp	r2, #78	; 0x4e
 8008132:	f47f aeda 	bne.w	8007eea <_strtod_l+0xc2>
 8008136:	4996      	ldr	r1, [pc, #600]	; (8008390 <_strtod_l+0x568>)
 8008138:	a811      	add	r0, sp, #68	; 0x44
 800813a:	f001 fd6f 	bl	8009c1c <__match>
 800813e:	2800      	cmp	r0, #0
 8008140:	f43f aed3 	beq.w	8007eea <_strtod_l+0xc2>
 8008144:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008146:	781b      	ldrb	r3, [r3, #0]
 8008148:	2b28      	cmp	r3, #40	; 0x28
 800814a:	d12d      	bne.n	80081a8 <_strtod_l+0x380>
 800814c:	4991      	ldr	r1, [pc, #580]	; (8008394 <_strtod_l+0x56c>)
 800814e:	aa14      	add	r2, sp, #80	; 0x50
 8008150:	a811      	add	r0, sp, #68	; 0x44
 8008152:	f001 fd77 	bl	8009c44 <__hexnan>
 8008156:	2805      	cmp	r0, #5
 8008158:	d126      	bne.n	80081a8 <_strtod_l+0x380>
 800815a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800815c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008160:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008164:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008168:	e6a2      	b.n	8007eb0 <_strtod_l+0x88>
 800816a:	250a      	movs	r5, #10
 800816c:	fb05 250c 	mla	r5, r5, ip, r2
 8008170:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8008174:	e7b9      	b.n	80080ea <_strtod_l+0x2c2>
 8008176:	2a6e      	cmp	r2, #110	; 0x6e
 8008178:	e7db      	b.n	8008132 <_strtod_l+0x30a>
 800817a:	4987      	ldr	r1, [pc, #540]	; (8008398 <_strtod_l+0x570>)
 800817c:	a811      	add	r0, sp, #68	; 0x44
 800817e:	f001 fd4d 	bl	8009c1c <__match>
 8008182:	2800      	cmp	r0, #0
 8008184:	f43f aeb1 	beq.w	8007eea <_strtod_l+0xc2>
 8008188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800818a:	4984      	ldr	r1, [pc, #528]	; (800839c <_strtod_l+0x574>)
 800818c:	3b01      	subs	r3, #1
 800818e:	a811      	add	r0, sp, #68	; 0x44
 8008190:	9311      	str	r3, [sp, #68]	; 0x44
 8008192:	f001 fd43 	bl	8009c1c <__match>
 8008196:	b910      	cbnz	r0, 800819e <_strtod_l+0x376>
 8008198:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800819a:	3301      	adds	r3, #1
 800819c:	9311      	str	r3, [sp, #68]	; 0x44
 800819e:	f8df 9210 	ldr.w	r9, [pc, #528]	; 80083b0 <_strtod_l+0x588>
 80081a2:	f04f 0800 	mov.w	r8, #0
 80081a6:	e683      	b.n	8007eb0 <_strtod_l+0x88>
 80081a8:	487d      	ldr	r0, [pc, #500]	; (80083a0 <_strtod_l+0x578>)
 80081aa:	f002 fc39 	bl	800aa20 <nan>
 80081ae:	ec59 8b10 	vmov	r8, r9, d0
 80081b2:	e67d      	b.n	8007eb0 <_strtod_l+0x88>
 80081b4:	1bea      	subs	r2, r5, r7
 80081b6:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80081ba:	9207      	str	r2, [sp, #28]
 80081bc:	9a06      	ldr	r2, [sp, #24]
 80081be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80081c2:	2a00      	cmp	r2, #0
 80081c4:	bf08      	it	eq
 80081c6:	461a      	moveq	r2, r3
 80081c8:	2b10      	cmp	r3, #16
 80081ca:	9206      	str	r2, [sp, #24]
 80081cc:	461a      	mov	r2, r3
 80081ce:	bfa8      	it	ge
 80081d0:	2210      	movge	r2, #16
 80081d2:	2b09      	cmp	r3, #9
 80081d4:	ec59 8b17 	vmov	r8, r9, d7
 80081d8:	dd0c      	ble.n	80081f4 <_strtod_l+0x3cc>
 80081da:	4972      	ldr	r1, [pc, #456]	; (80083a4 <_strtod_l+0x57c>)
 80081dc:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80081e0:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 80081e4:	ee06 aa90 	vmov	s13, sl
 80081e8:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80081ec:	eea7 6b05 	vfma.f64	d6, d7, d5
 80081f0:	ec59 8b16 	vmov	r8, r9, d6
 80081f4:	2b0f      	cmp	r3, #15
 80081f6:	dc36      	bgt.n	8008266 <_strtod_l+0x43e>
 80081f8:	9907      	ldr	r1, [sp, #28]
 80081fa:	2900      	cmp	r1, #0
 80081fc:	f43f ae58 	beq.w	8007eb0 <_strtod_l+0x88>
 8008200:	dd23      	ble.n	800824a <_strtod_l+0x422>
 8008202:	2916      	cmp	r1, #22
 8008204:	dc0b      	bgt.n	800821e <_strtod_l+0x3f6>
 8008206:	4b67      	ldr	r3, [pc, #412]	; (80083a4 <_strtod_l+0x57c>)
 8008208:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800820c:	ed93 7b00 	vldr	d7, [r3]
 8008210:	ec49 8b16 	vmov	d6, r8, r9
 8008214:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008218:	ec59 8b17 	vmov	r8, r9, d7
 800821c:	e648      	b.n	8007eb0 <_strtod_l+0x88>
 800821e:	9807      	ldr	r0, [sp, #28]
 8008220:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8008224:	4281      	cmp	r1, r0
 8008226:	db1e      	blt.n	8008266 <_strtod_l+0x43e>
 8008228:	4a5e      	ldr	r2, [pc, #376]	; (80083a4 <_strtod_l+0x57c>)
 800822a:	f1c3 030f 	rsb	r3, r3, #15
 800822e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8008232:	ed91 7b00 	vldr	d7, [r1]
 8008236:	ec49 8b16 	vmov	d6, r8, r9
 800823a:	1ac3      	subs	r3, r0, r3
 800823c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8008240:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008244:	ed92 6b00 	vldr	d6, [r2]
 8008248:	e7e4      	b.n	8008214 <_strtod_l+0x3ec>
 800824a:	9907      	ldr	r1, [sp, #28]
 800824c:	3116      	adds	r1, #22
 800824e:	db0a      	blt.n	8008266 <_strtod_l+0x43e>
 8008250:	4b54      	ldr	r3, [pc, #336]	; (80083a4 <_strtod_l+0x57c>)
 8008252:	1b7d      	subs	r5, r7, r5
 8008254:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008258:	ed95 7b00 	vldr	d7, [r5]
 800825c:	ec49 8b16 	vmov	d6, r8, r9
 8008260:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008264:	e7d8      	b.n	8008218 <_strtod_l+0x3f0>
 8008266:	9907      	ldr	r1, [sp, #28]
 8008268:	1a9a      	subs	r2, r3, r2
 800826a:	440a      	add	r2, r1
 800826c:	2a00      	cmp	r2, #0
 800826e:	dd6f      	ble.n	8008350 <_strtod_l+0x528>
 8008270:	f012 000f 	ands.w	r0, r2, #15
 8008274:	d00a      	beq.n	800828c <_strtod_l+0x464>
 8008276:	494b      	ldr	r1, [pc, #300]	; (80083a4 <_strtod_l+0x57c>)
 8008278:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800827c:	ed91 7b00 	vldr	d7, [r1]
 8008280:	ec49 8b16 	vmov	d6, r8, r9
 8008284:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008288:	ec59 8b17 	vmov	r8, r9, d7
 800828c:	f032 020f 	bics.w	r2, r2, #15
 8008290:	d04f      	beq.n	8008332 <_strtod_l+0x50a>
 8008292:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8008296:	dd22      	ble.n	80082de <_strtod_l+0x4b6>
 8008298:	2500      	movs	r5, #0
 800829a:	462e      	mov	r6, r5
 800829c:	9506      	str	r5, [sp, #24]
 800829e:	462f      	mov	r7, r5
 80082a0:	2322      	movs	r3, #34	; 0x22
 80082a2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80083b0 <_strtod_l+0x588>
 80082a6:	6023      	str	r3, [r4, #0]
 80082a8:	f04f 0800 	mov.w	r8, #0
 80082ac:	9b06      	ldr	r3, [sp, #24]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f43f adfe 	beq.w	8007eb0 <_strtod_l+0x88>
 80082b4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80082b6:	4620      	mov	r0, r4
 80082b8:	f001 fdc2 	bl	8009e40 <_Bfree>
 80082bc:	4639      	mov	r1, r7
 80082be:	4620      	mov	r0, r4
 80082c0:	f001 fdbe 	bl	8009e40 <_Bfree>
 80082c4:	4631      	mov	r1, r6
 80082c6:	4620      	mov	r0, r4
 80082c8:	f001 fdba 	bl	8009e40 <_Bfree>
 80082cc:	9906      	ldr	r1, [sp, #24]
 80082ce:	4620      	mov	r0, r4
 80082d0:	f001 fdb6 	bl	8009e40 <_Bfree>
 80082d4:	4629      	mov	r1, r5
 80082d6:	4620      	mov	r0, r4
 80082d8:	f001 fdb2 	bl	8009e40 <_Bfree>
 80082dc:	e5e8      	b.n	8007eb0 <_strtod_l+0x88>
 80082de:	2000      	movs	r0, #0
 80082e0:	ec49 8b17 	vmov	d7, r8, r9
 80082e4:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 80083a8 <_strtod_l+0x580>
 80082e8:	1112      	asrs	r2, r2, #4
 80082ea:	4601      	mov	r1, r0
 80082ec:	2a01      	cmp	r2, #1
 80082ee:	dc23      	bgt.n	8008338 <_strtod_l+0x510>
 80082f0:	b108      	cbz	r0, 80082f6 <_strtod_l+0x4ce>
 80082f2:	ec59 8b17 	vmov	r8, r9, d7
 80082f6:	4a2c      	ldr	r2, [pc, #176]	; (80083a8 <_strtod_l+0x580>)
 80082f8:	482c      	ldr	r0, [pc, #176]	; (80083ac <_strtod_l+0x584>)
 80082fa:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80082fe:	ed92 7b00 	vldr	d7, [r2]
 8008302:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008306:	ec49 8b16 	vmov	d6, r8, r9
 800830a:	4a29      	ldr	r2, [pc, #164]	; (80083b0 <_strtod_l+0x588>)
 800830c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008310:	ee17 1a90 	vmov	r1, s15
 8008314:	400a      	ands	r2, r1
 8008316:	4282      	cmp	r2, r0
 8008318:	ec59 8b17 	vmov	r8, r9, d7
 800831c:	d8bc      	bhi.n	8008298 <_strtod_l+0x470>
 800831e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8008322:	4282      	cmp	r2, r0
 8008324:	bf86      	itte	hi
 8008326:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80083b4 <_strtod_l+0x58c>
 800832a:	f04f 38ff 	movhi.w	r8, #4294967295
 800832e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8008332:	2200      	movs	r2, #0
 8008334:	9204      	str	r2, [sp, #16]
 8008336:	e078      	b.n	800842a <_strtod_l+0x602>
 8008338:	07d6      	lsls	r6, r2, #31
 800833a:	d504      	bpl.n	8008346 <_strtod_l+0x51e>
 800833c:	ed9c 6b00 	vldr	d6, [ip]
 8008340:	2001      	movs	r0, #1
 8008342:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008346:	3101      	adds	r1, #1
 8008348:	1052      	asrs	r2, r2, #1
 800834a:	f10c 0c08 	add.w	ip, ip, #8
 800834e:	e7cd      	b.n	80082ec <_strtod_l+0x4c4>
 8008350:	d0ef      	beq.n	8008332 <_strtod_l+0x50a>
 8008352:	4252      	negs	r2, r2
 8008354:	f012 000f 	ands.w	r0, r2, #15
 8008358:	d00a      	beq.n	8008370 <_strtod_l+0x548>
 800835a:	4912      	ldr	r1, [pc, #72]	; (80083a4 <_strtod_l+0x57c>)
 800835c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008360:	ed91 7b00 	vldr	d7, [r1]
 8008364:	ec49 8b16 	vmov	d6, r8, r9
 8008368:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800836c:	ec59 8b17 	vmov	r8, r9, d7
 8008370:	1112      	asrs	r2, r2, #4
 8008372:	d0de      	beq.n	8008332 <_strtod_l+0x50a>
 8008374:	2a1f      	cmp	r2, #31
 8008376:	dd1f      	ble.n	80083b8 <_strtod_l+0x590>
 8008378:	2500      	movs	r5, #0
 800837a:	462e      	mov	r6, r5
 800837c:	9506      	str	r5, [sp, #24]
 800837e:	462f      	mov	r7, r5
 8008380:	2322      	movs	r3, #34	; 0x22
 8008382:	f04f 0800 	mov.w	r8, #0
 8008386:	f04f 0900 	mov.w	r9, #0
 800838a:	6023      	str	r3, [r4, #0]
 800838c:	e78e      	b.n	80082ac <_strtod_l+0x484>
 800838e:	bf00      	nop
 8008390:	0800b849 	.word	0x0800b849
 8008394:	0800b88c 	.word	0x0800b88c
 8008398:	0800b841 	.word	0x0800b841
 800839c:	0800b9cc 	.word	0x0800b9cc
 80083a0:	0800bc78 	.word	0x0800bc78
 80083a4:	0800bb58 	.word	0x0800bb58
 80083a8:	0800bb30 	.word	0x0800bb30
 80083ac:	7ca00000 	.word	0x7ca00000
 80083b0:	7ff00000 	.word	0x7ff00000
 80083b4:	7fefffff 	.word	0x7fefffff
 80083b8:	f012 0110 	ands.w	r1, r2, #16
 80083bc:	bf18      	it	ne
 80083be:	216a      	movne	r1, #106	; 0x6a
 80083c0:	9104      	str	r1, [sp, #16]
 80083c2:	ec49 8b17 	vmov	d7, r8, r9
 80083c6:	49be      	ldr	r1, [pc, #760]	; (80086c0 <_strtod_l+0x898>)
 80083c8:	2000      	movs	r0, #0
 80083ca:	07d6      	lsls	r6, r2, #31
 80083cc:	d504      	bpl.n	80083d8 <_strtod_l+0x5b0>
 80083ce:	ed91 6b00 	vldr	d6, [r1]
 80083d2:	2001      	movs	r0, #1
 80083d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80083d8:	1052      	asrs	r2, r2, #1
 80083da:	f101 0108 	add.w	r1, r1, #8
 80083de:	d1f4      	bne.n	80083ca <_strtod_l+0x5a2>
 80083e0:	b108      	cbz	r0, 80083e6 <_strtod_l+0x5be>
 80083e2:	ec59 8b17 	vmov	r8, r9, d7
 80083e6:	9a04      	ldr	r2, [sp, #16]
 80083e8:	b1c2      	cbz	r2, 800841c <_strtod_l+0x5f4>
 80083ea:	f3c9 510a 	ubfx	r1, r9, #20, #11
 80083ee:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 80083f2:	2a00      	cmp	r2, #0
 80083f4:	4648      	mov	r0, r9
 80083f6:	dd11      	ble.n	800841c <_strtod_l+0x5f4>
 80083f8:	2a1f      	cmp	r2, #31
 80083fa:	f340 812e 	ble.w	800865a <_strtod_l+0x832>
 80083fe:	2a34      	cmp	r2, #52	; 0x34
 8008400:	bfde      	ittt	le
 8008402:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8008406:	f04f 32ff 	movle.w	r2, #4294967295
 800840a:	fa02 f101 	lslle.w	r1, r2, r1
 800840e:	f04f 0800 	mov.w	r8, #0
 8008412:	bfcc      	ite	gt
 8008414:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008418:	ea01 0900 	andle.w	r9, r1, r0
 800841c:	ec49 8b17 	vmov	d7, r8, r9
 8008420:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008428:	d0a6      	beq.n	8008378 <_strtod_l+0x550>
 800842a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800842c:	9200      	str	r2, [sp, #0]
 800842e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008430:	9a06      	ldr	r2, [sp, #24]
 8008432:	4620      	mov	r0, r4
 8008434:	f001 fd6c 	bl	8009f10 <__s2b>
 8008438:	9006      	str	r0, [sp, #24]
 800843a:	2800      	cmp	r0, #0
 800843c:	f43f af2c 	beq.w	8008298 <_strtod_l+0x470>
 8008440:	9b07      	ldr	r3, [sp, #28]
 8008442:	1b7d      	subs	r5, r7, r5
 8008444:	2b00      	cmp	r3, #0
 8008446:	bfb4      	ite	lt
 8008448:	462b      	movlt	r3, r5
 800844a:	2300      	movge	r3, #0
 800844c:	9309      	str	r3, [sp, #36]	; 0x24
 800844e:	9b07      	ldr	r3, [sp, #28]
 8008450:	ed9f 9b93 	vldr	d9, [pc, #588]	; 80086a0 <_strtod_l+0x878>
 8008454:	ed9f ab94 	vldr	d10, [pc, #592]	; 80086a8 <_strtod_l+0x880>
 8008458:	ed9f bb95 	vldr	d11, [pc, #596]	; 80086b0 <_strtod_l+0x888>
 800845c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008460:	2500      	movs	r5, #0
 8008462:	930c      	str	r3, [sp, #48]	; 0x30
 8008464:	462e      	mov	r6, r5
 8008466:	9b06      	ldr	r3, [sp, #24]
 8008468:	4620      	mov	r0, r4
 800846a:	6859      	ldr	r1, [r3, #4]
 800846c:	f001 fca8 	bl	8009dc0 <_Balloc>
 8008470:	4607      	mov	r7, r0
 8008472:	2800      	cmp	r0, #0
 8008474:	f43f af14 	beq.w	80082a0 <_strtod_l+0x478>
 8008478:	9b06      	ldr	r3, [sp, #24]
 800847a:	691a      	ldr	r2, [r3, #16]
 800847c:	3202      	adds	r2, #2
 800847e:	f103 010c 	add.w	r1, r3, #12
 8008482:	0092      	lsls	r2, r2, #2
 8008484:	300c      	adds	r0, #12
 8008486:	f7fe fd41 	bl	8006f0c <memcpy>
 800848a:	ec49 8b10 	vmov	d0, r8, r9
 800848e:	aa14      	add	r2, sp, #80	; 0x50
 8008490:	a913      	add	r1, sp, #76	; 0x4c
 8008492:	4620      	mov	r0, r4
 8008494:	f002 f882 	bl	800a59c <__d2b>
 8008498:	ec49 8b18 	vmov	d8, r8, r9
 800849c:	9012      	str	r0, [sp, #72]	; 0x48
 800849e:	2800      	cmp	r0, #0
 80084a0:	f43f aefe 	beq.w	80082a0 <_strtod_l+0x478>
 80084a4:	2101      	movs	r1, #1
 80084a6:	4620      	mov	r0, r4
 80084a8:	f001 fdcc 	bl	800a044 <__i2b>
 80084ac:	4606      	mov	r6, r0
 80084ae:	2800      	cmp	r0, #0
 80084b0:	f43f aef6 	beq.w	80082a0 <_strtod_l+0x478>
 80084b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084b6:	9914      	ldr	r1, [sp, #80]	; 0x50
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	bfab      	itete	ge
 80084bc:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 80084be:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 80084c0:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 80084c4:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 80084c8:	bfac      	ite	ge
 80084ca:	eb03 0b02 	addge.w	fp, r3, r2
 80084ce:	eba2 0a03 	sublt.w	sl, r2, r3
 80084d2:	9a04      	ldr	r2, [sp, #16]
 80084d4:	1a9b      	subs	r3, r3, r2
 80084d6:	440b      	add	r3, r1
 80084d8:	4a7a      	ldr	r2, [pc, #488]	; (80086c4 <_strtod_l+0x89c>)
 80084da:	3b01      	subs	r3, #1
 80084dc:	4293      	cmp	r3, r2
 80084de:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80084e2:	f280 80cd 	bge.w	8008680 <_strtod_l+0x858>
 80084e6:	1ad2      	subs	r2, r2, r3
 80084e8:	2a1f      	cmp	r2, #31
 80084ea:	eba1 0102 	sub.w	r1, r1, r2
 80084ee:	f04f 0001 	mov.w	r0, #1
 80084f2:	f300 80b9 	bgt.w	8008668 <_strtod_l+0x840>
 80084f6:	fa00 f302 	lsl.w	r3, r0, r2
 80084fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80084fc:	2300      	movs	r3, #0
 80084fe:	930a      	str	r3, [sp, #40]	; 0x28
 8008500:	eb0b 0301 	add.w	r3, fp, r1
 8008504:	9a04      	ldr	r2, [sp, #16]
 8008506:	459b      	cmp	fp, r3
 8008508:	448a      	add	sl, r1
 800850a:	4492      	add	sl, r2
 800850c:	465a      	mov	r2, fp
 800850e:	bfa8      	it	ge
 8008510:	461a      	movge	r2, r3
 8008512:	4552      	cmp	r2, sl
 8008514:	bfa8      	it	ge
 8008516:	4652      	movge	r2, sl
 8008518:	2a00      	cmp	r2, #0
 800851a:	bfc2      	ittt	gt
 800851c:	1a9b      	subgt	r3, r3, r2
 800851e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8008522:	ebab 0b02 	subgt.w	fp, fp, r2
 8008526:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008528:	2a00      	cmp	r2, #0
 800852a:	dd18      	ble.n	800855e <_strtod_l+0x736>
 800852c:	4631      	mov	r1, r6
 800852e:	4620      	mov	r0, r4
 8008530:	930f      	str	r3, [sp, #60]	; 0x3c
 8008532:	f001 fe47 	bl	800a1c4 <__pow5mult>
 8008536:	4606      	mov	r6, r0
 8008538:	2800      	cmp	r0, #0
 800853a:	f43f aeb1 	beq.w	80082a0 <_strtod_l+0x478>
 800853e:	4601      	mov	r1, r0
 8008540:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008542:	4620      	mov	r0, r4
 8008544:	f001 fd94 	bl	800a070 <__multiply>
 8008548:	900e      	str	r0, [sp, #56]	; 0x38
 800854a:	2800      	cmp	r0, #0
 800854c:	f43f aea8 	beq.w	80082a0 <_strtod_l+0x478>
 8008550:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008552:	4620      	mov	r0, r4
 8008554:	f001 fc74 	bl	8009e40 <_Bfree>
 8008558:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800855a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800855c:	9212      	str	r2, [sp, #72]	; 0x48
 800855e:	2b00      	cmp	r3, #0
 8008560:	f300 8093 	bgt.w	800868a <_strtod_l+0x862>
 8008564:	9b07      	ldr	r3, [sp, #28]
 8008566:	2b00      	cmp	r3, #0
 8008568:	dd08      	ble.n	800857c <_strtod_l+0x754>
 800856a:	4639      	mov	r1, r7
 800856c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800856e:	4620      	mov	r0, r4
 8008570:	f001 fe28 	bl	800a1c4 <__pow5mult>
 8008574:	4607      	mov	r7, r0
 8008576:	2800      	cmp	r0, #0
 8008578:	f43f ae92 	beq.w	80082a0 <_strtod_l+0x478>
 800857c:	f1ba 0f00 	cmp.w	sl, #0
 8008580:	dd08      	ble.n	8008594 <_strtod_l+0x76c>
 8008582:	4639      	mov	r1, r7
 8008584:	4652      	mov	r2, sl
 8008586:	4620      	mov	r0, r4
 8008588:	f001 fe76 	bl	800a278 <__lshift>
 800858c:	4607      	mov	r7, r0
 800858e:	2800      	cmp	r0, #0
 8008590:	f43f ae86 	beq.w	80082a0 <_strtod_l+0x478>
 8008594:	f1bb 0f00 	cmp.w	fp, #0
 8008598:	dd08      	ble.n	80085ac <_strtod_l+0x784>
 800859a:	4631      	mov	r1, r6
 800859c:	465a      	mov	r2, fp
 800859e:	4620      	mov	r0, r4
 80085a0:	f001 fe6a 	bl	800a278 <__lshift>
 80085a4:	4606      	mov	r6, r0
 80085a6:	2800      	cmp	r0, #0
 80085a8:	f43f ae7a 	beq.w	80082a0 <_strtod_l+0x478>
 80085ac:	9912      	ldr	r1, [sp, #72]	; 0x48
 80085ae:	463a      	mov	r2, r7
 80085b0:	4620      	mov	r0, r4
 80085b2:	f001 feed 	bl	800a390 <__mdiff>
 80085b6:	4605      	mov	r5, r0
 80085b8:	2800      	cmp	r0, #0
 80085ba:	f43f ae71 	beq.w	80082a0 <_strtod_l+0x478>
 80085be:	2300      	movs	r3, #0
 80085c0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80085c4:	60c3      	str	r3, [r0, #12]
 80085c6:	4631      	mov	r1, r6
 80085c8:	f001 fec6 	bl	800a358 <__mcmp>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	da7d      	bge.n	80086cc <_strtod_l+0x8a4>
 80085d0:	ea5a 0308 	orrs.w	r3, sl, r8
 80085d4:	f040 80a3 	bne.w	800871e <_strtod_l+0x8f6>
 80085d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f040 809e 	bne.w	800871e <_strtod_l+0x8f6>
 80085e2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085e6:	0d1b      	lsrs	r3, r3, #20
 80085e8:	051b      	lsls	r3, r3, #20
 80085ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80085ee:	f240 8096 	bls.w	800871e <_strtod_l+0x8f6>
 80085f2:	696b      	ldr	r3, [r5, #20]
 80085f4:	b91b      	cbnz	r3, 80085fe <_strtod_l+0x7d6>
 80085f6:	692b      	ldr	r3, [r5, #16]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	f340 8090 	ble.w	800871e <_strtod_l+0x8f6>
 80085fe:	4629      	mov	r1, r5
 8008600:	2201      	movs	r2, #1
 8008602:	4620      	mov	r0, r4
 8008604:	f001 fe38 	bl	800a278 <__lshift>
 8008608:	4631      	mov	r1, r6
 800860a:	4605      	mov	r5, r0
 800860c:	f001 fea4 	bl	800a358 <__mcmp>
 8008610:	2800      	cmp	r0, #0
 8008612:	f340 8084 	ble.w	800871e <_strtod_l+0x8f6>
 8008616:	9904      	ldr	r1, [sp, #16]
 8008618:	4a2b      	ldr	r2, [pc, #172]	; (80086c8 <_strtod_l+0x8a0>)
 800861a:	464b      	mov	r3, r9
 800861c:	2900      	cmp	r1, #0
 800861e:	f000 809d 	beq.w	800875c <_strtod_l+0x934>
 8008622:	ea02 0109 	and.w	r1, r2, r9
 8008626:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800862a:	f300 8097 	bgt.w	800875c <_strtod_l+0x934>
 800862e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008632:	f77f aea5 	ble.w	8008380 <_strtod_l+0x558>
 8008636:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80086b8 <_strtod_l+0x890>
 800863a:	ec49 8b16 	vmov	d6, r8, r9
 800863e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008642:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008646:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800864a:	4313      	orrs	r3, r2
 800864c:	bf08      	it	eq
 800864e:	2322      	moveq	r3, #34	; 0x22
 8008650:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008654:	bf08      	it	eq
 8008656:	6023      	streq	r3, [r4, #0]
 8008658:	e62c      	b.n	80082b4 <_strtod_l+0x48c>
 800865a:	f04f 31ff 	mov.w	r1, #4294967295
 800865e:	fa01 f202 	lsl.w	r2, r1, r2
 8008662:	ea02 0808 	and.w	r8, r2, r8
 8008666:	e6d9      	b.n	800841c <_strtod_l+0x5f4>
 8008668:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800866c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8008670:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8008674:	33e2      	adds	r3, #226	; 0xe2
 8008676:	fa00 f303 	lsl.w	r3, r0, r3
 800867a:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800867e:	e73f      	b.n	8008500 <_strtod_l+0x6d8>
 8008680:	2200      	movs	r2, #0
 8008682:	2301      	movs	r3, #1
 8008684:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008688:	e73a      	b.n	8008500 <_strtod_l+0x6d8>
 800868a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800868c:	461a      	mov	r2, r3
 800868e:	4620      	mov	r0, r4
 8008690:	f001 fdf2 	bl	800a278 <__lshift>
 8008694:	9012      	str	r0, [sp, #72]	; 0x48
 8008696:	2800      	cmp	r0, #0
 8008698:	f47f af64 	bne.w	8008564 <_strtod_l+0x73c>
 800869c:	e600      	b.n	80082a0 <_strtod_l+0x478>
 800869e:	bf00      	nop
 80086a0:	94a03595 	.word	0x94a03595
 80086a4:	3fcfffff 	.word	0x3fcfffff
 80086a8:	94a03595 	.word	0x94a03595
 80086ac:	3fdfffff 	.word	0x3fdfffff
 80086b0:	35afe535 	.word	0x35afe535
 80086b4:	3fe00000 	.word	0x3fe00000
 80086b8:	00000000 	.word	0x00000000
 80086bc:	39500000 	.word	0x39500000
 80086c0:	0800b8a0 	.word	0x0800b8a0
 80086c4:	fffffc02 	.word	0xfffffc02
 80086c8:	7ff00000 	.word	0x7ff00000
 80086cc:	46cb      	mov	fp, r9
 80086ce:	d15f      	bne.n	8008790 <_strtod_l+0x968>
 80086d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086d4:	f1ba 0f00 	cmp.w	sl, #0
 80086d8:	d02a      	beq.n	8008730 <_strtod_l+0x908>
 80086da:	4aa7      	ldr	r2, [pc, #668]	; (8008978 <_strtod_l+0xb50>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d12b      	bne.n	8008738 <_strtod_l+0x910>
 80086e0:	9b04      	ldr	r3, [sp, #16]
 80086e2:	4642      	mov	r2, r8
 80086e4:	b1fb      	cbz	r3, 8008726 <_strtod_l+0x8fe>
 80086e6:	4ba5      	ldr	r3, [pc, #660]	; (800897c <_strtod_l+0xb54>)
 80086e8:	ea09 0303 	and.w	r3, r9, r3
 80086ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80086f0:	f04f 31ff 	mov.w	r1, #4294967295
 80086f4:	d81a      	bhi.n	800872c <_strtod_l+0x904>
 80086f6:	0d1b      	lsrs	r3, r3, #20
 80086f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80086fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008700:	429a      	cmp	r2, r3
 8008702:	d119      	bne.n	8008738 <_strtod_l+0x910>
 8008704:	4b9e      	ldr	r3, [pc, #632]	; (8008980 <_strtod_l+0xb58>)
 8008706:	459b      	cmp	fp, r3
 8008708:	d102      	bne.n	8008710 <_strtod_l+0x8e8>
 800870a:	3201      	adds	r2, #1
 800870c:	f43f adc8 	beq.w	80082a0 <_strtod_l+0x478>
 8008710:	4b9a      	ldr	r3, [pc, #616]	; (800897c <_strtod_l+0xb54>)
 8008712:	ea0b 0303 	and.w	r3, fp, r3
 8008716:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800871a:	f04f 0800 	mov.w	r8, #0
 800871e:	9b04      	ldr	r3, [sp, #16]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d188      	bne.n	8008636 <_strtod_l+0x80e>
 8008724:	e5c6      	b.n	80082b4 <_strtod_l+0x48c>
 8008726:	f04f 33ff 	mov.w	r3, #4294967295
 800872a:	e7e9      	b.n	8008700 <_strtod_l+0x8d8>
 800872c:	460b      	mov	r3, r1
 800872e:	e7e7      	b.n	8008700 <_strtod_l+0x8d8>
 8008730:	ea53 0308 	orrs.w	r3, r3, r8
 8008734:	f43f af6f 	beq.w	8008616 <_strtod_l+0x7ee>
 8008738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800873a:	b1cb      	cbz	r3, 8008770 <_strtod_l+0x948>
 800873c:	ea13 0f0b 	tst.w	r3, fp
 8008740:	d0ed      	beq.n	800871e <_strtod_l+0x8f6>
 8008742:	9a04      	ldr	r2, [sp, #16]
 8008744:	4640      	mov	r0, r8
 8008746:	4649      	mov	r1, r9
 8008748:	f1ba 0f00 	cmp.w	sl, #0
 800874c:	d014      	beq.n	8008778 <_strtod_l+0x950>
 800874e:	f7ff fb51 	bl	8007df4 <sulp>
 8008752:	ee38 7b00 	vadd.f64	d7, d8, d0
 8008756:	ec59 8b17 	vmov	r8, r9, d7
 800875a:	e7e0      	b.n	800871e <_strtod_l+0x8f6>
 800875c:	4013      	ands	r3, r2
 800875e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008762:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008766:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800876a:	f04f 38ff 	mov.w	r8, #4294967295
 800876e:	e7d6      	b.n	800871e <_strtod_l+0x8f6>
 8008770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008772:	ea13 0f08 	tst.w	r3, r8
 8008776:	e7e3      	b.n	8008740 <_strtod_l+0x918>
 8008778:	f7ff fb3c 	bl	8007df4 <sulp>
 800877c:	ee38 0b40 	vsub.f64	d0, d8, d0
 8008780:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8008784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008788:	ec59 8b10 	vmov	r8, r9, d0
 800878c:	d1c7      	bne.n	800871e <_strtod_l+0x8f6>
 800878e:	e5f7      	b.n	8008380 <_strtod_l+0x558>
 8008790:	4631      	mov	r1, r6
 8008792:	4628      	mov	r0, r5
 8008794:	f001 ff5e 	bl	800a654 <__ratio>
 8008798:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800879c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80087a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087a4:	d865      	bhi.n	8008872 <_strtod_l+0xa4a>
 80087a6:	f1ba 0f00 	cmp.w	sl, #0
 80087aa:	d042      	beq.n	8008832 <_strtod_l+0xa0a>
 80087ac:	4b75      	ldr	r3, [pc, #468]	; (8008984 <_strtod_l+0xb5c>)
 80087ae:	2200      	movs	r2, #0
 80087b0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80087b4:	4871      	ldr	r0, [pc, #452]	; (800897c <_strtod_l+0xb54>)
 80087b6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8008990 <_strtod_l+0xb68>
 80087ba:	ea0b 0100 	and.w	r1, fp, r0
 80087be:	4561      	cmp	r1, ip
 80087c0:	f040 808e 	bne.w	80088e0 <_strtod_l+0xab8>
 80087c4:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80087c8:	ec49 8b10 	vmov	d0, r8, r9
 80087cc:	ec43 2b1c 	vmov	d12, r2, r3
 80087d0:	910a      	str	r1, [sp, #40]	; 0x28
 80087d2:	f001 fe67 	bl	800a4a4 <__ulp>
 80087d6:	ec49 8b1e 	vmov	d14, r8, r9
 80087da:	4868      	ldr	r0, [pc, #416]	; (800897c <_strtod_l+0xb54>)
 80087dc:	eeac eb00 	vfma.f64	d14, d12, d0
 80087e0:	ee1e 3a90 	vmov	r3, s29
 80087e4:	4a68      	ldr	r2, [pc, #416]	; (8008988 <_strtod_l+0xb60>)
 80087e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80087e8:	4018      	ands	r0, r3
 80087ea:	4290      	cmp	r0, r2
 80087ec:	ec59 8b1e 	vmov	r8, r9, d14
 80087f0:	d94e      	bls.n	8008890 <_strtod_l+0xa68>
 80087f2:	ee18 3a90 	vmov	r3, s17
 80087f6:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d104      	bne.n	8008808 <_strtod_l+0x9e0>
 80087fe:	ee18 3a10 	vmov	r3, s16
 8008802:	3301      	adds	r3, #1
 8008804:	f43f ad4c 	beq.w	80082a0 <_strtod_l+0x478>
 8008808:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8008980 <_strtod_l+0xb58>
 800880c:	f04f 38ff 	mov.w	r8, #4294967295
 8008810:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008812:	4620      	mov	r0, r4
 8008814:	f001 fb14 	bl	8009e40 <_Bfree>
 8008818:	4639      	mov	r1, r7
 800881a:	4620      	mov	r0, r4
 800881c:	f001 fb10 	bl	8009e40 <_Bfree>
 8008820:	4631      	mov	r1, r6
 8008822:	4620      	mov	r0, r4
 8008824:	f001 fb0c 	bl	8009e40 <_Bfree>
 8008828:	4629      	mov	r1, r5
 800882a:	4620      	mov	r0, r4
 800882c:	f001 fb08 	bl	8009e40 <_Bfree>
 8008830:	e619      	b.n	8008466 <_strtod_l+0x63e>
 8008832:	f1b8 0f00 	cmp.w	r8, #0
 8008836:	d112      	bne.n	800885e <_strtod_l+0xa36>
 8008838:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800883c:	b9b3      	cbnz	r3, 800886c <_strtod_l+0xa44>
 800883e:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8008842:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800884a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800884e:	bf58      	it	pl
 8008850:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8008854:	eeb1 7b4d 	vneg.f64	d7, d13
 8008858:	ec53 2b17 	vmov	r2, r3, d7
 800885c:	e7aa      	b.n	80087b4 <_strtod_l+0x98c>
 800885e:	f1b8 0f01 	cmp.w	r8, #1
 8008862:	d103      	bne.n	800886c <_strtod_l+0xa44>
 8008864:	f1b9 0f00 	cmp.w	r9, #0
 8008868:	f43f ad8a 	beq.w	8008380 <_strtod_l+0x558>
 800886c:	4b47      	ldr	r3, [pc, #284]	; (800898c <_strtod_l+0xb64>)
 800886e:	2200      	movs	r2, #0
 8008870:	e79e      	b.n	80087b0 <_strtod_l+0x988>
 8008872:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8008876:	ee20 db0d 	vmul.f64	d13, d0, d13
 800887a:	f1ba 0f00 	cmp.w	sl, #0
 800887e:	d104      	bne.n	800888a <_strtod_l+0xa62>
 8008880:	eeb1 7b4d 	vneg.f64	d7, d13
 8008884:	ec53 2b17 	vmov	r2, r3, d7
 8008888:	e794      	b.n	80087b4 <_strtod_l+0x98c>
 800888a:	eeb0 7b4d 	vmov.f64	d7, d13
 800888e:	e7f9      	b.n	8008884 <_strtod_l+0xa5c>
 8008890:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008894:	9b04      	ldr	r3, [sp, #16]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1ba      	bne.n	8008810 <_strtod_l+0x9e8>
 800889a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800889e:	0d1b      	lsrs	r3, r3, #20
 80088a0:	051b      	lsls	r3, r3, #20
 80088a2:	4299      	cmp	r1, r3
 80088a4:	d1b4      	bne.n	8008810 <_strtod_l+0x9e8>
 80088a6:	ec51 0b1d 	vmov	r0, r1, d13
 80088aa:	f7f7 fef5 	bl	8000698 <__aeabi_d2lz>
 80088ae:	f7f7 fead 	bl	800060c <__aeabi_l2d>
 80088b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088b6:	ec41 0b17 	vmov	d7, r0, r1
 80088ba:	ea43 0308 	orr.w	r3, r3, r8
 80088be:	ea53 030a 	orrs.w	r3, r3, sl
 80088c2:	ee3d db47 	vsub.f64	d13, d13, d7
 80088c6:	d03c      	beq.n	8008942 <_strtod_l+0xb1a>
 80088c8:	eeb4 dbca 	vcmpe.f64	d13, d10
 80088cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d0:	f53f acf0 	bmi.w	80082b4 <_strtod_l+0x48c>
 80088d4:	eeb4 dbcb 	vcmpe.f64	d13, d11
 80088d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088dc:	dd98      	ble.n	8008810 <_strtod_l+0x9e8>
 80088de:	e4e9      	b.n	80082b4 <_strtod_l+0x48c>
 80088e0:	9804      	ldr	r0, [sp, #16]
 80088e2:	b1f0      	cbz	r0, 8008922 <_strtod_l+0xafa>
 80088e4:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80088e8:	d81b      	bhi.n	8008922 <_strtod_l+0xafa>
 80088ea:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008970 <_strtod_l+0xb48>
 80088ee:	eeb4 dbc7 	vcmpe.f64	d13, d7
 80088f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f6:	d811      	bhi.n	800891c <_strtod_l+0xaf4>
 80088f8:	eebc dbcd 	vcvt.u32.f64	s26, d13
 80088fc:	ee1d 3a10 	vmov	r3, s26
 8008900:	2b01      	cmp	r3, #1
 8008902:	bf38      	it	cc
 8008904:	2301      	movcc	r3, #1
 8008906:	ee0d 3a10 	vmov	s26, r3
 800890a:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800890e:	f1ba 0f00 	cmp.w	sl, #0
 8008912:	d113      	bne.n	800893c <_strtod_l+0xb14>
 8008914:	eeb1 7b4d 	vneg.f64	d7, d13
 8008918:	ec53 2b17 	vmov	r2, r3, d7
 800891c:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8008920:	1a43      	subs	r3, r0, r1
 8008922:	eeb0 0b48 	vmov.f64	d0, d8
 8008926:	ec43 2b1c 	vmov	d12, r2, r3
 800892a:	910a      	str	r1, [sp, #40]	; 0x28
 800892c:	f001 fdba 	bl	800a4a4 <__ulp>
 8008930:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008932:	eeac 8b00 	vfma.f64	d8, d12, d0
 8008936:	ec59 8b18 	vmov	r8, r9, d8
 800893a:	e7ab      	b.n	8008894 <_strtod_l+0xa6c>
 800893c:	eeb0 7b4d 	vmov.f64	d7, d13
 8008940:	e7ea      	b.n	8008918 <_strtod_l+0xaf0>
 8008942:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8008946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800894a:	f57f af61 	bpl.w	8008810 <_strtod_l+0x9e8>
 800894e:	e4b1      	b.n	80082b4 <_strtod_l+0x48c>
 8008950:	2300      	movs	r3, #0
 8008952:	9308      	str	r3, [sp, #32]
 8008954:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008956:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008958:	6013      	str	r3, [r2, #0]
 800895a:	f7ff baad 	b.w	8007eb8 <_strtod_l+0x90>
 800895e:	2a65      	cmp	r2, #101	; 0x65
 8008960:	f43f ab9f 	beq.w	80080a2 <_strtod_l+0x27a>
 8008964:	2a45      	cmp	r2, #69	; 0x45
 8008966:	f43f ab9c 	beq.w	80080a2 <_strtod_l+0x27a>
 800896a:	2101      	movs	r1, #1
 800896c:	f7ff bbd4 	b.w	8008118 <_strtod_l+0x2f0>
 8008970:	ffc00000 	.word	0xffc00000
 8008974:	41dfffff 	.word	0x41dfffff
 8008978:	000fffff 	.word	0x000fffff
 800897c:	7ff00000 	.word	0x7ff00000
 8008980:	7fefffff 	.word	0x7fefffff
 8008984:	3ff00000 	.word	0x3ff00000
 8008988:	7c9fffff 	.word	0x7c9fffff
 800898c:	bff00000 	.word	0xbff00000
 8008990:	7fe00000 	.word	0x7fe00000

08008994 <_strtod_r>:
 8008994:	4b01      	ldr	r3, [pc, #4]	; (800899c <_strtod_r+0x8>)
 8008996:	f7ff ba47 	b.w	8007e28 <_strtod_l>
 800899a:	bf00      	nop
 800899c:	20000084 	.word	0x20000084

080089a0 <_strtol_l.constprop.0>:
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a6:	d001      	beq.n	80089ac <_strtol_l.constprop.0+0xc>
 80089a8:	2b24      	cmp	r3, #36	; 0x24
 80089aa:	d906      	bls.n	80089ba <_strtol_l.constprop.0+0x1a>
 80089ac:	f7fe fa7c 	bl	8006ea8 <__errno>
 80089b0:	2316      	movs	r3, #22
 80089b2:	6003      	str	r3, [r0, #0]
 80089b4:	2000      	movs	r0, #0
 80089b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008aa0 <_strtol_l.constprop.0+0x100>
 80089be:	460d      	mov	r5, r1
 80089c0:	462e      	mov	r6, r5
 80089c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089c6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80089ca:	f017 0708 	ands.w	r7, r7, #8
 80089ce:	d1f7      	bne.n	80089c0 <_strtol_l.constprop.0+0x20>
 80089d0:	2c2d      	cmp	r4, #45	; 0x2d
 80089d2:	d132      	bne.n	8008a3a <_strtol_l.constprop.0+0x9a>
 80089d4:	782c      	ldrb	r4, [r5, #0]
 80089d6:	2701      	movs	r7, #1
 80089d8:	1cb5      	adds	r5, r6, #2
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d05b      	beq.n	8008a96 <_strtol_l.constprop.0+0xf6>
 80089de:	2b10      	cmp	r3, #16
 80089e0:	d109      	bne.n	80089f6 <_strtol_l.constprop.0+0x56>
 80089e2:	2c30      	cmp	r4, #48	; 0x30
 80089e4:	d107      	bne.n	80089f6 <_strtol_l.constprop.0+0x56>
 80089e6:	782c      	ldrb	r4, [r5, #0]
 80089e8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80089ec:	2c58      	cmp	r4, #88	; 0x58
 80089ee:	d14d      	bne.n	8008a8c <_strtol_l.constprop.0+0xec>
 80089f0:	786c      	ldrb	r4, [r5, #1]
 80089f2:	2310      	movs	r3, #16
 80089f4:	3502      	adds	r5, #2
 80089f6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80089fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80089fe:	f04f 0c00 	mov.w	ip, #0
 8008a02:	fbb8 f9f3 	udiv	r9, r8, r3
 8008a06:	4666      	mov	r6, ip
 8008a08:	fb03 8a19 	mls	sl, r3, r9, r8
 8008a0c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008a10:	f1be 0f09 	cmp.w	lr, #9
 8008a14:	d816      	bhi.n	8008a44 <_strtol_l.constprop.0+0xa4>
 8008a16:	4674      	mov	r4, lr
 8008a18:	42a3      	cmp	r3, r4
 8008a1a:	dd24      	ble.n	8008a66 <_strtol_l.constprop.0+0xc6>
 8008a1c:	f1bc 0f00 	cmp.w	ip, #0
 8008a20:	db1e      	blt.n	8008a60 <_strtol_l.constprop.0+0xc0>
 8008a22:	45b1      	cmp	r9, r6
 8008a24:	d31c      	bcc.n	8008a60 <_strtol_l.constprop.0+0xc0>
 8008a26:	d101      	bne.n	8008a2c <_strtol_l.constprop.0+0x8c>
 8008a28:	45a2      	cmp	sl, r4
 8008a2a:	db19      	blt.n	8008a60 <_strtol_l.constprop.0+0xc0>
 8008a2c:	fb06 4603 	mla	r6, r6, r3, r4
 8008a30:	f04f 0c01 	mov.w	ip, #1
 8008a34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a38:	e7e8      	b.n	8008a0c <_strtol_l.constprop.0+0x6c>
 8008a3a:	2c2b      	cmp	r4, #43	; 0x2b
 8008a3c:	bf04      	itt	eq
 8008a3e:	782c      	ldrbeq	r4, [r5, #0]
 8008a40:	1cb5      	addeq	r5, r6, #2
 8008a42:	e7ca      	b.n	80089da <_strtol_l.constprop.0+0x3a>
 8008a44:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008a48:	f1be 0f19 	cmp.w	lr, #25
 8008a4c:	d801      	bhi.n	8008a52 <_strtol_l.constprop.0+0xb2>
 8008a4e:	3c37      	subs	r4, #55	; 0x37
 8008a50:	e7e2      	b.n	8008a18 <_strtol_l.constprop.0+0x78>
 8008a52:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008a56:	f1be 0f19 	cmp.w	lr, #25
 8008a5a:	d804      	bhi.n	8008a66 <_strtol_l.constprop.0+0xc6>
 8008a5c:	3c57      	subs	r4, #87	; 0x57
 8008a5e:	e7db      	b.n	8008a18 <_strtol_l.constprop.0+0x78>
 8008a60:	f04f 3cff 	mov.w	ip, #4294967295
 8008a64:	e7e6      	b.n	8008a34 <_strtol_l.constprop.0+0x94>
 8008a66:	f1bc 0f00 	cmp.w	ip, #0
 8008a6a:	da05      	bge.n	8008a78 <_strtol_l.constprop.0+0xd8>
 8008a6c:	2322      	movs	r3, #34	; 0x22
 8008a6e:	6003      	str	r3, [r0, #0]
 8008a70:	4646      	mov	r6, r8
 8008a72:	b942      	cbnz	r2, 8008a86 <_strtol_l.constprop.0+0xe6>
 8008a74:	4630      	mov	r0, r6
 8008a76:	e79e      	b.n	80089b6 <_strtol_l.constprop.0+0x16>
 8008a78:	b107      	cbz	r7, 8008a7c <_strtol_l.constprop.0+0xdc>
 8008a7a:	4276      	negs	r6, r6
 8008a7c:	2a00      	cmp	r2, #0
 8008a7e:	d0f9      	beq.n	8008a74 <_strtol_l.constprop.0+0xd4>
 8008a80:	f1bc 0f00 	cmp.w	ip, #0
 8008a84:	d000      	beq.n	8008a88 <_strtol_l.constprop.0+0xe8>
 8008a86:	1e69      	subs	r1, r5, #1
 8008a88:	6011      	str	r1, [r2, #0]
 8008a8a:	e7f3      	b.n	8008a74 <_strtol_l.constprop.0+0xd4>
 8008a8c:	2430      	movs	r4, #48	; 0x30
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1b1      	bne.n	80089f6 <_strtol_l.constprop.0+0x56>
 8008a92:	2308      	movs	r3, #8
 8008a94:	e7af      	b.n	80089f6 <_strtol_l.constprop.0+0x56>
 8008a96:	2c30      	cmp	r4, #48	; 0x30
 8008a98:	d0a5      	beq.n	80089e6 <_strtol_l.constprop.0+0x46>
 8008a9a:	230a      	movs	r3, #10
 8008a9c:	e7ab      	b.n	80089f6 <_strtol_l.constprop.0+0x56>
 8008a9e:	bf00      	nop
 8008aa0:	0800b8c9 	.word	0x0800b8c9

08008aa4 <_strtol_r>:
 8008aa4:	f7ff bf7c 	b.w	80089a0 <_strtol_l.constprop.0>

08008aa8 <quorem>:
 8008aa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aac:	6903      	ldr	r3, [r0, #16]
 8008aae:	690c      	ldr	r4, [r1, #16]
 8008ab0:	42a3      	cmp	r3, r4
 8008ab2:	4607      	mov	r7, r0
 8008ab4:	f2c0 8081 	blt.w	8008bba <quorem+0x112>
 8008ab8:	3c01      	subs	r4, #1
 8008aba:	f101 0814 	add.w	r8, r1, #20
 8008abe:	f100 0514 	add.w	r5, r0, #20
 8008ac2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ac6:	9301      	str	r3, [sp, #4]
 8008ac8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008acc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ad8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008adc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ae0:	d331      	bcc.n	8008b46 <quorem+0x9e>
 8008ae2:	f04f 0e00 	mov.w	lr, #0
 8008ae6:	4640      	mov	r0, r8
 8008ae8:	46ac      	mov	ip, r5
 8008aea:	46f2      	mov	sl, lr
 8008aec:	f850 2b04 	ldr.w	r2, [r0], #4
 8008af0:	b293      	uxth	r3, r2
 8008af2:	fb06 e303 	mla	r3, r6, r3, lr
 8008af6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	ebaa 0303 	sub.w	r3, sl, r3
 8008b00:	f8dc a000 	ldr.w	sl, [ip]
 8008b04:	0c12      	lsrs	r2, r2, #16
 8008b06:	fa13 f38a 	uxtah	r3, r3, sl
 8008b0a:	fb06 e202 	mla	r2, r6, r2, lr
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	9b00      	ldr	r3, [sp, #0]
 8008b12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b16:	b292      	uxth	r2, r2
 8008b18:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008b1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b20:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b24:	4581      	cmp	r9, r0
 8008b26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b2a:	f84c 3b04 	str.w	r3, [ip], #4
 8008b2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008b32:	d2db      	bcs.n	8008aec <quorem+0x44>
 8008b34:	f855 300b 	ldr.w	r3, [r5, fp]
 8008b38:	b92b      	cbnz	r3, 8008b46 <quorem+0x9e>
 8008b3a:	9b01      	ldr	r3, [sp, #4]
 8008b3c:	3b04      	subs	r3, #4
 8008b3e:	429d      	cmp	r5, r3
 8008b40:	461a      	mov	r2, r3
 8008b42:	d32e      	bcc.n	8008ba2 <quorem+0xfa>
 8008b44:	613c      	str	r4, [r7, #16]
 8008b46:	4638      	mov	r0, r7
 8008b48:	f001 fc06 	bl	800a358 <__mcmp>
 8008b4c:	2800      	cmp	r0, #0
 8008b4e:	db24      	blt.n	8008b9a <quorem+0xf2>
 8008b50:	3601      	adds	r6, #1
 8008b52:	4628      	mov	r0, r5
 8008b54:	f04f 0c00 	mov.w	ip, #0
 8008b58:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b5c:	f8d0 e000 	ldr.w	lr, [r0]
 8008b60:	b293      	uxth	r3, r2
 8008b62:	ebac 0303 	sub.w	r3, ip, r3
 8008b66:	0c12      	lsrs	r2, r2, #16
 8008b68:	fa13 f38e 	uxtah	r3, r3, lr
 8008b6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008b70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b7a:	45c1      	cmp	r9, r8
 8008b7c:	f840 3b04 	str.w	r3, [r0], #4
 8008b80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008b84:	d2e8      	bcs.n	8008b58 <quorem+0xb0>
 8008b86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b8e:	b922      	cbnz	r2, 8008b9a <quorem+0xf2>
 8008b90:	3b04      	subs	r3, #4
 8008b92:	429d      	cmp	r5, r3
 8008b94:	461a      	mov	r2, r3
 8008b96:	d30a      	bcc.n	8008bae <quorem+0x106>
 8008b98:	613c      	str	r4, [r7, #16]
 8008b9a:	4630      	mov	r0, r6
 8008b9c:	b003      	add	sp, #12
 8008b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba2:	6812      	ldr	r2, [r2, #0]
 8008ba4:	3b04      	subs	r3, #4
 8008ba6:	2a00      	cmp	r2, #0
 8008ba8:	d1cc      	bne.n	8008b44 <quorem+0x9c>
 8008baa:	3c01      	subs	r4, #1
 8008bac:	e7c7      	b.n	8008b3e <quorem+0x96>
 8008bae:	6812      	ldr	r2, [r2, #0]
 8008bb0:	3b04      	subs	r3, #4
 8008bb2:	2a00      	cmp	r2, #0
 8008bb4:	d1f0      	bne.n	8008b98 <quorem+0xf0>
 8008bb6:	3c01      	subs	r4, #1
 8008bb8:	e7eb      	b.n	8008b92 <quorem+0xea>
 8008bba:	2000      	movs	r0, #0
 8008bbc:	e7ee      	b.n	8008b9c <quorem+0xf4>
	...

08008bc0 <_dtoa_r>:
 8008bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	ed2d 8b02 	vpush	{d8}
 8008bc8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008bca:	b091      	sub	sp, #68	; 0x44
 8008bcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008bd0:	ec59 8b10 	vmov	r8, r9, d0
 8008bd4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8008bd6:	9106      	str	r1, [sp, #24]
 8008bd8:	4606      	mov	r6, r0
 8008bda:	9208      	str	r2, [sp, #32]
 8008bdc:	930c      	str	r3, [sp, #48]	; 0x30
 8008bde:	b975      	cbnz	r5, 8008bfe <_dtoa_r+0x3e>
 8008be0:	2010      	movs	r0, #16
 8008be2:	f7fe f98b 	bl	8006efc <malloc>
 8008be6:	4602      	mov	r2, r0
 8008be8:	6270      	str	r0, [r6, #36]	; 0x24
 8008bea:	b920      	cbnz	r0, 8008bf6 <_dtoa_r+0x36>
 8008bec:	4baa      	ldr	r3, [pc, #680]	; (8008e98 <_dtoa_r+0x2d8>)
 8008bee:	21ea      	movs	r1, #234	; 0xea
 8008bf0:	48aa      	ldr	r0, [pc, #680]	; (8008e9c <_dtoa_r+0x2dc>)
 8008bf2:	f001 ff3f 	bl	800aa74 <__assert_func>
 8008bf6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008bfa:	6005      	str	r5, [r0, #0]
 8008bfc:	60c5      	str	r5, [r0, #12]
 8008bfe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c00:	6819      	ldr	r1, [r3, #0]
 8008c02:	b151      	cbz	r1, 8008c1a <_dtoa_r+0x5a>
 8008c04:	685a      	ldr	r2, [r3, #4]
 8008c06:	604a      	str	r2, [r1, #4]
 8008c08:	2301      	movs	r3, #1
 8008c0a:	4093      	lsls	r3, r2
 8008c0c:	608b      	str	r3, [r1, #8]
 8008c0e:	4630      	mov	r0, r6
 8008c10:	f001 f916 	bl	8009e40 <_Bfree>
 8008c14:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c16:	2200      	movs	r2, #0
 8008c18:	601a      	str	r2, [r3, #0]
 8008c1a:	f1b9 0300 	subs.w	r3, r9, #0
 8008c1e:	bfbb      	ittet	lt
 8008c20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008c24:	9303      	strlt	r3, [sp, #12]
 8008c26:	2300      	movge	r3, #0
 8008c28:	2201      	movlt	r2, #1
 8008c2a:	bfac      	ite	ge
 8008c2c:	6023      	strge	r3, [r4, #0]
 8008c2e:	6022      	strlt	r2, [r4, #0]
 8008c30:	4b9b      	ldr	r3, [pc, #620]	; (8008ea0 <_dtoa_r+0x2e0>)
 8008c32:	9c03      	ldr	r4, [sp, #12]
 8008c34:	43a3      	bics	r3, r4
 8008c36:	d11c      	bne.n	8008c72 <_dtoa_r+0xb2>
 8008c38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8008c3e:	6013      	str	r3, [r2, #0]
 8008c40:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008c44:	ea53 0308 	orrs.w	r3, r3, r8
 8008c48:	f000 84fd 	beq.w	8009646 <_dtoa_r+0xa86>
 8008c4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c4e:	b963      	cbnz	r3, 8008c6a <_dtoa_r+0xaa>
 8008c50:	4b94      	ldr	r3, [pc, #592]	; (8008ea4 <_dtoa_r+0x2e4>)
 8008c52:	e01f      	b.n	8008c94 <_dtoa_r+0xd4>
 8008c54:	4b94      	ldr	r3, [pc, #592]	; (8008ea8 <_dtoa_r+0x2e8>)
 8008c56:	9301      	str	r3, [sp, #4]
 8008c58:	3308      	adds	r3, #8
 8008c5a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008c5c:	6013      	str	r3, [r2, #0]
 8008c5e:	9801      	ldr	r0, [sp, #4]
 8008c60:	b011      	add	sp, #68	; 0x44
 8008c62:	ecbd 8b02 	vpop	{d8}
 8008c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6a:	4b8e      	ldr	r3, [pc, #568]	; (8008ea4 <_dtoa_r+0x2e4>)
 8008c6c:	9301      	str	r3, [sp, #4]
 8008c6e:	3303      	adds	r3, #3
 8008c70:	e7f3      	b.n	8008c5a <_dtoa_r+0x9a>
 8008c72:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008c76:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c7e:	d10b      	bne.n	8008c98 <_dtoa_r+0xd8>
 8008c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c82:	2301      	movs	r3, #1
 8008c84:	6013      	str	r3, [r2, #0]
 8008c86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	f000 84d9 	beq.w	8009640 <_dtoa_r+0xa80>
 8008c8e:	4887      	ldr	r0, [pc, #540]	; (8008eac <_dtoa_r+0x2ec>)
 8008c90:	6018      	str	r0, [r3, #0]
 8008c92:	1e43      	subs	r3, r0, #1
 8008c94:	9301      	str	r3, [sp, #4]
 8008c96:	e7e2      	b.n	8008c5e <_dtoa_r+0x9e>
 8008c98:	a90f      	add	r1, sp, #60	; 0x3c
 8008c9a:	aa0e      	add	r2, sp, #56	; 0x38
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	eeb0 0b48 	vmov.f64	d0, d8
 8008ca2:	f001 fc7b 	bl	800a59c <__d2b>
 8008ca6:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8008caa:	4605      	mov	r5, r0
 8008cac:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008cae:	2900      	cmp	r1, #0
 8008cb0:	d046      	beq.n	8008d40 <_dtoa_r+0x180>
 8008cb2:	ee18 4a90 	vmov	r4, s17
 8008cb6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008cba:	ec53 2b18 	vmov	r2, r3, d8
 8008cbe:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8008cc2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008cc6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8008cca:	2400      	movs	r4, #0
 8008ccc:	ec43 2b16 	vmov	d6, r2, r3
 8008cd0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008cd4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008e80 <_dtoa_r+0x2c0>
 8008cd8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008cdc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8008e88 <_dtoa_r+0x2c8>
 8008ce0:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008ce4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008e90 <_dtoa_r+0x2d0>
 8008ce8:	ee07 1a90 	vmov	s15, r1
 8008cec:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008cf0:	eeb0 7b46 	vmov.f64	d7, d6
 8008cf4:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008cf8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008cfc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d04:	ee16 ba90 	vmov	fp, s13
 8008d08:	940a      	str	r4, [sp, #40]	; 0x28
 8008d0a:	d508      	bpl.n	8008d1e <_dtoa_r+0x15e>
 8008d0c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008d10:	eeb4 6b47 	vcmp.f64	d6, d7
 8008d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d18:	bf18      	it	ne
 8008d1a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008d1e:	f1bb 0f16 	cmp.w	fp, #22
 8008d22:	d82f      	bhi.n	8008d84 <_dtoa_r+0x1c4>
 8008d24:	4b62      	ldr	r3, [pc, #392]	; (8008eb0 <_dtoa_r+0x2f0>)
 8008d26:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d2a:	ed93 7b00 	vldr	d7, [r3]
 8008d2e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d36:	d501      	bpl.n	8008d3c <_dtoa_r+0x17c>
 8008d38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	e022      	b.n	8008d86 <_dtoa_r+0x1c6>
 8008d40:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d42:	4401      	add	r1, r0
 8008d44:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8008d48:	2b20      	cmp	r3, #32
 8008d4a:	bfc1      	itttt	gt
 8008d4c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008d50:	fa04 f303 	lslgt.w	r3, r4, r3
 8008d54:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8008d58:	fa28 f804 	lsrgt.w	r8, r8, r4
 8008d5c:	bfd6      	itet	le
 8008d5e:	f1c3 0320 	rsble	r3, r3, #32
 8008d62:	ea43 0808 	orrgt.w	r8, r3, r8
 8008d66:	fa08 f803 	lslle.w	r8, r8, r3
 8008d6a:	ee07 8a90 	vmov	s15, r8
 8008d6e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008d72:	3901      	subs	r1, #1
 8008d74:	ee17 4a90 	vmov	r4, s15
 8008d78:	ec53 2b17 	vmov	r2, r3, d7
 8008d7c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008d80:	2401      	movs	r4, #1
 8008d82:	e7a3      	b.n	8008ccc <_dtoa_r+0x10c>
 8008d84:	2301      	movs	r3, #1
 8008d86:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d88:	1a43      	subs	r3, r0, r1
 8008d8a:	1e5a      	subs	r2, r3, #1
 8008d8c:	bf45      	ittet	mi
 8008d8e:	f1c3 0301 	rsbmi	r3, r3, #1
 8008d92:	9304      	strmi	r3, [sp, #16]
 8008d94:	2300      	movpl	r3, #0
 8008d96:	2300      	movmi	r3, #0
 8008d98:	9205      	str	r2, [sp, #20]
 8008d9a:	bf54      	ite	pl
 8008d9c:	9304      	strpl	r3, [sp, #16]
 8008d9e:	9305      	strmi	r3, [sp, #20]
 8008da0:	f1bb 0f00 	cmp.w	fp, #0
 8008da4:	db18      	blt.n	8008dd8 <_dtoa_r+0x218>
 8008da6:	9b05      	ldr	r3, [sp, #20]
 8008da8:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8008dac:	445b      	add	r3, fp
 8008dae:	9305      	str	r3, [sp, #20]
 8008db0:	2300      	movs	r3, #0
 8008db2:	9a06      	ldr	r2, [sp, #24]
 8008db4:	2a09      	cmp	r2, #9
 8008db6:	d849      	bhi.n	8008e4c <_dtoa_r+0x28c>
 8008db8:	2a05      	cmp	r2, #5
 8008dba:	bfc4      	itt	gt
 8008dbc:	3a04      	subgt	r2, #4
 8008dbe:	9206      	strgt	r2, [sp, #24]
 8008dc0:	9a06      	ldr	r2, [sp, #24]
 8008dc2:	f1a2 0202 	sub.w	r2, r2, #2
 8008dc6:	bfcc      	ite	gt
 8008dc8:	2400      	movgt	r4, #0
 8008dca:	2401      	movle	r4, #1
 8008dcc:	2a03      	cmp	r2, #3
 8008dce:	d848      	bhi.n	8008e62 <_dtoa_r+0x2a2>
 8008dd0:	e8df f002 	tbb	[pc, r2]
 8008dd4:	3a2c2e0b 	.word	0x3a2c2e0b
 8008dd8:	9b04      	ldr	r3, [sp, #16]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	eba3 030b 	sub.w	r3, r3, fp
 8008de0:	9304      	str	r3, [sp, #16]
 8008de2:	9209      	str	r2, [sp, #36]	; 0x24
 8008de4:	f1cb 0300 	rsb	r3, fp, #0
 8008de8:	e7e3      	b.n	8008db2 <_dtoa_r+0x1f2>
 8008dea:	2200      	movs	r2, #0
 8008dec:	9207      	str	r2, [sp, #28]
 8008dee:	9a08      	ldr	r2, [sp, #32]
 8008df0:	2a00      	cmp	r2, #0
 8008df2:	dc39      	bgt.n	8008e68 <_dtoa_r+0x2a8>
 8008df4:	f04f 0a01 	mov.w	sl, #1
 8008df8:	46d1      	mov	r9, sl
 8008dfa:	4652      	mov	r2, sl
 8008dfc:	f8cd a020 	str.w	sl, [sp, #32]
 8008e00:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8008e02:	2100      	movs	r1, #0
 8008e04:	6079      	str	r1, [r7, #4]
 8008e06:	2004      	movs	r0, #4
 8008e08:	f100 0c14 	add.w	ip, r0, #20
 8008e0c:	4594      	cmp	ip, r2
 8008e0e:	6879      	ldr	r1, [r7, #4]
 8008e10:	d92f      	bls.n	8008e72 <_dtoa_r+0x2b2>
 8008e12:	4630      	mov	r0, r6
 8008e14:	930d      	str	r3, [sp, #52]	; 0x34
 8008e16:	f000 ffd3 	bl	8009dc0 <_Balloc>
 8008e1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e1c:	9001      	str	r0, [sp, #4]
 8008e1e:	4602      	mov	r2, r0
 8008e20:	2800      	cmp	r0, #0
 8008e22:	d149      	bne.n	8008eb8 <_dtoa_r+0x2f8>
 8008e24:	4b23      	ldr	r3, [pc, #140]	; (8008eb4 <_dtoa_r+0x2f4>)
 8008e26:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008e2a:	e6e1      	b.n	8008bf0 <_dtoa_r+0x30>
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	e7dd      	b.n	8008dec <_dtoa_r+0x22c>
 8008e30:	2200      	movs	r2, #0
 8008e32:	9207      	str	r2, [sp, #28]
 8008e34:	9a08      	ldr	r2, [sp, #32]
 8008e36:	eb0b 0a02 	add.w	sl, fp, r2
 8008e3a:	f10a 0901 	add.w	r9, sl, #1
 8008e3e:	464a      	mov	r2, r9
 8008e40:	2a01      	cmp	r2, #1
 8008e42:	bfb8      	it	lt
 8008e44:	2201      	movlt	r2, #1
 8008e46:	e7db      	b.n	8008e00 <_dtoa_r+0x240>
 8008e48:	2201      	movs	r2, #1
 8008e4a:	e7f2      	b.n	8008e32 <_dtoa_r+0x272>
 8008e4c:	2401      	movs	r4, #1
 8008e4e:	2200      	movs	r2, #0
 8008e50:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8008e54:	f04f 3aff 	mov.w	sl, #4294967295
 8008e58:	2100      	movs	r1, #0
 8008e5a:	46d1      	mov	r9, sl
 8008e5c:	2212      	movs	r2, #18
 8008e5e:	9108      	str	r1, [sp, #32]
 8008e60:	e7ce      	b.n	8008e00 <_dtoa_r+0x240>
 8008e62:	2201      	movs	r2, #1
 8008e64:	9207      	str	r2, [sp, #28]
 8008e66:	e7f5      	b.n	8008e54 <_dtoa_r+0x294>
 8008e68:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008e6c:	46d1      	mov	r9, sl
 8008e6e:	4652      	mov	r2, sl
 8008e70:	e7c6      	b.n	8008e00 <_dtoa_r+0x240>
 8008e72:	3101      	adds	r1, #1
 8008e74:	6079      	str	r1, [r7, #4]
 8008e76:	0040      	lsls	r0, r0, #1
 8008e78:	e7c6      	b.n	8008e08 <_dtoa_r+0x248>
 8008e7a:	bf00      	nop
 8008e7c:	f3af 8000 	nop.w
 8008e80:	636f4361 	.word	0x636f4361
 8008e84:	3fd287a7 	.word	0x3fd287a7
 8008e88:	8b60c8b3 	.word	0x8b60c8b3
 8008e8c:	3fc68a28 	.word	0x3fc68a28
 8008e90:	509f79fb 	.word	0x509f79fb
 8008e94:	3fd34413 	.word	0x3fd34413
 8008e98:	0800b9d6 	.word	0x0800b9d6
 8008e9c:	0800b9ed 	.word	0x0800b9ed
 8008ea0:	7ff00000 	.word	0x7ff00000
 8008ea4:	0800b9d2 	.word	0x0800b9d2
 8008ea8:	0800b9c9 	.word	0x0800b9c9
 8008eac:	0800b84d 	.word	0x0800b84d
 8008eb0:	0800bb58 	.word	0x0800bb58
 8008eb4:	0800ba48 	.word	0x0800ba48
 8008eb8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8008eba:	9901      	ldr	r1, [sp, #4]
 8008ebc:	6011      	str	r1, [r2, #0]
 8008ebe:	f1b9 0f0e 	cmp.w	r9, #14
 8008ec2:	d86c      	bhi.n	8008f9e <_dtoa_r+0x3de>
 8008ec4:	2c00      	cmp	r4, #0
 8008ec6:	d06a      	beq.n	8008f9e <_dtoa_r+0x3de>
 8008ec8:	f1bb 0f00 	cmp.w	fp, #0
 8008ecc:	f340 80a0 	ble.w	8009010 <_dtoa_r+0x450>
 8008ed0:	49c1      	ldr	r1, [pc, #772]	; (80091d8 <_dtoa_r+0x618>)
 8008ed2:	f00b 020f 	and.w	r2, fp, #15
 8008ed6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008eda:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008ede:	ed92 7b00 	vldr	d7, [r2]
 8008ee2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8008ee6:	f000 8087 	beq.w	8008ff8 <_dtoa_r+0x438>
 8008eea:	4abc      	ldr	r2, [pc, #752]	; (80091dc <_dtoa_r+0x61c>)
 8008eec:	ed92 6b08 	vldr	d6, [r2, #32]
 8008ef0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008ef4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008ef8:	f001 010f 	and.w	r1, r1, #15
 8008efc:	2203      	movs	r2, #3
 8008efe:	48b7      	ldr	r0, [pc, #732]	; (80091dc <_dtoa_r+0x61c>)
 8008f00:	2900      	cmp	r1, #0
 8008f02:	d17b      	bne.n	8008ffc <_dtoa_r+0x43c>
 8008f04:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008f08:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008f0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008f10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f12:	2900      	cmp	r1, #0
 8008f14:	f000 80a2 	beq.w	800905c <_dtoa_r+0x49c>
 8008f18:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8008f1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f20:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f28:	f140 8098 	bpl.w	800905c <_dtoa_r+0x49c>
 8008f2c:	f1b9 0f00 	cmp.w	r9, #0
 8008f30:	f000 8094 	beq.w	800905c <_dtoa_r+0x49c>
 8008f34:	f1ba 0f00 	cmp.w	sl, #0
 8008f38:	dd2f      	ble.n	8008f9a <_dtoa_r+0x3da>
 8008f3a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8008f3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008f42:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008f46:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008f4a:	3201      	adds	r2, #1
 8008f4c:	4650      	mov	r0, sl
 8008f4e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008f52:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8008f56:	ee07 2a90 	vmov	s15, r2
 8008f5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008f5e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008f62:	ee15 4a90 	vmov	r4, s11
 8008f66:	ec52 1b15 	vmov	r1, r2, d5
 8008f6a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	d177      	bne.n	8009062 <_dtoa_r+0x4a2>
 8008f72:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008f76:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008f7a:	ec42 1b17 	vmov	d7, r1, r2
 8008f7e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f86:	f300 8263 	bgt.w	8009450 <_dtoa_r+0x890>
 8008f8a:	eeb1 7b47 	vneg.f64	d7, d7
 8008f8e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f96:	f100 8258 	bmi.w	800944a <_dtoa_r+0x88a>
 8008f9a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008f9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008fa0:	2a00      	cmp	r2, #0
 8008fa2:	f2c0 811d 	blt.w	80091e0 <_dtoa_r+0x620>
 8008fa6:	f1bb 0f0e 	cmp.w	fp, #14
 8008faa:	f300 8119 	bgt.w	80091e0 <_dtoa_r+0x620>
 8008fae:	4b8a      	ldr	r3, [pc, #552]	; (80091d8 <_dtoa_r+0x618>)
 8008fb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008fb4:	ed93 6b00 	vldr	d6, [r3]
 8008fb8:	9b08      	ldr	r3, [sp, #32]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	f280 80b7 	bge.w	800912e <_dtoa_r+0x56e>
 8008fc0:	f1b9 0f00 	cmp.w	r9, #0
 8008fc4:	f300 80b3 	bgt.w	800912e <_dtoa_r+0x56e>
 8008fc8:	f040 823f 	bne.w	800944a <_dtoa_r+0x88a>
 8008fcc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008fd0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008fd4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008fd8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fe0:	464c      	mov	r4, r9
 8008fe2:	464f      	mov	r7, r9
 8008fe4:	f280 8215 	bge.w	8009412 <_dtoa_r+0x852>
 8008fe8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008fec:	2331      	movs	r3, #49	; 0x31
 8008fee:	f808 3b01 	strb.w	r3, [r8], #1
 8008ff2:	f10b 0b01 	add.w	fp, fp, #1
 8008ff6:	e211      	b.n	800941c <_dtoa_r+0x85c>
 8008ff8:	2202      	movs	r2, #2
 8008ffa:	e780      	b.n	8008efe <_dtoa_r+0x33e>
 8008ffc:	07cc      	lsls	r4, r1, #31
 8008ffe:	d504      	bpl.n	800900a <_dtoa_r+0x44a>
 8009000:	ed90 6b00 	vldr	d6, [r0]
 8009004:	3201      	adds	r2, #1
 8009006:	ee27 7b06 	vmul.f64	d7, d7, d6
 800900a:	1049      	asrs	r1, r1, #1
 800900c:	3008      	adds	r0, #8
 800900e:	e777      	b.n	8008f00 <_dtoa_r+0x340>
 8009010:	d022      	beq.n	8009058 <_dtoa_r+0x498>
 8009012:	f1cb 0100 	rsb	r1, fp, #0
 8009016:	4a70      	ldr	r2, [pc, #448]	; (80091d8 <_dtoa_r+0x618>)
 8009018:	f001 000f 	and.w	r0, r1, #15
 800901c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009020:	ed92 7b00 	vldr	d7, [r2]
 8009024:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009028:	ed8d 7b02 	vstr	d7, [sp, #8]
 800902c:	486b      	ldr	r0, [pc, #428]	; (80091dc <_dtoa_r+0x61c>)
 800902e:	1109      	asrs	r1, r1, #4
 8009030:	2400      	movs	r4, #0
 8009032:	2202      	movs	r2, #2
 8009034:	b929      	cbnz	r1, 8009042 <_dtoa_r+0x482>
 8009036:	2c00      	cmp	r4, #0
 8009038:	f43f af6a 	beq.w	8008f10 <_dtoa_r+0x350>
 800903c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009040:	e766      	b.n	8008f10 <_dtoa_r+0x350>
 8009042:	07cf      	lsls	r7, r1, #31
 8009044:	d505      	bpl.n	8009052 <_dtoa_r+0x492>
 8009046:	ed90 6b00 	vldr	d6, [r0]
 800904a:	3201      	adds	r2, #1
 800904c:	2401      	movs	r4, #1
 800904e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009052:	1049      	asrs	r1, r1, #1
 8009054:	3008      	adds	r0, #8
 8009056:	e7ed      	b.n	8009034 <_dtoa_r+0x474>
 8009058:	2202      	movs	r2, #2
 800905a:	e759      	b.n	8008f10 <_dtoa_r+0x350>
 800905c:	465f      	mov	r7, fp
 800905e:	4648      	mov	r0, r9
 8009060:	e775      	b.n	8008f4e <_dtoa_r+0x38e>
 8009062:	ec42 1b17 	vmov	d7, r1, r2
 8009066:	4a5c      	ldr	r2, [pc, #368]	; (80091d8 <_dtoa_r+0x618>)
 8009068:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800906c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009070:	9a01      	ldr	r2, [sp, #4]
 8009072:	1814      	adds	r4, r2, r0
 8009074:	9a07      	ldr	r2, [sp, #28]
 8009076:	b352      	cbz	r2, 80090ce <_dtoa_r+0x50e>
 8009078:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800907c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009080:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009084:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009088:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800908c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009090:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009094:	ee14 2a90 	vmov	r2, s9
 8009098:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800909c:	3230      	adds	r2, #48	; 0x30
 800909e:	ee36 6b45 	vsub.f64	d6, d6, d5
 80090a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80090a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090aa:	f808 2b01 	strb.w	r2, [r8], #1
 80090ae:	d439      	bmi.n	8009124 <_dtoa_r+0x564>
 80090b0:	ee32 5b46 	vsub.f64	d5, d2, d6
 80090b4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80090b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090bc:	d472      	bmi.n	80091a4 <_dtoa_r+0x5e4>
 80090be:	45a0      	cmp	r8, r4
 80090c0:	f43f af6b 	beq.w	8008f9a <_dtoa_r+0x3da>
 80090c4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80090c8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80090cc:	e7e0      	b.n	8009090 <_dtoa_r+0x4d0>
 80090ce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80090d2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80090d6:	4621      	mov	r1, r4
 80090d8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80090dc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80090e0:	ee14 2a90 	vmov	r2, s9
 80090e4:	3230      	adds	r2, #48	; 0x30
 80090e6:	f808 2b01 	strb.w	r2, [r8], #1
 80090ea:	45a0      	cmp	r8, r4
 80090ec:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80090f0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80090f4:	d118      	bne.n	8009128 <_dtoa_r+0x568>
 80090f6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80090fa:	ee37 4b05 	vadd.f64	d4, d7, d5
 80090fe:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009106:	dc4d      	bgt.n	80091a4 <_dtoa_r+0x5e4>
 8009108:	ee35 7b47 	vsub.f64	d7, d5, d7
 800910c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009114:	f57f af41 	bpl.w	8008f9a <_dtoa_r+0x3da>
 8009118:	4688      	mov	r8, r1
 800911a:	3901      	subs	r1, #1
 800911c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8009120:	2b30      	cmp	r3, #48	; 0x30
 8009122:	d0f9      	beq.n	8009118 <_dtoa_r+0x558>
 8009124:	46bb      	mov	fp, r7
 8009126:	e02a      	b.n	800917e <_dtoa_r+0x5be>
 8009128:	ee26 6b03 	vmul.f64	d6, d6, d3
 800912c:	e7d6      	b.n	80090dc <_dtoa_r+0x51c>
 800912e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009132:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8009136:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800913a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800913e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009142:	ee15 3a10 	vmov	r3, s10
 8009146:	3330      	adds	r3, #48	; 0x30
 8009148:	f808 3b01 	strb.w	r3, [r8], #1
 800914c:	9b01      	ldr	r3, [sp, #4]
 800914e:	eba8 0303 	sub.w	r3, r8, r3
 8009152:	4599      	cmp	r9, r3
 8009154:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009158:	eea3 7b46 	vfms.f64	d7, d3, d6
 800915c:	d133      	bne.n	80091c6 <_dtoa_r+0x606>
 800915e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009162:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800916a:	dc1a      	bgt.n	80091a2 <_dtoa_r+0x5e2>
 800916c:	eeb4 7b46 	vcmp.f64	d7, d6
 8009170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009174:	d103      	bne.n	800917e <_dtoa_r+0x5be>
 8009176:	ee15 3a10 	vmov	r3, s10
 800917a:	07d9      	lsls	r1, r3, #31
 800917c:	d411      	bmi.n	80091a2 <_dtoa_r+0x5e2>
 800917e:	4629      	mov	r1, r5
 8009180:	4630      	mov	r0, r6
 8009182:	f000 fe5d 	bl	8009e40 <_Bfree>
 8009186:	2300      	movs	r3, #0
 8009188:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800918a:	f888 3000 	strb.w	r3, [r8]
 800918e:	f10b 0301 	add.w	r3, fp, #1
 8009192:	6013      	str	r3, [r2, #0]
 8009194:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009196:	2b00      	cmp	r3, #0
 8009198:	f43f ad61 	beq.w	8008c5e <_dtoa_r+0x9e>
 800919c:	f8c3 8000 	str.w	r8, [r3]
 80091a0:	e55d      	b.n	8008c5e <_dtoa_r+0x9e>
 80091a2:	465f      	mov	r7, fp
 80091a4:	4643      	mov	r3, r8
 80091a6:	4698      	mov	r8, r3
 80091a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091ac:	2a39      	cmp	r2, #57	; 0x39
 80091ae:	d106      	bne.n	80091be <_dtoa_r+0x5fe>
 80091b0:	9a01      	ldr	r2, [sp, #4]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d1f7      	bne.n	80091a6 <_dtoa_r+0x5e6>
 80091b6:	9901      	ldr	r1, [sp, #4]
 80091b8:	2230      	movs	r2, #48	; 0x30
 80091ba:	3701      	adds	r7, #1
 80091bc:	700a      	strb	r2, [r1, #0]
 80091be:	781a      	ldrb	r2, [r3, #0]
 80091c0:	3201      	adds	r2, #1
 80091c2:	701a      	strb	r2, [r3, #0]
 80091c4:	e7ae      	b.n	8009124 <_dtoa_r+0x564>
 80091c6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80091ca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80091ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091d2:	d1b2      	bne.n	800913a <_dtoa_r+0x57a>
 80091d4:	e7d3      	b.n	800917e <_dtoa_r+0x5be>
 80091d6:	bf00      	nop
 80091d8:	0800bb58 	.word	0x0800bb58
 80091dc:	0800bb30 	.word	0x0800bb30
 80091e0:	9907      	ldr	r1, [sp, #28]
 80091e2:	2900      	cmp	r1, #0
 80091e4:	f000 80d0 	beq.w	8009388 <_dtoa_r+0x7c8>
 80091e8:	9906      	ldr	r1, [sp, #24]
 80091ea:	2901      	cmp	r1, #1
 80091ec:	f300 80b4 	bgt.w	8009358 <_dtoa_r+0x798>
 80091f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80091f2:	2900      	cmp	r1, #0
 80091f4:	f000 80ac 	beq.w	8009350 <_dtoa_r+0x790>
 80091f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80091fc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009200:	461c      	mov	r4, r3
 8009202:	930a      	str	r3, [sp, #40]	; 0x28
 8009204:	9b04      	ldr	r3, [sp, #16]
 8009206:	4413      	add	r3, r2
 8009208:	9304      	str	r3, [sp, #16]
 800920a:	9b05      	ldr	r3, [sp, #20]
 800920c:	2101      	movs	r1, #1
 800920e:	4413      	add	r3, r2
 8009210:	4630      	mov	r0, r6
 8009212:	9305      	str	r3, [sp, #20]
 8009214:	f000 ff16 	bl	800a044 <__i2b>
 8009218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800921a:	4607      	mov	r7, r0
 800921c:	f1b8 0f00 	cmp.w	r8, #0
 8009220:	dd0d      	ble.n	800923e <_dtoa_r+0x67e>
 8009222:	9a05      	ldr	r2, [sp, #20]
 8009224:	2a00      	cmp	r2, #0
 8009226:	dd0a      	ble.n	800923e <_dtoa_r+0x67e>
 8009228:	4542      	cmp	r2, r8
 800922a:	9904      	ldr	r1, [sp, #16]
 800922c:	bfa8      	it	ge
 800922e:	4642      	movge	r2, r8
 8009230:	1a89      	subs	r1, r1, r2
 8009232:	9104      	str	r1, [sp, #16]
 8009234:	9905      	ldr	r1, [sp, #20]
 8009236:	eba8 0802 	sub.w	r8, r8, r2
 800923a:	1a8a      	subs	r2, r1, r2
 800923c:	9205      	str	r2, [sp, #20]
 800923e:	b303      	cbz	r3, 8009282 <_dtoa_r+0x6c2>
 8009240:	9a07      	ldr	r2, [sp, #28]
 8009242:	2a00      	cmp	r2, #0
 8009244:	f000 80a5 	beq.w	8009392 <_dtoa_r+0x7d2>
 8009248:	2c00      	cmp	r4, #0
 800924a:	dd13      	ble.n	8009274 <_dtoa_r+0x6b4>
 800924c:	4639      	mov	r1, r7
 800924e:	4622      	mov	r2, r4
 8009250:	4630      	mov	r0, r6
 8009252:	930d      	str	r3, [sp, #52]	; 0x34
 8009254:	f000 ffb6 	bl	800a1c4 <__pow5mult>
 8009258:	462a      	mov	r2, r5
 800925a:	4601      	mov	r1, r0
 800925c:	4607      	mov	r7, r0
 800925e:	4630      	mov	r0, r6
 8009260:	f000 ff06 	bl	800a070 <__multiply>
 8009264:	4629      	mov	r1, r5
 8009266:	900a      	str	r0, [sp, #40]	; 0x28
 8009268:	4630      	mov	r0, r6
 800926a:	f000 fde9 	bl	8009e40 <_Bfree>
 800926e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009270:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009272:	4615      	mov	r5, r2
 8009274:	1b1a      	subs	r2, r3, r4
 8009276:	d004      	beq.n	8009282 <_dtoa_r+0x6c2>
 8009278:	4629      	mov	r1, r5
 800927a:	4630      	mov	r0, r6
 800927c:	f000 ffa2 	bl	800a1c4 <__pow5mult>
 8009280:	4605      	mov	r5, r0
 8009282:	2101      	movs	r1, #1
 8009284:	4630      	mov	r0, r6
 8009286:	f000 fedd 	bl	800a044 <__i2b>
 800928a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800928c:	2b00      	cmp	r3, #0
 800928e:	4604      	mov	r4, r0
 8009290:	f340 8081 	ble.w	8009396 <_dtoa_r+0x7d6>
 8009294:	461a      	mov	r2, r3
 8009296:	4601      	mov	r1, r0
 8009298:	4630      	mov	r0, r6
 800929a:	f000 ff93 	bl	800a1c4 <__pow5mult>
 800929e:	9b06      	ldr	r3, [sp, #24]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	4604      	mov	r4, r0
 80092a4:	dd7a      	ble.n	800939c <_dtoa_r+0x7dc>
 80092a6:	2300      	movs	r3, #0
 80092a8:	930a      	str	r3, [sp, #40]	; 0x28
 80092aa:	6922      	ldr	r2, [r4, #16]
 80092ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80092b0:	6910      	ldr	r0, [r2, #16]
 80092b2:	f000 fe77 	bl	8009fa4 <__hi0bits>
 80092b6:	f1c0 0020 	rsb	r0, r0, #32
 80092ba:	9b05      	ldr	r3, [sp, #20]
 80092bc:	4418      	add	r0, r3
 80092be:	f010 001f 	ands.w	r0, r0, #31
 80092c2:	f000 808c 	beq.w	80093de <_dtoa_r+0x81e>
 80092c6:	f1c0 0220 	rsb	r2, r0, #32
 80092ca:	2a04      	cmp	r2, #4
 80092cc:	f340 8085 	ble.w	80093da <_dtoa_r+0x81a>
 80092d0:	f1c0 001c 	rsb	r0, r0, #28
 80092d4:	9b04      	ldr	r3, [sp, #16]
 80092d6:	4403      	add	r3, r0
 80092d8:	9304      	str	r3, [sp, #16]
 80092da:	9b05      	ldr	r3, [sp, #20]
 80092dc:	4403      	add	r3, r0
 80092de:	4480      	add	r8, r0
 80092e0:	9305      	str	r3, [sp, #20]
 80092e2:	9b04      	ldr	r3, [sp, #16]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	dd05      	ble.n	80092f4 <_dtoa_r+0x734>
 80092e8:	4629      	mov	r1, r5
 80092ea:	461a      	mov	r2, r3
 80092ec:	4630      	mov	r0, r6
 80092ee:	f000 ffc3 	bl	800a278 <__lshift>
 80092f2:	4605      	mov	r5, r0
 80092f4:	9b05      	ldr	r3, [sp, #20]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	dd05      	ble.n	8009306 <_dtoa_r+0x746>
 80092fa:	4621      	mov	r1, r4
 80092fc:	461a      	mov	r2, r3
 80092fe:	4630      	mov	r0, r6
 8009300:	f000 ffba 	bl	800a278 <__lshift>
 8009304:	4604      	mov	r4, r0
 8009306:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009308:	2b00      	cmp	r3, #0
 800930a:	d06a      	beq.n	80093e2 <_dtoa_r+0x822>
 800930c:	4621      	mov	r1, r4
 800930e:	4628      	mov	r0, r5
 8009310:	f001 f822 	bl	800a358 <__mcmp>
 8009314:	2800      	cmp	r0, #0
 8009316:	da64      	bge.n	80093e2 <_dtoa_r+0x822>
 8009318:	2300      	movs	r3, #0
 800931a:	4629      	mov	r1, r5
 800931c:	220a      	movs	r2, #10
 800931e:	4630      	mov	r0, r6
 8009320:	f000 fdb0 	bl	8009e84 <__multadd>
 8009324:	9b07      	ldr	r3, [sp, #28]
 8009326:	f10b 3bff 	add.w	fp, fp, #4294967295
 800932a:	4605      	mov	r5, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	f000 8191 	beq.w	8009654 <_dtoa_r+0xa94>
 8009332:	4639      	mov	r1, r7
 8009334:	2300      	movs	r3, #0
 8009336:	220a      	movs	r2, #10
 8009338:	4630      	mov	r0, r6
 800933a:	f000 fda3 	bl	8009e84 <__multadd>
 800933e:	f1ba 0f00 	cmp.w	sl, #0
 8009342:	4607      	mov	r7, r0
 8009344:	f300 808d 	bgt.w	8009462 <_dtoa_r+0x8a2>
 8009348:	9b06      	ldr	r3, [sp, #24]
 800934a:	2b02      	cmp	r3, #2
 800934c:	dc50      	bgt.n	80093f0 <_dtoa_r+0x830>
 800934e:	e088      	b.n	8009462 <_dtoa_r+0x8a2>
 8009350:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009352:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009356:	e751      	b.n	80091fc <_dtoa_r+0x63c>
 8009358:	f109 34ff 	add.w	r4, r9, #4294967295
 800935c:	42a3      	cmp	r3, r4
 800935e:	bfbf      	itttt	lt
 8009360:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8009362:	1ae3      	sublt	r3, r4, r3
 8009364:	18d2      	addlt	r2, r2, r3
 8009366:	9209      	strlt	r2, [sp, #36]	; 0x24
 8009368:	bfb6      	itet	lt
 800936a:	4623      	movlt	r3, r4
 800936c:	1b1c      	subge	r4, r3, r4
 800936e:	2400      	movlt	r4, #0
 8009370:	f1b9 0f00 	cmp.w	r9, #0
 8009374:	bfb5      	itete	lt
 8009376:	9a04      	ldrlt	r2, [sp, #16]
 8009378:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800937c:	eba2 0809 	sublt.w	r8, r2, r9
 8009380:	464a      	movge	r2, r9
 8009382:	bfb8      	it	lt
 8009384:	2200      	movlt	r2, #0
 8009386:	e73c      	b.n	8009202 <_dtoa_r+0x642>
 8009388:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800938c:	9f07      	ldr	r7, [sp, #28]
 800938e:	461c      	mov	r4, r3
 8009390:	e744      	b.n	800921c <_dtoa_r+0x65c>
 8009392:	461a      	mov	r2, r3
 8009394:	e770      	b.n	8009278 <_dtoa_r+0x6b8>
 8009396:	9b06      	ldr	r3, [sp, #24]
 8009398:	2b01      	cmp	r3, #1
 800939a:	dc18      	bgt.n	80093ce <_dtoa_r+0x80e>
 800939c:	9b02      	ldr	r3, [sp, #8]
 800939e:	b9b3      	cbnz	r3, 80093ce <_dtoa_r+0x80e>
 80093a0:	9b03      	ldr	r3, [sp, #12]
 80093a2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80093a6:	b9a2      	cbnz	r2, 80093d2 <_dtoa_r+0x812>
 80093a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80093ac:	0d12      	lsrs	r2, r2, #20
 80093ae:	0512      	lsls	r2, r2, #20
 80093b0:	b18a      	cbz	r2, 80093d6 <_dtoa_r+0x816>
 80093b2:	9b04      	ldr	r3, [sp, #16]
 80093b4:	3301      	adds	r3, #1
 80093b6:	9304      	str	r3, [sp, #16]
 80093b8:	9b05      	ldr	r3, [sp, #20]
 80093ba:	3301      	adds	r3, #1
 80093bc:	9305      	str	r3, [sp, #20]
 80093be:	2301      	movs	r3, #1
 80093c0:	930a      	str	r3, [sp, #40]	; 0x28
 80093c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f47f af70 	bne.w	80092aa <_dtoa_r+0x6ea>
 80093ca:	2001      	movs	r0, #1
 80093cc:	e775      	b.n	80092ba <_dtoa_r+0x6fa>
 80093ce:	2300      	movs	r3, #0
 80093d0:	e7f6      	b.n	80093c0 <_dtoa_r+0x800>
 80093d2:	9b02      	ldr	r3, [sp, #8]
 80093d4:	e7f4      	b.n	80093c0 <_dtoa_r+0x800>
 80093d6:	920a      	str	r2, [sp, #40]	; 0x28
 80093d8:	e7f3      	b.n	80093c2 <_dtoa_r+0x802>
 80093da:	d082      	beq.n	80092e2 <_dtoa_r+0x722>
 80093dc:	4610      	mov	r0, r2
 80093de:	301c      	adds	r0, #28
 80093e0:	e778      	b.n	80092d4 <_dtoa_r+0x714>
 80093e2:	f1b9 0f00 	cmp.w	r9, #0
 80093e6:	dc37      	bgt.n	8009458 <_dtoa_r+0x898>
 80093e8:	9b06      	ldr	r3, [sp, #24]
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	dd34      	ble.n	8009458 <_dtoa_r+0x898>
 80093ee:	46ca      	mov	sl, r9
 80093f0:	f1ba 0f00 	cmp.w	sl, #0
 80093f4:	d10d      	bne.n	8009412 <_dtoa_r+0x852>
 80093f6:	4621      	mov	r1, r4
 80093f8:	4653      	mov	r3, sl
 80093fa:	2205      	movs	r2, #5
 80093fc:	4630      	mov	r0, r6
 80093fe:	f000 fd41 	bl	8009e84 <__multadd>
 8009402:	4601      	mov	r1, r0
 8009404:	4604      	mov	r4, r0
 8009406:	4628      	mov	r0, r5
 8009408:	f000 ffa6 	bl	800a358 <__mcmp>
 800940c:	2800      	cmp	r0, #0
 800940e:	f73f adeb 	bgt.w	8008fe8 <_dtoa_r+0x428>
 8009412:	9b08      	ldr	r3, [sp, #32]
 8009414:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009418:	ea6f 0b03 	mvn.w	fp, r3
 800941c:	f04f 0900 	mov.w	r9, #0
 8009420:	4621      	mov	r1, r4
 8009422:	4630      	mov	r0, r6
 8009424:	f000 fd0c 	bl	8009e40 <_Bfree>
 8009428:	2f00      	cmp	r7, #0
 800942a:	f43f aea8 	beq.w	800917e <_dtoa_r+0x5be>
 800942e:	f1b9 0f00 	cmp.w	r9, #0
 8009432:	d005      	beq.n	8009440 <_dtoa_r+0x880>
 8009434:	45b9      	cmp	r9, r7
 8009436:	d003      	beq.n	8009440 <_dtoa_r+0x880>
 8009438:	4649      	mov	r1, r9
 800943a:	4630      	mov	r0, r6
 800943c:	f000 fd00 	bl	8009e40 <_Bfree>
 8009440:	4639      	mov	r1, r7
 8009442:	4630      	mov	r0, r6
 8009444:	f000 fcfc 	bl	8009e40 <_Bfree>
 8009448:	e699      	b.n	800917e <_dtoa_r+0x5be>
 800944a:	2400      	movs	r4, #0
 800944c:	4627      	mov	r7, r4
 800944e:	e7e0      	b.n	8009412 <_dtoa_r+0x852>
 8009450:	46bb      	mov	fp, r7
 8009452:	4604      	mov	r4, r0
 8009454:	4607      	mov	r7, r0
 8009456:	e5c7      	b.n	8008fe8 <_dtoa_r+0x428>
 8009458:	9b07      	ldr	r3, [sp, #28]
 800945a:	46ca      	mov	sl, r9
 800945c:	2b00      	cmp	r3, #0
 800945e:	f000 8100 	beq.w	8009662 <_dtoa_r+0xaa2>
 8009462:	f1b8 0f00 	cmp.w	r8, #0
 8009466:	dd05      	ble.n	8009474 <_dtoa_r+0x8b4>
 8009468:	4639      	mov	r1, r7
 800946a:	4642      	mov	r2, r8
 800946c:	4630      	mov	r0, r6
 800946e:	f000 ff03 	bl	800a278 <__lshift>
 8009472:	4607      	mov	r7, r0
 8009474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009476:	2b00      	cmp	r3, #0
 8009478:	d05d      	beq.n	8009536 <_dtoa_r+0x976>
 800947a:	6879      	ldr	r1, [r7, #4]
 800947c:	4630      	mov	r0, r6
 800947e:	f000 fc9f 	bl	8009dc0 <_Balloc>
 8009482:	4680      	mov	r8, r0
 8009484:	b928      	cbnz	r0, 8009492 <_dtoa_r+0x8d2>
 8009486:	4b82      	ldr	r3, [pc, #520]	; (8009690 <_dtoa_r+0xad0>)
 8009488:	4602      	mov	r2, r0
 800948a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800948e:	f7ff bbaf 	b.w	8008bf0 <_dtoa_r+0x30>
 8009492:	693a      	ldr	r2, [r7, #16]
 8009494:	3202      	adds	r2, #2
 8009496:	0092      	lsls	r2, r2, #2
 8009498:	f107 010c 	add.w	r1, r7, #12
 800949c:	300c      	adds	r0, #12
 800949e:	f7fd fd35 	bl	8006f0c <memcpy>
 80094a2:	2201      	movs	r2, #1
 80094a4:	4641      	mov	r1, r8
 80094a6:	4630      	mov	r0, r6
 80094a8:	f000 fee6 	bl	800a278 <__lshift>
 80094ac:	9b01      	ldr	r3, [sp, #4]
 80094ae:	3301      	adds	r3, #1
 80094b0:	9304      	str	r3, [sp, #16]
 80094b2:	9b01      	ldr	r3, [sp, #4]
 80094b4:	4453      	add	r3, sl
 80094b6:	9308      	str	r3, [sp, #32]
 80094b8:	9b02      	ldr	r3, [sp, #8]
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	46b9      	mov	r9, r7
 80094c0:	9307      	str	r3, [sp, #28]
 80094c2:	4607      	mov	r7, r0
 80094c4:	9b04      	ldr	r3, [sp, #16]
 80094c6:	4621      	mov	r1, r4
 80094c8:	3b01      	subs	r3, #1
 80094ca:	4628      	mov	r0, r5
 80094cc:	9302      	str	r3, [sp, #8]
 80094ce:	f7ff faeb 	bl	8008aa8 <quorem>
 80094d2:	4603      	mov	r3, r0
 80094d4:	3330      	adds	r3, #48	; 0x30
 80094d6:	9005      	str	r0, [sp, #20]
 80094d8:	4649      	mov	r1, r9
 80094da:	4628      	mov	r0, r5
 80094dc:	9309      	str	r3, [sp, #36]	; 0x24
 80094de:	f000 ff3b 	bl	800a358 <__mcmp>
 80094e2:	463a      	mov	r2, r7
 80094e4:	4682      	mov	sl, r0
 80094e6:	4621      	mov	r1, r4
 80094e8:	4630      	mov	r0, r6
 80094ea:	f000 ff51 	bl	800a390 <__mdiff>
 80094ee:	68c2      	ldr	r2, [r0, #12]
 80094f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094f2:	4680      	mov	r8, r0
 80094f4:	bb0a      	cbnz	r2, 800953a <_dtoa_r+0x97a>
 80094f6:	4601      	mov	r1, r0
 80094f8:	4628      	mov	r0, r5
 80094fa:	f000 ff2d 	bl	800a358 <__mcmp>
 80094fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009500:	4602      	mov	r2, r0
 8009502:	4641      	mov	r1, r8
 8009504:	4630      	mov	r0, r6
 8009506:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800950a:	f000 fc99 	bl	8009e40 <_Bfree>
 800950e:	9b06      	ldr	r3, [sp, #24]
 8009510:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009512:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009516:	ea43 0102 	orr.w	r1, r3, r2
 800951a:	9b07      	ldr	r3, [sp, #28]
 800951c:	430b      	orrs	r3, r1
 800951e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009520:	d10d      	bne.n	800953e <_dtoa_r+0x97e>
 8009522:	2b39      	cmp	r3, #57	; 0x39
 8009524:	d029      	beq.n	800957a <_dtoa_r+0x9ba>
 8009526:	f1ba 0f00 	cmp.w	sl, #0
 800952a:	dd01      	ble.n	8009530 <_dtoa_r+0x970>
 800952c:	9b05      	ldr	r3, [sp, #20]
 800952e:	3331      	adds	r3, #49	; 0x31
 8009530:	9a02      	ldr	r2, [sp, #8]
 8009532:	7013      	strb	r3, [r2, #0]
 8009534:	e774      	b.n	8009420 <_dtoa_r+0x860>
 8009536:	4638      	mov	r0, r7
 8009538:	e7b8      	b.n	80094ac <_dtoa_r+0x8ec>
 800953a:	2201      	movs	r2, #1
 800953c:	e7e1      	b.n	8009502 <_dtoa_r+0x942>
 800953e:	f1ba 0f00 	cmp.w	sl, #0
 8009542:	db06      	blt.n	8009552 <_dtoa_r+0x992>
 8009544:	9906      	ldr	r1, [sp, #24]
 8009546:	ea41 0a0a 	orr.w	sl, r1, sl
 800954a:	9907      	ldr	r1, [sp, #28]
 800954c:	ea5a 0101 	orrs.w	r1, sl, r1
 8009550:	d120      	bne.n	8009594 <_dtoa_r+0x9d4>
 8009552:	2a00      	cmp	r2, #0
 8009554:	ddec      	ble.n	8009530 <_dtoa_r+0x970>
 8009556:	4629      	mov	r1, r5
 8009558:	2201      	movs	r2, #1
 800955a:	4630      	mov	r0, r6
 800955c:	9304      	str	r3, [sp, #16]
 800955e:	f000 fe8b 	bl	800a278 <__lshift>
 8009562:	4621      	mov	r1, r4
 8009564:	4605      	mov	r5, r0
 8009566:	f000 fef7 	bl	800a358 <__mcmp>
 800956a:	2800      	cmp	r0, #0
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	dc02      	bgt.n	8009576 <_dtoa_r+0x9b6>
 8009570:	d1de      	bne.n	8009530 <_dtoa_r+0x970>
 8009572:	07da      	lsls	r2, r3, #31
 8009574:	d5dc      	bpl.n	8009530 <_dtoa_r+0x970>
 8009576:	2b39      	cmp	r3, #57	; 0x39
 8009578:	d1d8      	bne.n	800952c <_dtoa_r+0x96c>
 800957a:	9a02      	ldr	r2, [sp, #8]
 800957c:	2339      	movs	r3, #57	; 0x39
 800957e:	7013      	strb	r3, [r2, #0]
 8009580:	4643      	mov	r3, r8
 8009582:	4698      	mov	r8, r3
 8009584:	3b01      	subs	r3, #1
 8009586:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800958a:	2a39      	cmp	r2, #57	; 0x39
 800958c:	d051      	beq.n	8009632 <_dtoa_r+0xa72>
 800958e:	3201      	adds	r2, #1
 8009590:	701a      	strb	r2, [r3, #0]
 8009592:	e745      	b.n	8009420 <_dtoa_r+0x860>
 8009594:	2a00      	cmp	r2, #0
 8009596:	dd03      	ble.n	80095a0 <_dtoa_r+0x9e0>
 8009598:	2b39      	cmp	r3, #57	; 0x39
 800959a:	d0ee      	beq.n	800957a <_dtoa_r+0x9ba>
 800959c:	3301      	adds	r3, #1
 800959e:	e7c7      	b.n	8009530 <_dtoa_r+0x970>
 80095a0:	9a04      	ldr	r2, [sp, #16]
 80095a2:	9908      	ldr	r1, [sp, #32]
 80095a4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80095a8:	428a      	cmp	r2, r1
 80095aa:	d02b      	beq.n	8009604 <_dtoa_r+0xa44>
 80095ac:	4629      	mov	r1, r5
 80095ae:	2300      	movs	r3, #0
 80095b0:	220a      	movs	r2, #10
 80095b2:	4630      	mov	r0, r6
 80095b4:	f000 fc66 	bl	8009e84 <__multadd>
 80095b8:	45b9      	cmp	r9, r7
 80095ba:	4605      	mov	r5, r0
 80095bc:	f04f 0300 	mov.w	r3, #0
 80095c0:	f04f 020a 	mov.w	r2, #10
 80095c4:	4649      	mov	r1, r9
 80095c6:	4630      	mov	r0, r6
 80095c8:	d107      	bne.n	80095da <_dtoa_r+0xa1a>
 80095ca:	f000 fc5b 	bl	8009e84 <__multadd>
 80095ce:	4681      	mov	r9, r0
 80095d0:	4607      	mov	r7, r0
 80095d2:	9b04      	ldr	r3, [sp, #16]
 80095d4:	3301      	adds	r3, #1
 80095d6:	9304      	str	r3, [sp, #16]
 80095d8:	e774      	b.n	80094c4 <_dtoa_r+0x904>
 80095da:	f000 fc53 	bl	8009e84 <__multadd>
 80095de:	4639      	mov	r1, r7
 80095e0:	4681      	mov	r9, r0
 80095e2:	2300      	movs	r3, #0
 80095e4:	220a      	movs	r2, #10
 80095e6:	4630      	mov	r0, r6
 80095e8:	f000 fc4c 	bl	8009e84 <__multadd>
 80095ec:	4607      	mov	r7, r0
 80095ee:	e7f0      	b.n	80095d2 <_dtoa_r+0xa12>
 80095f0:	f1ba 0f00 	cmp.w	sl, #0
 80095f4:	9a01      	ldr	r2, [sp, #4]
 80095f6:	bfcc      	ite	gt
 80095f8:	46d0      	movgt	r8, sl
 80095fa:	f04f 0801 	movle.w	r8, #1
 80095fe:	4490      	add	r8, r2
 8009600:	f04f 0900 	mov.w	r9, #0
 8009604:	4629      	mov	r1, r5
 8009606:	2201      	movs	r2, #1
 8009608:	4630      	mov	r0, r6
 800960a:	9302      	str	r3, [sp, #8]
 800960c:	f000 fe34 	bl	800a278 <__lshift>
 8009610:	4621      	mov	r1, r4
 8009612:	4605      	mov	r5, r0
 8009614:	f000 fea0 	bl	800a358 <__mcmp>
 8009618:	2800      	cmp	r0, #0
 800961a:	dcb1      	bgt.n	8009580 <_dtoa_r+0x9c0>
 800961c:	d102      	bne.n	8009624 <_dtoa_r+0xa64>
 800961e:	9b02      	ldr	r3, [sp, #8]
 8009620:	07db      	lsls	r3, r3, #31
 8009622:	d4ad      	bmi.n	8009580 <_dtoa_r+0x9c0>
 8009624:	4643      	mov	r3, r8
 8009626:	4698      	mov	r8, r3
 8009628:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800962c:	2a30      	cmp	r2, #48	; 0x30
 800962e:	d0fa      	beq.n	8009626 <_dtoa_r+0xa66>
 8009630:	e6f6      	b.n	8009420 <_dtoa_r+0x860>
 8009632:	9a01      	ldr	r2, [sp, #4]
 8009634:	429a      	cmp	r2, r3
 8009636:	d1a4      	bne.n	8009582 <_dtoa_r+0x9c2>
 8009638:	f10b 0b01 	add.w	fp, fp, #1
 800963c:	2331      	movs	r3, #49	; 0x31
 800963e:	e778      	b.n	8009532 <_dtoa_r+0x972>
 8009640:	4b14      	ldr	r3, [pc, #80]	; (8009694 <_dtoa_r+0xad4>)
 8009642:	f7ff bb27 	b.w	8008c94 <_dtoa_r+0xd4>
 8009646:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009648:	2b00      	cmp	r3, #0
 800964a:	f47f ab03 	bne.w	8008c54 <_dtoa_r+0x94>
 800964e:	4b12      	ldr	r3, [pc, #72]	; (8009698 <_dtoa_r+0xad8>)
 8009650:	f7ff bb20 	b.w	8008c94 <_dtoa_r+0xd4>
 8009654:	f1ba 0f00 	cmp.w	sl, #0
 8009658:	dc03      	bgt.n	8009662 <_dtoa_r+0xaa2>
 800965a:	9b06      	ldr	r3, [sp, #24]
 800965c:	2b02      	cmp	r3, #2
 800965e:	f73f aec7 	bgt.w	80093f0 <_dtoa_r+0x830>
 8009662:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009666:	4621      	mov	r1, r4
 8009668:	4628      	mov	r0, r5
 800966a:	f7ff fa1d 	bl	8008aa8 <quorem>
 800966e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009672:	f808 3b01 	strb.w	r3, [r8], #1
 8009676:	9a01      	ldr	r2, [sp, #4]
 8009678:	eba8 0202 	sub.w	r2, r8, r2
 800967c:	4592      	cmp	sl, r2
 800967e:	ddb7      	ble.n	80095f0 <_dtoa_r+0xa30>
 8009680:	4629      	mov	r1, r5
 8009682:	2300      	movs	r3, #0
 8009684:	220a      	movs	r2, #10
 8009686:	4630      	mov	r0, r6
 8009688:	f000 fbfc 	bl	8009e84 <__multadd>
 800968c:	4605      	mov	r5, r0
 800968e:	e7ea      	b.n	8009666 <_dtoa_r+0xaa6>
 8009690:	0800ba48 	.word	0x0800ba48
 8009694:	0800b84c 	.word	0x0800b84c
 8009698:	0800b9c9 	.word	0x0800b9c9

0800969c <rshift>:
 800969c:	6903      	ldr	r3, [r0, #16]
 800969e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80096a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80096aa:	f100 0414 	add.w	r4, r0, #20
 80096ae:	dd45      	ble.n	800973c <rshift+0xa0>
 80096b0:	f011 011f 	ands.w	r1, r1, #31
 80096b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80096b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80096bc:	d10c      	bne.n	80096d8 <rshift+0x3c>
 80096be:	f100 0710 	add.w	r7, r0, #16
 80096c2:	4629      	mov	r1, r5
 80096c4:	42b1      	cmp	r1, r6
 80096c6:	d334      	bcc.n	8009732 <rshift+0x96>
 80096c8:	1a9b      	subs	r3, r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	1eea      	subs	r2, r5, #3
 80096ce:	4296      	cmp	r6, r2
 80096d0:	bf38      	it	cc
 80096d2:	2300      	movcc	r3, #0
 80096d4:	4423      	add	r3, r4
 80096d6:	e015      	b.n	8009704 <rshift+0x68>
 80096d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80096dc:	f1c1 0820 	rsb	r8, r1, #32
 80096e0:	40cf      	lsrs	r7, r1
 80096e2:	f105 0e04 	add.w	lr, r5, #4
 80096e6:	46a1      	mov	r9, r4
 80096e8:	4576      	cmp	r6, lr
 80096ea:	46f4      	mov	ip, lr
 80096ec:	d815      	bhi.n	800971a <rshift+0x7e>
 80096ee:	1a9a      	subs	r2, r3, r2
 80096f0:	0092      	lsls	r2, r2, #2
 80096f2:	3a04      	subs	r2, #4
 80096f4:	3501      	adds	r5, #1
 80096f6:	42ae      	cmp	r6, r5
 80096f8:	bf38      	it	cc
 80096fa:	2200      	movcc	r2, #0
 80096fc:	18a3      	adds	r3, r4, r2
 80096fe:	50a7      	str	r7, [r4, r2]
 8009700:	b107      	cbz	r7, 8009704 <rshift+0x68>
 8009702:	3304      	adds	r3, #4
 8009704:	1b1a      	subs	r2, r3, r4
 8009706:	42a3      	cmp	r3, r4
 8009708:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800970c:	bf08      	it	eq
 800970e:	2300      	moveq	r3, #0
 8009710:	6102      	str	r2, [r0, #16]
 8009712:	bf08      	it	eq
 8009714:	6143      	streq	r3, [r0, #20]
 8009716:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800971a:	f8dc c000 	ldr.w	ip, [ip]
 800971e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009722:	ea4c 0707 	orr.w	r7, ip, r7
 8009726:	f849 7b04 	str.w	r7, [r9], #4
 800972a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800972e:	40cf      	lsrs	r7, r1
 8009730:	e7da      	b.n	80096e8 <rshift+0x4c>
 8009732:	f851 cb04 	ldr.w	ip, [r1], #4
 8009736:	f847 cf04 	str.w	ip, [r7, #4]!
 800973a:	e7c3      	b.n	80096c4 <rshift+0x28>
 800973c:	4623      	mov	r3, r4
 800973e:	e7e1      	b.n	8009704 <rshift+0x68>

08009740 <__hexdig_fun>:
 8009740:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009744:	2b09      	cmp	r3, #9
 8009746:	d802      	bhi.n	800974e <__hexdig_fun+0xe>
 8009748:	3820      	subs	r0, #32
 800974a:	b2c0      	uxtb	r0, r0
 800974c:	4770      	bx	lr
 800974e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009752:	2b05      	cmp	r3, #5
 8009754:	d801      	bhi.n	800975a <__hexdig_fun+0x1a>
 8009756:	3847      	subs	r0, #71	; 0x47
 8009758:	e7f7      	b.n	800974a <__hexdig_fun+0xa>
 800975a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800975e:	2b05      	cmp	r3, #5
 8009760:	d801      	bhi.n	8009766 <__hexdig_fun+0x26>
 8009762:	3827      	subs	r0, #39	; 0x27
 8009764:	e7f1      	b.n	800974a <__hexdig_fun+0xa>
 8009766:	2000      	movs	r0, #0
 8009768:	4770      	bx	lr
	...

0800976c <__gethex>:
 800976c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009770:	ed2d 8b02 	vpush	{d8}
 8009774:	b089      	sub	sp, #36	; 0x24
 8009776:	ee08 0a10 	vmov	s16, r0
 800977a:	9304      	str	r3, [sp, #16]
 800977c:	4bb4      	ldr	r3, [pc, #720]	; (8009a50 <__gethex+0x2e4>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	9301      	str	r3, [sp, #4]
 8009782:	4618      	mov	r0, r3
 8009784:	468b      	mov	fp, r1
 8009786:	4690      	mov	r8, r2
 8009788:	f7f6 fd5a 	bl	8000240 <strlen>
 800978c:	9b01      	ldr	r3, [sp, #4]
 800978e:	f8db 2000 	ldr.w	r2, [fp]
 8009792:	4403      	add	r3, r0
 8009794:	4682      	mov	sl, r0
 8009796:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800979a:	9305      	str	r3, [sp, #20]
 800979c:	1c93      	adds	r3, r2, #2
 800979e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80097a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80097a6:	32fe      	adds	r2, #254	; 0xfe
 80097a8:	18d1      	adds	r1, r2, r3
 80097aa:	461f      	mov	r7, r3
 80097ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 80097b0:	9100      	str	r1, [sp, #0]
 80097b2:	2830      	cmp	r0, #48	; 0x30
 80097b4:	d0f8      	beq.n	80097a8 <__gethex+0x3c>
 80097b6:	f7ff ffc3 	bl	8009740 <__hexdig_fun>
 80097ba:	4604      	mov	r4, r0
 80097bc:	2800      	cmp	r0, #0
 80097be:	d13a      	bne.n	8009836 <__gethex+0xca>
 80097c0:	9901      	ldr	r1, [sp, #4]
 80097c2:	4652      	mov	r2, sl
 80097c4:	4638      	mov	r0, r7
 80097c6:	f001 f933 	bl	800aa30 <strncmp>
 80097ca:	4605      	mov	r5, r0
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d168      	bne.n	80098a2 <__gethex+0x136>
 80097d0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80097d4:	eb07 060a 	add.w	r6, r7, sl
 80097d8:	f7ff ffb2 	bl	8009740 <__hexdig_fun>
 80097dc:	2800      	cmp	r0, #0
 80097de:	d062      	beq.n	80098a6 <__gethex+0x13a>
 80097e0:	4633      	mov	r3, r6
 80097e2:	7818      	ldrb	r0, [r3, #0]
 80097e4:	2830      	cmp	r0, #48	; 0x30
 80097e6:	461f      	mov	r7, r3
 80097e8:	f103 0301 	add.w	r3, r3, #1
 80097ec:	d0f9      	beq.n	80097e2 <__gethex+0x76>
 80097ee:	f7ff ffa7 	bl	8009740 <__hexdig_fun>
 80097f2:	2301      	movs	r3, #1
 80097f4:	fab0 f480 	clz	r4, r0
 80097f8:	0964      	lsrs	r4, r4, #5
 80097fa:	4635      	mov	r5, r6
 80097fc:	9300      	str	r3, [sp, #0]
 80097fe:	463a      	mov	r2, r7
 8009800:	4616      	mov	r6, r2
 8009802:	3201      	adds	r2, #1
 8009804:	7830      	ldrb	r0, [r6, #0]
 8009806:	f7ff ff9b 	bl	8009740 <__hexdig_fun>
 800980a:	2800      	cmp	r0, #0
 800980c:	d1f8      	bne.n	8009800 <__gethex+0x94>
 800980e:	9901      	ldr	r1, [sp, #4]
 8009810:	4652      	mov	r2, sl
 8009812:	4630      	mov	r0, r6
 8009814:	f001 f90c 	bl	800aa30 <strncmp>
 8009818:	b980      	cbnz	r0, 800983c <__gethex+0xd0>
 800981a:	b94d      	cbnz	r5, 8009830 <__gethex+0xc4>
 800981c:	eb06 050a 	add.w	r5, r6, sl
 8009820:	462a      	mov	r2, r5
 8009822:	4616      	mov	r6, r2
 8009824:	3201      	adds	r2, #1
 8009826:	7830      	ldrb	r0, [r6, #0]
 8009828:	f7ff ff8a 	bl	8009740 <__hexdig_fun>
 800982c:	2800      	cmp	r0, #0
 800982e:	d1f8      	bne.n	8009822 <__gethex+0xb6>
 8009830:	1bad      	subs	r5, r5, r6
 8009832:	00ad      	lsls	r5, r5, #2
 8009834:	e004      	b.n	8009840 <__gethex+0xd4>
 8009836:	2400      	movs	r4, #0
 8009838:	4625      	mov	r5, r4
 800983a:	e7e0      	b.n	80097fe <__gethex+0x92>
 800983c:	2d00      	cmp	r5, #0
 800983e:	d1f7      	bne.n	8009830 <__gethex+0xc4>
 8009840:	7833      	ldrb	r3, [r6, #0]
 8009842:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009846:	2b50      	cmp	r3, #80	; 0x50
 8009848:	d13b      	bne.n	80098c2 <__gethex+0x156>
 800984a:	7873      	ldrb	r3, [r6, #1]
 800984c:	2b2b      	cmp	r3, #43	; 0x2b
 800984e:	d02c      	beq.n	80098aa <__gethex+0x13e>
 8009850:	2b2d      	cmp	r3, #45	; 0x2d
 8009852:	d02e      	beq.n	80098b2 <__gethex+0x146>
 8009854:	1c71      	adds	r1, r6, #1
 8009856:	f04f 0900 	mov.w	r9, #0
 800985a:	7808      	ldrb	r0, [r1, #0]
 800985c:	f7ff ff70 	bl	8009740 <__hexdig_fun>
 8009860:	1e43      	subs	r3, r0, #1
 8009862:	b2db      	uxtb	r3, r3
 8009864:	2b18      	cmp	r3, #24
 8009866:	d82c      	bhi.n	80098c2 <__gethex+0x156>
 8009868:	f1a0 0210 	sub.w	r2, r0, #16
 800986c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009870:	f7ff ff66 	bl	8009740 <__hexdig_fun>
 8009874:	1e43      	subs	r3, r0, #1
 8009876:	b2db      	uxtb	r3, r3
 8009878:	2b18      	cmp	r3, #24
 800987a:	d91d      	bls.n	80098b8 <__gethex+0x14c>
 800987c:	f1b9 0f00 	cmp.w	r9, #0
 8009880:	d000      	beq.n	8009884 <__gethex+0x118>
 8009882:	4252      	negs	r2, r2
 8009884:	4415      	add	r5, r2
 8009886:	f8cb 1000 	str.w	r1, [fp]
 800988a:	b1e4      	cbz	r4, 80098c6 <__gethex+0x15a>
 800988c:	9b00      	ldr	r3, [sp, #0]
 800988e:	2b00      	cmp	r3, #0
 8009890:	bf14      	ite	ne
 8009892:	2700      	movne	r7, #0
 8009894:	2706      	moveq	r7, #6
 8009896:	4638      	mov	r0, r7
 8009898:	b009      	add	sp, #36	; 0x24
 800989a:	ecbd 8b02 	vpop	{d8}
 800989e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a2:	463e      	mov	r6, r7
 80098a4:	4625      	mov	r5, r4
 80098a6:	2401      	movs	r4, #1
 80098a8:	e7ca      	b.n	8009840 <__gethex+0xd4>
 80098aa:	f04f 0900 	mov.w	r9, #0
 80098ae:	1cb1      	adds	r1, r6, #2
 80098b0:	e7d3      	b.n	800985a <__gethex+0xee>
 80098b2:	f04f 0901 	mov.w	r9, #1
 80098b6:	e7fa      	b.n	80098ae <__gethex+0x142>
 80098b8:	230a      	movs	r3, #10
 80098ba:	fb03 0202 	mla	r2, r3, r2, r0
 80098be:	3a10      	subs	r2, #16
 80098c0:	e7d4      	b.n	800986c <__gethex+0x100>
 80098c2:	4631      	mov	r1, r6
 80098c4:	e7df      	b.n	8009886 <__gethex+0x11a>
 80098c6:	1bf3      	subs	r3, r6, r7
 80098c8:	3b01      	subs	r3, #1
 80098ca:	4621      	mov	r1, r4
 80098cc:	2b07      	cmp	r3, #7
 80098ce:	dc0b      	bgt.n	80098e8 <__gethex+0x17c>
 80098d0:	ee18 0a10 	vmov	r0, s16
 80098d4:	f000 fa74 	bl	8009dc0 <_Balloc>
 80098d8:	4604      	mov	r4, r0
 80098da:	b940      	cbnz	r0, 80098ee <__gethex+0x182>
 80098dc:	4b5d      	ldr	r3, [pc, #372]	; (8009a54 <__gethex+0x2e8>)
 80098de:	4602      	mov	r2, r0
 80098e0:	21de      	movs	r1, #222	; 0xde
 80098e2:	485d      	ldr	r0, [pc, #372]	; (8009a58 <__gethex+0x2ec>)
 80098e4:	f001 f8c6 	bl	800aa74 <__assert_func>
 80098e8:	3101      	adds	r1, #1
 80098ea:	105b      	asrs	r3, r3, #1
 80098ec:	e7ee      	b.n	80098cc <__gethex+0x160>
 80098ee:	f100 0914 	add.w	r9, r0, #20
 80098f2:	f04f 0b00 	mov.w	fp, #0
 80098f6:	f1ca 0301 	rsb	r3, sl, #1
 80098fa:	f8cd 9008 	str.w	r9, [sp, #8]
 80098fe:	f8cd b000 	str.w	fp, [sp]
 8009902:	9306      	str	r3, [sp, #24]
 8009904:	42b7      	cmp	r7, r6
 8009906:	d340      	bcc.n	800998a <__gethex+0x21e>
 8009908:	9802      	ldr	r0, [sp, #8]
 800990a:	9b00      	ldr	r3, [sp, #0]
 800990c:	f840 3b04 	str.w	r3, [r0], #4
 8009910:	eba0 0009 	sub.w	r0, r0, r9
 8009914:	1080      	asrs	r0, r0, #2
 8009916:	0146      	lsls	r6, r0, #5
 8009918:	6120      	str	r0, [r4, #16]
 800991a:	4618      	mov	r0, r3
 800991c:	f000 fb42 	bl	8009fa4 <__hi0bits>
 8009920:	1a30      	subs	r0, r6, r0
 8009922:	f8d8 6000 	ldr.w	r6, [r8]
 8009926:	42b0      	cmp	r0, r6
 8009928:	dd63      	ble.n	80099f2 <__gethex+0x286>
 800992a:	1b87      	subs	r7, r0, r6
 800992c:	4639      	mov	r1, r7
 800992e:	4620      	mov	r0, r4
 8009930:	f000 fee3 	bl	800a6fa <__any_on>
 8009934:	4682      	mov	sl, r0
 8009936:	b1a8      	cbz	r0, 8009964 <__gethex+0x1f8>
 8009938:	1e7b      	subs	r3, r7, #1
 800993a:	1159      	asrs	r1, r3, #5
 800993c:	f003 021f 	and.w	r2, r3, #31
 8009940:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009944:	f04f 0a01 	mov.w	sl, #1
 8009948:	fa0a f202 	lsl.w	r2, sl, r2
 800994c:	420a      	tst	r2, r1
 800994e:	d009      	beq.n	8009964 <__gethex+0x1f8>
 8009950:	4553      	cmp	r3, sl
 8009952:	dd05      	ble.n	8009960 <__gethex+0x1f4>
 8009954:	1eb9      	subs	r1, r7, #2
 8009956:	4620      	mov	r0, r4
 8009958:	f000 fecf 	bl	800a6fa <__any_on>
 800995c:	2800      	cmp	r0, #0
 800995e:	d145      	bne.n	80099ec <__gethex+0x280>
 8009960:	f04f 0a02 	mov.w	sl, #2
 8009964:	4639      	mov	r1, r7
 8009966:	4620      	mov	r0, r4
 8009968:	f7ff fe98 	bl	800969c <rshift>
 800996c:	443d      	add	r5, r7
 800996e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009972:	42ab      	cmp	r3, r5
 8009974:	da4c      	bge.n	8009a10 <__gethex+0x2a4>
 8009976:	ee18 0a10 	vmov	r0, s16
 800997a:	4621      	mov	r1, r4
 800997c:	f000 fa60 	bl	8009e40 <_Bfree>
 8009980:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009982:	2300      	movs	r3, #0
 8009984:	6013      	str	r3, [r2, #0]
 8009986:	27a3      	movs	r7, #163	; 0xa3
 8009988:	e785      	b.n	8009896 <__gethex+0x12a>
 800998a:	1e73      	subs	r3, r6, #1
 800998c:	9a05      	ldr	r2, [sp, #20]
 800998e:	9303      	str	r3, [sp, #12]
 8009990:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009994:	4293      	cmp	r3, r2
 8009996:	d019      	beq.n	80099cc <__gethex+0x260>
 8009998:	f1bb 0f20 	cmp.w	fp, #32
 800999c:	d107      	bne.n	80099ae <__gethex+0x242>
 800999e:	9b02      	ldr	r3, [sp, #8]
 80099a0:	9a00      	ldr	r2, [sp, #0]
 80099a2:	f843 2b04 	str.w	r2, [r3], #4
 80099a6:	9302      	str	r3, [sp, #8]
 80099a8:	2300      	movs	r3, #0
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	469b      	mov	fp, r3
 80099ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80099b2:	f7ff fec5 	bl	8009740 <__hexdig_fun>
 80099b6:	9b00      	ldr	r3, [sp, #0]
 80099b8:	f000 000f 	and.w	r0, r0, #15
 80099bc:	fa00 f00b 	lsl.w	r0, r0, fp
 80099c0:	4303      	orrs	r3, r0
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	f10b 0b04 	add.w	fp, fp, #4
 80099c8:	9b03      	ldr	r3, [sp, #12]
 80099ca:	e00d      	b.n	80099e8 <__gethex+0x27c>
 80099cc:	9b03      	ldr	r3, [sp, #12]
 80099ce:	9a06      	ldr	r2, [sp, #24]
 80099d0:	4413      	add	r3, r2
 80099d2:	42bb      	cmp	r3, r7
 80099d4:	d3e0      	bcc.n	8009998 <__gethex+0x22c>
 80099d6:	4618      	mov	r0, r3
 80099d8:	9901      	ldr	r1, [sp, #4]
 80099da:	9307      	str	r3, [sp, #28]
 80099dc:	4652      	mov	r2, sl
 80099de:	f001 f827 	bl	800aa30 <strncmp>
 80099e2:	9b07      	ldr	r3, [sp, #28]
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d1d7      	bne.n	8009998 <__gethex+0x22c>
 80099e8:	461e      	mov	r6, r3
 80099ea:	e78b      	b.n	8009904 <__gethex+0x198>
 80099ec:	f04f 0a03 	mov.w	sl, #3
 80099f0:	e7b8      	b.n	8009964 <__gethex+0x1f8>
 80099f2:	da0a      	bge.n	8009a0a <__gethex+0x29e>
 80099f4:	1a37      	subs	r7, r6, r0
 80099f6:	4621      	mov	r1, r4
 80099f8:	ee18 0a10 	vmov	r0, s16
 80099fc:	463a      	mov	r2, r7
 80099fe:	f000 fc3b 	bl	800a278 <__lshift>
 8009a02:	1bed      	subs	r5, r5, r7
 8009a04:	4604      	mov	r4, r0
 8009a06:	f100 0914 	add.w	r9, r0, #20
 8009a0a:	f04f 0a00 	mov.w	sl, #0
 8009a0e:	e7ae      	b.n	800996e <__gethex+0x202>
 8009a10:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009a14:	42a8      	cmp	r0, r5
 8009a16:	dd72      	ble.n	8009afe <__gethex+0x392>
 8009a18:	1b45      	subs	r5, r0, r5
 8009a1a:	42ae      	cmp	r6, r5
 8009a1c:	dc36      	bgt.n	8009a8c <__gethex+0x320>
 8009a1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d02a      	beq.n	8009a7c <__gethex+0x310>
 8009a26:	2b03      	cmp	r3, #3
 8009a28:	d02c      	beq.n	8009a84 <__gethex+0x318>
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d11c      	bne.n	8009a68 <__gethex+0x2fc>
 8009a2e:	42ae      	cmp	r6, r5
 8009a30:	d11a      	bne.n	8009a68 <__gethex+0x2fc>
 8009a32:	2e01      	cmp	r6, #1
 8009a34:	d112      	bne.n	8009a5c <__gethex+0x2f0>
 8009a36:	9a04      	ldr	r2, [sp, #16]
 8009a38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009a3c:	6013      	str	r3, [r2, #0]
 8009a3e:	2301      	movs	r3, #1
 8009a40:	6123      	str	r3, [r4, #16]
 8009a42:	f8c9 3000 	str.w	r3, [r9]
 8009a46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a48:	2762      	movs	r7, #98	; 0x62
 8009a4a:	601c      	str	r4, [r3, #0]
 8009a4c:	e723      	b.n	8009896 <__gethex+0x12a>
 8009a4e:	bf00      	nop
 8009a50:	0800bac0 	.word	0x0800bac0
 8009a54:	0800ba48 	.word	0x0800ba48
 8009a58:	0800ba59 	.word	0x0800ba59
 8009a5c:	1e71      	subs	r1, r6, #1
 8009a5e:	4620      	mov	r0, r4
 8009a60:	f000 fe4b 	bl	800a6fa <__any_on>
 8009a64:	2800      	cmp	r0, #0
 8009a66:	d1e6      	bne.n	8009a36 <__gethex+0x2ca>
 8009a68:	ee18 0a10 	vmov	r0, s16
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	f000 f9e7 	bl	8009e40 <_Bfree>
 8009a72:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a74:	2300      	movs	r3, #0
 8009a76:	6013      	str	r3, [r2, #0]
 8009a78:	2750      	movs	r7, #80	; 0x50
 8009a7a:	e70c      	b.n	8009896 <__gethex+0x12a>
 8009a7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1f2      	bne.n	8009a68 <__gethex+0x2fc>
 8009a82:	e7d8      	b.n	8009a36 <__gethex+0x2ca>
 8009a84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1d5      	bne.n	8009a36 <__gethex+0x2ca>
 8009a8a:	e7ed      	b.n	8009a68 <__gethex+0x2fc>
 8009a8c:	1e6f      	subs	r7, r5, #1
 8009a8e:	f1ba 0f00 	cmp.w	sl, #0
 8009a92:	d131      	bne.n	8009af8 <__gethex+0x38c>
 8009a94:	b127      	cbz	r7, 8009aa0 <__gethex+0x334>
 8009a96:	4639      	mov	r1, r7
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 fe2e 	bl	800a6fa <__any_on>
 8009a9e:	4682      	mov	sl, r0
 8009aa0:	117b      	asrs	r3, r7, #5
 8009aa2:	2101      	movs	r1, #1
 8009aa4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009aa8:	f007 071f 	and.w	r7, r7, #31
 8009aac:	fa01 f707 	lsl.w	r7, r1, r7
 8009ab0:	421f      	tst	r7, r3
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	bf18      	it	ne
 8009ab8:	f04a 0a02 	orrne.w	sl, sl, #2
 8009abc:	1b76      	subs	r6, r6, r5
 8009abe:	f7ff fded 	bl	800969c <rshift>
 8009ac2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009ac6:	2702      	movs	r7, #2
 8009ac8:	f1ba 0f00 	cmp.w	sl, #0
 8009acc:	d048      	beq.n	8009b60 <__gethex+0x3f4>
 8009ace:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ad2:	2b02      	cmp	r3, #2
 8009ad4:	d015      	beq.n	8009b02 <__gethex+0x396>
 8009ad6:	2b03      	cmp	r3, #3
 8009ad8:	d017      	beq.n	8009b0a <__gethex+0x39e>
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d109      	bne.n	8009af2 <__gethex+0x386>
 8009ade:	f01a 0f02 	tst.w	sl, #2
 8009ae2:	d006      	beq.n	8009af2 <__gethex+0x386>
 8009ae4:	f8d9 0000 	ldr.w	r0, [r9]
 8009ae8:	ea4a 0a00 	orr.w	sl, sl, r0
 8009aec:	f01a 0f01 	tst.w	sl, #1
 8009af0:	d10e      	bne.n	8009b10 <__gethex+0x3a4>
 8009af2:	f047 0710 	orr.w	r7, r7, #16
 8009af6:	e033      	b.n	8009b60 <__gethex+0x3f4>
 8009af8:	f04f 0a01 	mov.w	sl, #1
 8009afc:	e7d0      	b.n	8009aa0 <__gethex+0x334>
 8009afe:	2701      	movs	r7, #1
 8009b00:	e7e2      	b.n	8009ac8 <__gethex+0x35c>
 8009b02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b04:	f1c3 0301 	rsb	r3, r3, #1
 8009b08:	9315      	str	r3, [sp, #84]	; 0x54
 8009b0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d0f0      	beq.n	8009af2 <__gethex+0x386>
 8009b10:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009b14:	f104 0314 	add.w	r3, r4, #20
 8009b18:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009b1c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009b20:	f04f 0c00 	mov.w	ip, #0
 8009b24:	4618      	mov	r0, r3
 8009b26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b2a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009b2e:	d01c      	beq.n	8009b6a <__gethex+0x3fe>
 8009b30:	3201      	adds	r2, #1
 8009b32:	6002      	str	r2, [r0, #0]
 8009b34:	2f02      	cmp	r7, #2
 8009b36:	f104 0314 	add.w	r3, r4, #20
 8009b3a:	d13f      	bne.n	8009bbc <__gethex+0x450>
 8009b3c:	f8d8 2000 	ldr.w	r2, [r8]
 8009b40:	3a01      	subs	r2, #1
 8009b42:	42b2      	cmp	r2, r6
 8009b44:	d10a      	bne.n	8009b5c <__gethex+0x3f0>
 8009b46:	1171      	asrs	r1, r6, #5
 8009b48:	2201      	movs	r2, #1
 8009b4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b4e:	f006 061f 	and.w	r6, r6, #31
 8009b52:	fa02 f606 	lsl.w	r6, r2, r6
 8009b56:	421e      	tst	r6, r3
 8009b58:	bf18      	it	ne
 8009b5a:	4617      	movne	r7, r2
 8009b5c:	f047 0720 	orr.w	r7, r7, #32
 8009b60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b62:	601c      	str	r4, [r3, #0]
 8009b64:	9b04      	ldr	r3, [sp, #16]
 8009b66:	601d      	str	r5, [r3, #0]
 8009b68:	e695      	b.n	8009896 <__gethex+0x12a>
 8009b6a:	4299      	cmp	r1, r3
 8009b6c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b70:	d8d8      	bhi.n	8009b24 <__gethex+0x3b8>
 8009b72:	68a3      	ldr	r3, [r4, #8]
 8009b74:	459b      	cmp	fp, r3
 8009b76:	db19      	blt.n	8009bac <__gethex+0x440>
 8009b78:	6861      	ldr	r1, [r4, #4]
 8009b7a:	ee18 0a10 	vmov	r0, s16
 8009b7e:	3101      	adds	r1, #1
 8009b80:	f000 f91e 	bl	8009dc0 <_Balloc>
 8009b84:	4681      	mov	r9, r0
 8009b86:	b918      	cbnz	r0, 8009b90 <__gethex+0x424>
 8009b88:	4b1a      	ldr	r3, [pc, #104]	; (8009bf4 <__gethex+0x488>)
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	2184      	movs	r1, #132	; 0x84
 8009b8e:	e6a8      	b.n	80098e2 <__gethex+0x176>
 8009b90:	6922      	ldr	r2, [r4, #16]
 8009b92:	3202      	adds	r2, #2
 8009b94:	f104 010c 	add.w	r1, r4, #12
 8009b98:	0092      	lsls	r2, r2, #2
 8009b9a:	300c      	adds	r0, #12
 8009b9c:	f7fd f9b6 	bl	8006f0c <memcpy>
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	ee18 0a10 	vmov	r0, s16
 8009ba6:	f000 f94b 	bl	8009e40 <_Bfree>
 8009baa:	464c      	mov	r4, r9
 8009bac:	6923      	ldr	r3, [r4, #16]
 8009bae:	1c5a      	adds	r2, r3, #1
 8009bb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bb4:	6122      	str	r2, [r4, #16]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	615a      	str	r2, [r3, #20]
 8009bba:	e7bb      	b.n	8009b34 <__gethex+0x3c8>
 8009bbc:	6922      	ldr	r2, [r4, #16]
 8009bbe:	455a      	cmp	r2, fp
 8009bc0:	dd0b      	ble.n	8009bda <__gethex+0x46e>
 8009bc2:	2101      	movs	r1, #1
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f7ff fd69 	bl	800969c <rshift>
 8009bca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bce:	3501      	adds	r5, #1
 8009bd0:	42ab      	cmp	r3, r5
 8009bd2:	f6ff aed0 	blt.w	8009976 <__gethex+0x20a>
 8009bd6:	2701      	movs	r7, #1
 8009bd8:	e7c0      	b.n	8009b5c <__gethex+0x3f0>
 8009bda:	f016 061f 	ands.w	r6, r6, #31
 8009bde:	d0fa      	beq.n	8009bd6 <__gethex+0x46a>
 8009be0:	4453      	add	r3, sl
 8009be2:	f1c6 0620 	rsb	r6, r6, #32
 8009be6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009bea:	f000 f9db 	bl	8009fa4 <__hi0bits>
 8009bee:	42b0      	cmp	r0, r6
 8009bf0:	dbe7      	blt.n	8009bc2 <__gethex+0x456>
 8009bf2:	e7f0      	b.n	8009bd6 <__gethex+0x46a>
 8009bf4:	0800ba48 	.word	0x0800ba48

08009bf8 <L_shift>:
 8009bf8:	f1c2 0208 	rsb	r2, r2, #8
 8009bfc:	0092      	lsls	r2, r2, #2
 8009bfe:	b570      	push	{r4, r5, r6, lr}
 8009c00:	f1c2 0620 	rsb	r6, r2, #32
 8009c04:	6843      	ldr	r3, [r0, #4]
 8009c06:	6804      	ldr	r4, [r0, #0]
 8009c08:	fa03 f506 	lsl.w	r5, r3, r6
 8009c0c:	432c      	orrs	r4, r5
 8009c0e:	40d3      	lsrs	r3, r2
 8009c10:	6004      	str	r4, [r0, #0]
 8009c12:	f840 3f04 	str.w	r3, [r0, #4]!
 8009c16:	4288      	cmp	r0, r1
 8009c18:	d3f4      	bcc.n	8009c04 <L_shift+0xc>
 8009c1a:	bd70      	pop	{r4, r5, r6, pc}

08009c1c <__match>:
 8009c1c:	b530      	push	{r4, r5, lr}
 8009c1e:	6803      	ldr	r3, [r0, #0]
 8009c20:	3301      	adds	r3, #1
 8009c22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c26:	b914      	cbnz	r4, 8009c2e <__match+0x12>
 8009c28:	6003      	str	r3, [r0, #0]
 8009c2a:	2001      	movs	r0, #1
 8009c2c:	bd30      	pop	{r4, r5, pc}
 8009c2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c32:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009c36:	2d19      	cmp	r5, #25
 8009c38:	bf98      	it	ls
 8009c3a:	3220      	addls	r2, #32
 8009c3c:	42a2      	cmp	r2, r4
 8009c3e:	d0f0      	beq.n	8009c22 <__match+0x6>
 8009c40:	2000      	movs	r0, #0
 8009c42:	e7f3      	b.n	8009c2c <__match+0x10>

08009c44 <__hexnan>:
 8009c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c48:	680b      	ldr	r3, [r1, #0]
 8009c4a:	115e      	asrs	r6, r3, #5
 8009c4c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c50:	f013 031f 	ands.w	r3, r3, #31
 8009c54:	b087      	sub	sp, #28
 8009c56:	bf18      	it	ne
 8009c58:	3604      	addne	r6, #4
 8009c5a:	2500      	movs	r5, #0
 8009c5c:	1f37      	subs	r7, r6, #4
 8009c5e:	4690      	mov	r8, r2
 8009c60:	6802      	ldr	r2, [r0, #0]
 8009c62:	9301      	str	r3, [sp, #4]
 8009c64:	4682      	mov	sl, r0
 8009c66:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c6a:	46b9      	mov	r9, r7
 8009c6c:	463c      	mov	r4, r7
 8009c6e:	9502      	str	r5, [sp, #8]
 8009c70:	46ab      	mov	fp, r5
 8009c72:	7851      	ldrb	r1, [r2, #1]
 8009c74:	1c53      	adds	r3, r2, #1
 8009c76:	9303      	str	r3, [sp, #12]
 8009c78:	b341      	cbz	r1, 8009ccc <__hexnan+0x88>
 8009c7a:	4608      	mov	r0, r1
 8009c7c:	9205      	str	r2, [sp, #20]
 8009c7e:	9104      	str	r1, [sp, #16]
 8009c80:	f7ff fd5e 	bl	8009740 <__hexdig_fun>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	d14f      	bne.n	8009d28 <__hexnan+0xe4>
 8009c88:	9904      	ldr	r1, [sp, #16]
 8009c8a:	9a05      	ldr	r2, [sp, #20]
 8009c8c:	2920      	cmp	r1, #32
 8009c8e:	d818      	bhi.n	8009cc2 <__hexnan+0x7e>
 8009c90:	9b02      	ldr	r3, [sp, #8]
 8009c92:	459b      	cmp	fp, r3
 8009c94:	dd13      	ble.n	8009cbe <__hexnan+0x7a>
 8009c96:	454c      	cmp	r4, r9
 8009c98:	d206      	bcs.n	8009ca8 <__hexnan+0x64>
 8009c9a:	2d07      	cmp	r5, #7
 8009c9c:	dc04      	bgt.n	8009ca8 <__hexnan+0x64>
 8009c9e:	462a      	mov	r2, r5
 8009ca0:	4649      	mov	r1, r9
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f7ff ffa8 	bl	8009bf8 <L_shift>
 8009ca8:	4544      	cmp	r4, r8
 8009caa:	d950      	bls.n	8009d4e <__hexnan+0x10a>
 8009cac:	2300      	movs	r3, #0
 8009cae:	f1a4 0904 	sub.w	r9, r4, #4
 8009cb2:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cb6:	f8cd b008 	str.w	fp, [sp, #8]
 8009cba:	464c      	mov	r4, r9
 8009cbc:	461d      	mov	r5, r3
 8009cbe:	9a03      	ldr	r2, [sp, #12]
 8009cc0:	e7d7      	b.n	8009c72 <__hexnan+0x2e>
 8009cc2:	2929      	cmp	r1, #41	; 0x29
 8009cc4:	d156      	bne.n	8009d74 <__hexnan+0x130>
 8009cc6:	3202      	adds	r2, #2
 8009cc8:	f8ca 2000 	str.w	r2, [sl]
 8009ccc:	f1bb 0f00 	cmp.w	fp, #0
 8009cd0:	d050      	beq.n	8009d74 <__hexnan+0x130>
 8009cd2:	454c      	cmp	r4, r9
 8009cd4:	d206      	bcs.n	8009ce4 <__hexnan+0xa0>
 8009cd6:	2d07      	cmp	r5, #7
 8009cd8:	dc04      	bgt.n	8009ce4 <__hexnan+0xa0>
 8009cda:	462a      	mov	r2, r5
 8009cdc:	4649      	mov	r1, r9
 8009cde:	4620      	mov	r0, r4
 8009ce0:	f7ff ff8a 	bl	8009bf8 <L_shift>
 8009ce4:	4544      	cmp	r4, r8
 8009ce6:	d934      	bls.n	8009d52 <__hexnan+0x10e>
 8009ce8:	f1a8 0204 	sub.w	r2, r8, #4
 8009cec:	4623      	mov	r3, r4
 8009cee:	f853 1b04 	ldr.w	r1, [r3], #4
 8009cf2:	f842 1f04 	str.w	r1, [r2, #4]!
 8009cf6:	429f      	cmp	r7, r3
 8009cf8:	d2f9      	bcs.n	8009cee <__hexnan+0xaa>
 8009cfa:	1b3b      	subs	r3, r7, r4
 8009cfc:	f023 0303 	bic.w	r3, r3, #3
 8009d00:	3304      	adds	r3, #4
 8009d02:	3401      	adds	r4, #1
 8009d04:	3e03      	subs	r6, #3
 8009d06:	42b4      	cmp	r4, r6
 8009d08:	bf88      	it	hi
 8009d0a:	2304      	movhi	r3, #4
 8009d0c:	4443      	add	r3, r8
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f843 2b04 	str.w	r2, [r3], #4
 8009d14:	429f      	cmp	r7, r3
 8009d16:	d2fb      	bcs.n	8009d10 <__hexnan+0xcc>
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	b91b      	cbnz	r3, 8009d24 <__hexnan+0xe0>
 8009d1c:	4547      	cmp	r7, r8
 8009d1e:	d127      	bne.n	8009d70 <__hexnan+0x12c>
 8009d20:	2301      	movs	r3, #1
 8009d22:	603b      	str	r3, [r7, #0]
 8009d24:	2005      	movs	r0, #5
 8009d26:	e026      	b.n	8009d76 <__hexnan+0x132>
 8009d28:	3501      	adds	r5, #1
 8009d2a:	2d08      	cmp	r5, #8
 8009d2c:	f10b 0b01 	add.w	fp, fp, #1
 8009d30:	dd06      	ble.n	8009d40 <__hexnan+0xfc>
 8009d32:	4544      	cmp	r4, r8
 8009d34:	d9c3      	bls.n	8009cbe <__hexnan+0x7a>
 8009d36:	2300      	movs	r3, #0
 8009d38:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d3c:	2501      	movs	r5, #1
 8009d3e:	3c04      	subs	r4, #4
 8009d40:	6822      	ldr	r2, [r4, #0]
 8009d42:	f000 000f 	and.w	r0, r0, #15
 8009d46:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009d4a:	6022      	str	r2, [r4, #0]
 8009d4c:	e7b7      	b.n	8009cbe <__hexnan+0x7a>
 8009d4e:	2508      	movs	r5, #8
 8009d50:	e7b5      	b.n	8009cbe <__hexnan+0x7a>
 8009d52:	9b01      	ldr	r3, [sp, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0df      	beq.n	8009d18 <__hexnan+0xd4>
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5c:	f1c3 0320 	rsb	r3, r3, #32
 8009d60:	fa22 f303 	lsr.w	r3, r2, r3
 8009d64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009d68:	401a      	ands	r2, r3
 8009d6a:	f846 2c04 	str.w	r2, [r6, #-4]
 8009d6e:	e7d3      	b.n	8009d18 <__hexnan+0xd4>
 8009d70:	3f04      	subs	r7, #4
 8009d72:	e7d1      	b.n	8009d18 <__hexnan+0xd4>
 8009d74:	2004      	movs	r0, #4
 8009d76:	b007      	add	sp, #28
 8009d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d7c <_localeconv_r>:
 8009d7c:	4800      	ldr	r0, [pc, #0]	; (8009d80 <_localeconv_r+0x4>)
 8009d7e:	4770      	bx	lr
 8009d80:	20000174 	.word	0x20000174

08009d84 <__ascii_mbtowc>:
 8009d84:	b082      	sub	sp, #8
 8009d86:	b901      	cbnz	r1, 8009d8a <__ascii_mbtowc+0x6>
 8009d88:	a901      	add	r1, sp, #4
 8009d8a:	b142      	cbz	r2, 8009d9e <__ascii_mbtowc+0x1a>
 8009d8c:	b14b      	cbz	r3, 8009da2 <__ascii_mbtowc+0x1e>
 8009d8e:	7813      	ldrb	r3, [r2, #0]
 8009d90:	600b      	str	r3, [r1, #0]
 8009d92:	7812      	ldrb	r2, [r2, #0]
 8009d94:	1e10      	subs	r0, r2, #0
 8009d96:	bf18      	it	ne
 8009d98:	2001      	movne	r0, #1
 8009d9a:	b002      	add	sp, #8
 8009d9c:	4770      	bx	lr
 8009d9e:	4610      	mov	r0, r2
 8009da0:	e7fb      	b.n	8009d9a <__ascii_mbtowc+0x16>
 8009da2:	f06f 0001 	mvn.w	r0, #1
 8009da6:	e7f8      	b.n	8009d9a <__ascii_mbtowc+0x16>

08009da8 <__malloc_lock>:
 8009da8:	4801      	ldr	r0, [pc, #4]	; (8009db0 <__malloc_lock+0x8>)
 8009daa:	f7f7 bd78 	b.w	800189e <__retarget_lock_acquire_recursive>
 8009dae:	bf00      	nop
 8009db0:	20000454 	.word	0x20000454

08009db4 <__malloc_unlock>:
 8009db4:	4801      	ldr	r0, [pc, #4]	; (8009dbc <__malloc_unlock+0x8>)
 8009db6:	f7f7 bd86 	b.w	80018c6 <__retarget_lock_release_recursive>
 8009dba:	bf00      	nop
 8009dbc:	20000454 	.word	0x20000454

08009dc0 <_Balloc>:
 8009dc0:	b570      	push	{r4, r5, r6, lr}
 8009dc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	460d      	mov	r5, r1
 8009dc8:	b976      	cbnz	r6, 8009de8 <_Balloc+0x28>
 8009dca:	2010      	movs	r0, #16
 8009dcc:	f7fd f896 	bl	8006efc <malloc>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	6260      	str	r0, [r4, #36]	; 0x24
 8009dd4:	b920      	cbnz	r0, 8009de0 <_Balloc+0x20>
 8009dd6:	4b18      	ldr	r3, [pc, #96]	; (8009e38 <_Balloc+0x78>)
 8009dd8:	4818      	ldr	r0, [pc, #96]	; (8009e3c <_Balloc+0x7c>)
 8009dda:	2166      	movs	r1, #102	; 0x66
 8009ddc:	f000 fe4a 	bl	800aa74 <__assert_func>
 8009de0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009de4:	6006      	str	r6, [r0, #0]
 8009de6:	60c6      	str	r6, [r0, #12]
 8009de8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009dea:	68f3      	ldr	r3, [r6, #12]
 8009dec:	b183      	cbz	r3, 8009e10 <_Balloc+0x50>
 8009dee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009df0:	68db      	ldr	r3, [r3, #12]
 8009df2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009df6:	b9b8      	cbnz	r0, 8009e28 <_Balloc+0x68>
 8009df8:	2101      	movs	r1, #1
 8009dfa:	fa01 f605 	lsl.w	r6, r1, r5
 8009dfe:	1d72      	adds	r2, r6, #5
 8009e00:	0092      	lsls	r2, r2, #2
 8009e02:	4620      	mov	r0, r4
 8009e04:	f000 fc9a 	bl	800a73c <_calloc_r>
 8009e08:	b160      	cbz	r0, 8009e24 <_Balloc+0x64>
 8009e0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e0e:	e00e      	b.n	8009e2e <_Balloc+0x6e>
 8009e10:	2221      	movs	r2, #33	; 0x21
 8009e12:	2104      	movs	r1, #4
 8009e14:	4620      	mov	r0, r4
 8009e16:	f000 fc91 	bl	800a73c <_calloc_r>
 8009e1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e1c:	60f0      	str	r0, [r6, #12]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1e4      	bne.n	8009dee <_Balloc+0x2e>
 8009e24:	2000      	movs	r0, #0
 8009e26:	bd70      	pop	{r4, r5, r6, pc}
 8009e28:	6802      	ldr	r2, [r0, #0]
 8009e2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e2e:	2300      	movs	r3, #0
 8009e30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e34:	e7f7      	b.n	8009e26 <_Balloc+0x66>
 8009e36:	bf00      	nop
 8009e38:	0800b9d6 	.word	0x0800b9d6
 8009e3c:	0800bad4 	.word	0x0800bad4

08009e40 <_Bfree>:
 8009e40:	b570      	push	{r4, r5, r6, lr}
 8009e42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e44:	4605      	mov	r5, r0
 8009e46:	460c      	mov	r4, r1
 8009e48:	b976      	cbnz	r6, 8009e68 <_Bfree+0x28>
 8009e4a:	2010      	movs	r0, #16
 8009e4c:	f7fd f856 	bl	8006efc <malloc>
 8009e50:	4602      	mov	r2, r0
 8009e52:	6268      	str	r0, [r5, #36]	; 0x24
 8009e54:	b920      	cbnz	r0, 8009e60 <_Bfree+0x20>
 8009e56:	4b09      	ldr	r3, [pc, #36]	; (8009e7c <_Bfree+0x3c>)
 8009e58:	4809      	ldr	r0, [pc, #36]	; (8009e80 <_Bfree+0x40>)
 8009e5a:	218a      	movs	r1, #138	; 0x8a
 8009e5c:	f000 fe0a 	bl	800aa74 <__assert_func>
 8009e60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e64:	6006      	str	r6, [r0, #0]
 8009e66:	60c6      	str	r6, [r0, #12]
 8009e68:	b13c      	cbz	r4, 8009e7a <_Bfree+0x3a>
 8009e6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e6c:	6862      	ldr	r2, [r4, #4]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e74:	6021      	str	r1, [r4, #0]
 8009e76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e7a:	bd70      	pop	{r4, r5, r6, pc}
 8009e7c:	0800b9d6 	.word	0x0800b9d6
 8009e80:	0800bad4 	.word	0x0800bad4

08009e84 <__multadd>:
 8009e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e88:	690d      	ldr	r5, [r1, #16]
 8009e8a:	4607      	mov	r7, r0
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	461e      	mov	r6, r3
 8009e90:	f101 0c14 	add.w	ip, r1, #20
 8009e94:	2000      	movs	r0, #0
 8009e96:	f8dc 3000 	ldr.w	r3, [ip]
 8009e9a:	b299      	uxth	r1, r3
 8009e9c:	fb02 6101 	mla	r1, r2, r1, r6
 8009ea0:	0c1e      	lsrs	r6, r3, #16
 8009ea2:	0c0b      	lsrs	r3, r1, #16
 8009ea4:	fb02 3306 	mla	r3, r2, r6, r3
 8009ea8:	b289      	uxth	r1, r1
 8009eaa:	3001      	adds	r0, #1
 8009eac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009eb0:	4285      	cmp	r5, r0
 8009eb2:	f84c 1b04 	str.w	r1, [ip], #4
 8009eb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009eba:	dcec      	bgt.n	8009e96 <__multadd+0x12>
 8009ebc:	b30e      	cbz	r6, 8009f02 <__multadd+0x7e>
 8009ebe:	68a3      	ldr	r3, [r4, #8]
 8009ec0:	42ab      	cmp	r3, r5
 8009ec2:	dc19      	bgt.n	8009ef8 <__multadd+0x74>
 8009ec4:	6861      	ldr	r1, [r4, #4]
 8009ec6:	4638      	mov	r0, r7
 8009ec8:	3101      	adds	r1, #1
 8009eca:	f7ff ff79 	bl	8009dc0 <_Balloc>
 8009ece:	4680      	mov	r8, r0
 8009ed0:	b928      	cbnz	r0, 8009ede <__multadd+0x5a>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	4b0c      	ldr	r3, [pc, #48]	; (8009f08 <__multadd+0x84>)
 8009ed6:	480d      	ldr	r0, [pc, #52]	; (8009f0c <__multadd+0x88>)
 8009ed8:	21b5      	movs	r1, #181	; 0xb5
 8009eda:	f000 fdcb 	bl	800aa74 <__assert_func>
 8009ede:	6922      	ldr	r2, [r4, #16]
 8009ee0:	3202      	adds	r2, #2
 8009ee2:	f104 010c 	add.w	r1, r4, #12
 8009ee6:	0092      	lsls	r2, r2, #2
 8009ee8:	300c      	adds	r0, #12
 8009eea:	f7fd f80f 	bl	8006f0c <memcpy>
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4638      	mov	r0, r7
 8009ef2:	f7ff ffa5 	bl	8009e40 <_Bfree>
 8009ef6:	4644      	mov	r4, r8
 8009ef8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009efc:	3501      	adds	r5, #1
 8009efe:	615e      	str	r6, [r3, #20]
 8009f00:	6125      	str	r5, [r4, #16]
 8009f02:	4620      	mov	r0, r4
 8009f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f08:	0800ba48 	.word	0x0800ba48
 8009f0c:	0800bad4 	.word	0x0800bad4

08009f10 <__s2b>:
 8009f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f14:	460c      	mov	r4, r1
 8009f16:	4615      	mov	r5, r2
 8009f18:	461f      	mov	r7, r3
 8009f1a:	2209      	movs	r2, #9
 8009f1c:	3308      	adds	r3, #8
 8009f1e:	4606      	mov	r6, r0
 8009f20:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f24:	2100      	movs	r1, #0
 8009f26:	2201      	movs	r2, #1
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	db09      	blt.n	8009f40 <__s2b+0x30>
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f7ff ff47 	bl	8009dc0 <_Balloc>
 8009f32:	b940      	cbnz	r0, 8009f46 <__s2b+0x36>
 8009f34:	4602      	mov	r2, r0
 8009f36:	4b19      	ldr	r3, [pc, #100]	; (8009f9c <__s2b+0x8c>)
 8009f38:	4819      	ldr	r0, [pc, #100]	; (8009fa0 <__s2b+0x90>)
 8009f3a:	21ce      	movs	r1, #206	; 0xce
 8009f3c:	f000 fd9a 	bl	800aa74 <__assert_func>
 8009f40:	0052      	lsls	r2, r2, #1
 8009f42:	3101      	adds	r1, #1
 8009f44:	e7f0      	b.n	8009f28 <__s2b+0x18>
 8009f46:	9b08      	ldr	r3, [sp, #32]
 8009f48:	6143      	str	r3, [r0, #20]
 8009f4a:	2d09      	cmp	r5, #9
 8009f4c:	f04f 0301 	mov.w	r3, #1
 8009f50:	6103      	str	r3, [r0, #16]
 8009f52:	dd16      	ble.n	8009f82 <__s2b+0x72>
 8009f54:	f104 0909 	add.w	r9, r4, #9
 8009f58:	46c8      	mov	r8, r9
 8009f5a:	442c      	add	r4, r5
 8009f5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009f60:	4601      	mov	r1, r0
 8009f62:	3b30      	subs	r3, #48	; 0x30
 8009f64:	220a      	movs	r2, #10
 8009f66:	4630      	mov	r0, r6
 8009f68:	f7ff ff8c 	bl	8009e84 <__multadd>
 8009f6c:	45a0      	cmp	r8, r4
 8009f6e:	d1f5      	bne.n	8009f5c <__s2b+0x4c>
 8009f70:	f1a5 0408 	sub.w	r4, r5, #8
 8009f74:	444c      	add	r4, r9
 8009f76:	1b2d      	subs	r5, r5, r4
 8009f78:	1963      	adds	r3, r4, r5
 8009f7a:	42bb      	cmp	r3, r7
 8009f7c:	db04      	blt.n	8009f88 <__s2b+0x78>
 8009f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f82:	340a      	adds	r4, #10
 8009f84:	2509      	movs	r5, #9
 8009f86:	e7f6      	b.n	8009f76 <__s2b+0x66>
 8009f88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f8c:	4601      	mov	r1, r0
 8009f8e:	3b30      	subs	r3, #48	; 0x30
 8009f90:	220a      	movs	r2, #10
 8009f92:	4630      	mov	r0, r6
 8009f94:	f7ff ff76 	bl	8009e84 <__multadd>
 8009f98:	e7ee      	b.n	8009f78 <__s2b+0x68>
 8009f9a:	bf00      	nop
 8009f9c:	0800ba48 	.word	0x0800ba48
 8009fa0:	0800bad4 	.word	0x0800bad4

08009fa4 <__hi0bits>:
 8009fa4:	0c03      	lsrs	r3, r0, #16
 8009fa6:	041b      	lsls	r3, r3, #16
 8009fa8:	b9d3      	cbnz	r3, 8009fe0 <__hi0bits+0x3c>
 8009faa:	0400      	lsls	r0, r0, #16
 8009fac:	2310      	movs	r3, #16
 8009fae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009fb2:	bf04      	itt	eq
 8009fb4:	0200      	lsleq	r0, r0, #8
 8009fb6:	3308      	addeq	r3, #8
 8009fb8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009fbc:	bf04      	itt	eq
 8009fbe:	0100      	lsleq	r0, r0, #4
 8009fc0:	3304      	addeq	r3, #4
 8009fc2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009fc6:	bf04      	itt	eq
 8009fc8:	0080      	lsleq	r0, r0, #2
 8009fca:	3302      	addeq	r3, #2
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	db05      	blt.n	8009fdc <__hi0bits+0x38>
 8009fd0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009fd4:	f103 0301 	add.w	r3, r3, #1
 8009fd8:	bf08      	it	eq
 8009fda:	2320      	moveq	r3, #32
 8009fdc:	4618      	mov	r0, r3
 8009fde:	4770      	bx	lr
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	e7e4      	b.n	8009fae <__hi0bits+0xa>

08009fe4 <__lo0bits>:
 8009fe4:	6803      	ldr	r3, [r0, #0]
 8009fe6:	f013 0207 	ands.w	r2, r3, #7
 8009fea:	4601      	mov	r1, r0
 8009fec:	d00b      	beq.n	800a006 <__lo0bits+0x22>
 8009fee:	07da      	lsls	r2, r3, #31
 8009ff0:	d423      	bmi.n	800a03a <__lo0bits+0x56>
 8009ff2:	0798      	lsls	r0, r3, #30
 8009ff4:	bf49      	itett	mi
 8009ff6:	085b      	lsrmi	r3, r3, #1
 8009ff8:	089b      	lsrpl	r3, r3, #2
 8009ffa:	2001      	movmi	r0, #1
 8009ffc:	600b      	strmi	r3, [r1, #0]
 8009ffe:	bf5c      	itt	pl
 800a000:	600b      	strpl	r3, [r1, #0]
 800a002:	2002      	movpl	r0, #2
 800a004:	4770      	bx	lr
 800a006:	b298      	uxth	r0, r3
 800a008:	b9a8      	cbnz	r0, 800a036 <__lo0bits+0x52>
 800a00a:	0c1b      	lsrs	r3, r3, #16
 800a00c:	2010      	movs	r0, #16
 800a00e:	b2da      	uxtb	r2, r3
 800a010:	b90a      	cbnz	r2, 800a016 <__lo0bits+0x32>
 800a012:	3008      	adds	r0, #8
 800a014:	0a1b      	lsrs	r3, r3, #8
 800a016:	071a      	lsls	r2, r3, #28
 800a018:	bf04      	itt	eq
 800a01a:	091b      	lsreq	r3, r3, #4
 800a01c:	3004      	addeq	r0, #4
 800a01e:	079a      	lsls	r2, r3, #30
 800a020:	bf04      	itt	eq
 800a022:	089b      	lsreq	r3, r3, #2
 800a024:	3002      	addeq	r0, #2
 800a026:	07da      	lsls	r2, r3, #31
 800a028:	d403      	bmi.n	800a032 <__lo0bits+0x4e>
 800a02a:	085b      	lsrs	r3, r3, #1
 800a02c:	f100 0001 	add.w	r0, r0, #1
 800a030:	d005      	beq.n	800a03e <__lo0bits+0x5a>
 800a032:	600b      	str	r3, [r1, #0]
 800a034:	4770      	bx	lr
 800a036:	4610      	mov	r0, r2
 800a038:	e7e9      	b.n	800a00e <__lo0bits+0x2a>
 800a03a:	2000      	movs	r0, #0
 800a03c:	4770      	bx	lr
 800a03e:	2020      	movs	r0, #32
 800a040:	4770      	bx	lr
	...

0800a044 <__i2b>:
 800a044:	b510      	push	{r4, lr}
 800a046:	460c      	mov	r4, r1
 800a048:	2101      	movs	r1, #1
 800a04a:	f7ff feb9 	bl	8009dc0 <_Balloc>
 800a04e:	4602      	mov	r2, r0
 800a050:	b928      	cbnz	r0, 800a05e <__i2b+0x1a>
 800a052:	4b05      	ldr	r3, [pc, #20]	; (800a068 <__i2b+0x24>)
 800a054:	4805      	ldr	r0, [pc, #20]	; (800a06c <__i2b+0x28>)
 800a056:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a05a:	f000 fd0b 	bl	800aa74 <__assert_func>
 800a05e:	2301      	movs	r3, #1
 800a060:	6144      	str	r4, [r0, #20]
 800a062:	6103      	str	r3, [r0, #16]
 800a064:	bd10      	pop	{r4, pc}
 800a066:	bf00      	nop
 800a068:	0800ba48 	.word	0x0800ba48
 800a06c:	0800bad4 	.word	0x0800bad4

0800a070 <__multiply>:
 800a070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a074:	4691      	mov	r9, r2
 800a076:	690a      	ldr	r2, [r1, #16]
 800a078:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a07c:	429a      	cmp	r2, r3
 800a07e:	bfb8      	it	lt
 800a080:	460b      	movlt	r3, r1
 800a082:	460c      	mov	r4, r1
 800a084:	bfbc      	itt	lt
 800a086:	464c      	movlt	r4, r9
 800a088:	4699      	movlt	r9, r3
 800a08a:	6927      	ldr	r7, [r4, #16]
 800a08c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a090:	68a3      	ldr	r3, [r4, #8]
 800a092:	6861      	ldr	r1, [r4, #4]
 800a094:	eb07 060a 	add.w	r6, r7, sl
 800a098:	42b3      	cmp	r3, r6
 800a09a:	b085      	sub	sp, #20
 800a09c:	bfb8      	it	lt
 800a09e:	3101      	addlt	r1, #1
 800a0a0:	f7ff fe8e 	bl	8009dc0 <_Balloc>
 800a0a4:	b930      	cbnz	r0, 800a0b4 <__multiply+0x44>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	4b44      	ldr	r3, [pc, #272]	; (800a1bc <__multiply+0x14c>)
 800a0aa:	4845      	ldr	r0, [pc, #276]	; (800a1c0 <__multiply+0x150>)
 800a0ac:	f240 115d 	movw	r1, #349	; 0x15d
 800a0b0:	f000 fce0 	bl	800aa74 <__assert_func>
 800a0b4:	f100 0514 	add.w	r5, r0, #20
 800a0b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a0bc:	462b      	mov	r3, r5
 800a0be:	2200      	movs	r2, #0
 800a0c0:	4543      	cmp	r3, r8
 800a0c2:	d321      	bcc.n	800a108 <__multiply+0x98>
 800a0c4:	f104 0314 	add.w	r3, r4, #20
 800a0c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a0cc:	f109 0314 	add.w	r3, r9, #20
 800a0d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a0d4:	9202      	str	r2, [sp, #8]
 800a0d6:	1b3a      	subs	r2, r7, r4
 800a0d8:	3a15      	subs	r2, #21
 800a0da:	f022 0203 	bic.w	r2, r2, #3
 800a0de:	3204      	adds	r2, #4
 800a0e0:	f104 0115 	add.w	r1, r4, #21
 800a0e4:	428f      	cmp	r7, r1
 800a0e6:	bf38      	it	cc
 800a0e8:	2204      	movcc	r2, #4
 800a0ea:	9201      	str	r2, [sp, #4]
 800a0ec:	9a02      	ldr	r2, [sp, #8]
 800a0ee:	9303      	str	r3, [sp, #12]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d80c      	bhi.n	800a10e <__multiply+0x9e>
 800a0f4:	2e00      	cmp	r6, #0
 800a0f6:	dd03      	ble.n	800a100 <__multiply+0x90>
 800a0f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d05a      	beq.n	800a1b6 <__multiply+0x146>
 800a100:	6106      	str	r6, [r0, #16]
 800a102:	b005      	add	sp, #20
 800a104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a108:	f843 2b04 	str.w	r2, [r3], #4
 800a10c:	e7d8      	b.n	800a0c0 <__multiply+0x50>
 800a10e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a112:	f1ba 0f00 	cmp.w	sl, #0
 800a116:	d024      	beq.n	800a162 <__multiply+0xf2>
 800a118:	f104 0e14 	add.w	lr, r4, #20
 800a11c:	46a9      	mov	r9, r5
 800a11e:	f04f 0c00 	mov.w	ip, #0
 800a122:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a126:	f8d9 1000 	ldr.w	r1, [r9]
 800a12a:	fa1f fb82 	uxth.w	fp, r2
 800a12e:	b289      	uxth	r1, r1
 800a130:	fb0a 110b 	mla	r1, sl, fp, r1
 800a134:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a138:	f8d9 2000 	ldr.w	r2, [r9]
 800a13c:	4461      	add	r1, ip
 800a13e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a142:	fb0a c20b 	mla	r2, sl, fp, ip
 800a146:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a14a:	b289      	uxth	r1, r1
 800a14c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a150:	4577      	cmp	r7, lr
 800a152:	f849 1b04 	str.w	r1, [r9], #4
 800a156:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a15a:	d8e2      	bhi.n	800a122 <__multiply+0xb2>
 800a15c:	9a01      	ldr	r2, [sp, #4]
 800a15e:	f845 c002 	str.w	ip, [r5, r2]
 800a162:	9a03      	ldr	r2, [sp, #12]
 800a164:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a168:	3304      	adds	r3, #4
 800a16a:	f1b9 0f00 	cmp.w	r9, #0
 800a16e:	d020      	beq.n	800a1b2 <__multiply+0x142>
 800a170:	6829      	ldr	r1, [r5, #0]
 800a172:	f104 0c14 	add.w	ip, r4, #20
 800a176:	46ae      	mov	lr, r5
 800a178:	f04f 0a00 	mov.w	sl, #0
 800a17c:	f8bc b000 	ldrh.w	fp, [ip]
 800a180:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a184:	fb09 220b 	mla	r2, r9, fp, r2
 800a188:	4492      	add	sl, r2
 800a18a:	b289      	uxth	r1, r1
 800a18c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a190:	f84e 1b04 	str.w	r1, [lr], #4
 800a194:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a198:	f8be 1000 	ldrh.w	r1, [lr]
 800a19c:	0c12      	lsrs	r2, r2, #16
 800a19e:	fb09 1102 	mla	r1, r9, r2, r1
 800a1a2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a1a6:	4567      	cmp	r7, ip
 800a1a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a1ac:	d8e6      	bhi.n	800a17c <__multiply+0x10c>
 800a1ae:	9a01      	ldr	r2, [sp, #4]
 800a1b0:	50a9      	str	r1, [r5, r2]
 800a1b2:	3504      	adds	r5, #4
 800a1b4:	e79a      	b.n	800a0ec <__multiply+0x7c>
 800a1b6:	3e01      	subs	r6, #1
 800a1b8:	e79c      	b.n	800a0f4 <__multiply+0x84>
 800a1ba:	bf00      	nop
 800a1bc:	0800ba48 	.word	0x0800ba48
 800a1c0:	0800bad4 	.word	0x0800bad4

0800a1c4 <__pow5mult>:
 800a1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c8:	4615      	mov	r5, r2
 800a1ca:	f012 0203 	ands.w	r2, r2, #3
 800a1ce:	4606      	mov	r6, r0
 800a1d0:	460f      	mov	r7, r1
 800a1d2:	d007      	beq.n	800a1e4 <__pow5mult+0x20>
 800a1d4:	4c25      	ldr	r4, [pc, #148]	; (800a26c <__pow5mult+0xa8>)
 800a1d6:	3a01      	subs	r2, #1
 800a1d8:	2300      	movs	r3, #0
 800a1da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1de:	f7ff fe51 	bl	8009e84 <__multadd>
 800a1e2:	4607      	mov	r7, r0
 800a1e4:	10ad      	asrs	r5, r5, #2
 800a1e6:	d03d      	beq.n	800a264 <__pow5mult+0xa0>
 800a1e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a1ea:	b97c      	cbnz	r4, 800a20c <__pow5mult+0x48>
 800a1ec:	2010      	movs	r0, #16
 800a1ee:	f7fc fe85 	bl	8006efc <malloc>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	6270      	str	r0, [r6, #36]	; 0x24
 800a1f6:	b928      	cbnz	r0, 800a204 <__pow5mult+0x40>
 800a1f8:	4b1d      	ldr	r3, [pc, #116]	; (800a270 <__pow5mult+0xac>)
 800a1fa:	481e      	ldr	r0, [pc, #120]	; (800a274 <__pow5mult+0xb0>)
 800a1fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a200:	f000 fc38 	bl	800aa74 <__assert_func>
 800a204:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a208:	6004      	str	r4, [r0, #0]
 800a20a:	60c4      	str	r4, [r0, #12]
 800a20c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a210:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a214:	b94c      	cbnz	r4, 800a22a <__pow5mult+0x66>
 800a216:	f240 2171 	movw	r1, #625	; 0x271
 800a21a:	4630      	mov	r0, r6
 800a21c:	f7ff ff12 	bl	800a044 <__i2b>
 800a220:	2300      	movs	r3, #0
 800a222:	f8c8 0008 	str.w	r0, [r8, #8]
 800a226:	4604      	mov	r4, r0
 800a228:	6003      	str	r3, [r0, #0]
 800a22a:	f04f 0900 	mov.w	r9, #0
 800a22e:	07eb      	lsls	r3, r5, #31
 800a230:	d50a      	bpl.n	800a248 <__pow5mult+0x84>
 800a232:	4639      	mov	r1, r7
 800a234:	4622      	mov	r2, r4
 800a236:	4630      	mov	r0, r6
 800a238:	f7ff ff1a 	bl	800a070 <__multiply>
 800a23c:	4639      	mov	r1, r7
 800a23e:	4680      	mov	r8, r0
 800a240:	4630      	mov	r0, r6
 800a242:	f7ff fdfd 	bl	8009e40 <_Bfree>
 800a246:	4647      	mov	r7, r8
 800a248:	106d      	asrs	r5, r5, #1
 800a24a:	d00b      	beq.n	800a264 <__pow5mult+0xa0>
 800a24c:	6820      	ldr	r0, [r4, #0]
 800a24e:	b938      	cbnz	r0, 800a260 <__pow5mult+0x9c>
 800a250:	4622      	mov	r2, r4
 800a252:	4621      	mov	r1, r4
 800a254:	4630      	mov	r0, r6
 800a256:	f7ff ff0b 	bl	800a070 <__multiply>
 800a25a:	6020      	str	r0, [r4, #0]
 800a25c:	f8c0 9000 	str.w	r9, [r0]
 800a260:	4604      	mov	r4, r0
 800a262:	e7e4      	b.n	800a22e <__pow5mult+0x6a>
 800a264:	4638      	mov	r0, r7
 800a266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a26a:	bf00      	nop
 800a26c:	0800bc20 	.word	0x0800bc20
 800a270:	0800b9d6 	.word	0x0800b9d6
 800a274:	0800bad4 	.word	0x0800bad4

0800a278 <__lshift>:
 800a278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a27c:	460c      	mov	r4, r1
 800a27e:	6849      	ldr	r1, [r1, #4]
 800a280:	6923      	ldr	r3, [r4, #16]
 800a282:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a286:	68a3      	ldr	r3, [r4, #8]
 800a288:	4607      	mov	r7, r0
 800a28a:	4691      	mov	r9, r2
 800a28c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a290:	f108 0601 	add.w	r6, r8, #1
 800a294:	42b3      	cmp	r3, r6
 800a296:	db0b      	blt.n	800a2b0 <__lshift+0x38>
 800a298:	4638      	mov	r0, r7
 800a29a:	f7ff fd91 	bl	8009dc0 <_Balloc>
 800a29e:	4605      	mov	r5, r0
 800a2a0:	b948      	cbnz	r0, 800a2b6 <__lshift+0x3e>
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	4b2a      	ldr	r3, [pc, #168]	; (800a350 <__lshift+0xd8>)
 800a2a6:	482b      	ldr	r0, [pc, #172]	; (800a354 <__lshift+0xdc>)
 800a2a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a2ac:	f000 fbe2 	bl	800aa74 <__assert_func>
 800a2b0:	3101      	adds	r1, #1
 800a2b2:	005b      	lsls	r3, r3, #1
 800a2b4:	e7ee      	b.n	800a294 <__lshift+0x1c>
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	f100 0114 	add.w	r1, r0, #20
 800a2bc:	f100 0210 	add.w	r2, r0, #16
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	4553      	cmp	r3, sl
 800a2c4:	db37      	blt.n	800a336 <__lshift+0xbe>
 800a2c6:	6920      	ldr	r0, [r4, #16]
 800a2c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2cc:	f104 0314 	add.w	r3, r4, #20
 800a2d0:	f019 091f 	ands.w	r9, r9, #31
 800a2d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a2dc:	d02f      	beq.n	800a33e <__lshift+0xc6>
 800a2de:	f1c9 0e20 	rsb	lr, r9, #32
 800a2e2:	468a      	mov	sl, r1
 800a2e4:	f04f 0c00 	mov.w	ip, #0
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	fa02 f209 	lsl.w	r2, r2, r9
 800a2ee:	ea42 020c 	orr.w	r2, r2, ip
 800a2f2:	f84a 2b04 	str.w	r2, [sl], #4
 800a2f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2fa:	4298      	cmp	r0, r3
 800a2fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a300:	d8f2      	bhi.n	800a2e8 <__lshift+0x70>
 800a302:	1b03      	subs	r3, r0, r4
 800a304:	3b15      	subs	r3, #21
 800a306:	f023 0303 	bic.w	r3, r3, #3
 800a30a:	3304      	adds	r3, #4
 800a30c:	f104 0215 	add.w	r2, r4, #21
 800a310:	4290      	cmp	r0, r2
 800a312:	bf38      	it	cc
 800a314:	2304      	movcc	r3, #4
 800a316:	f841 c003 	str.w	ip, [r1, r3]
 800a31a:	f1bc 0f00 	cmp.w	ip, #0
 800a31e:	d001      	beq.n	800a324 <__lshift+0xac>
 800a320:	f108 0602 	add.w	r6, r8, #2
 800a324:	3e01      	subs	r6, #1
 800a326:	4638      	mov	r0, r7
 800a328:	612e      	str	r6, [r5, #16]
 800a32a:	4621      	mov	r1, r4
 800a32c:	f7ff fd88 	bl	8009e40 <_Bfree>
 800a330:	4628      	mov	r0, r5
 800a332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a336:	f842 0f04 	str.w	r0, [r2, #4]!
 800a33a:	3301      	adds	r3, #1
 800a33c:	e7c1      	b.n	800a2c2 <__lshift+0x4a>
 800a33e:	3904      	subs	r1, #4
 800a340:	f853 2b04 	ldr.w	r2, [r3], #4
 800a344:	f841 2f04 	str.w	r2, [r1, #4]!
 800a348:	4298      	cmp	r0, r3
 800a34a:	d8f9      	bhi.n	800a340 <__lshift+0xc8>
 800a34c:	e7ea      	b.n	800a324 <__lshift+0xac>
 800a34e:	bf00      	nop
 800a350:	0800ba48 	.word	0x0800ba48
 800a354:	0800bad4 	.word	0x0800bad4

0800a358 <__mcmp>:
 800a358:	b530      	push	{r4, r5, lr}
 800a35a:	6902      	ldr	r2, [r0, #16]
 800a35c:	690c      	ldr	r4, [r1, #16]
 800a35e:	1b12      	subs	r2, r2, r4
 800a360:	d10e      	bne.n	800a380 <__mcmp+0x28>
 800a362:	f100 0314 	add.w	r3, r0, #20
 800a366:	3114      	adds	r1, #20
 800a368:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a36c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a370:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a374:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a378:	42a5      	cmp	r5, r4
 800a37a:	d003      	beq.n	800a384 <__mcmp+0x2c>
 800a37c:	d305      	bcc.n	800a38a <__mcmp+0x32>
 800a37e:	2201      	movs	r2, #1
 800a380:	4610      	mov	r0, r2
 800a382:	bd30      	pop	{r4, r5, pc}
 800a384:	4283      	cmp	r3, r0
 800a386:	d3f3      	bcc.n	800a370 <__mcmp+0x18>
 800a388:	e7fa      	b.n	800a380 <__mcmp+0x28>
 800a38a:	f04f 32ff 	mov.w	r2, #4294967295
 800a38e:	e7f7      	b.n	800a380 <__mcmp+0x28>

0800a390 <__mdiff>:
 800a390:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	460c      	mov	r4, r1
 800a396:	4606      	mov	r6, r0
 800a398:	4611      	mov	r1, r2
 800a39a:	4620      	mov	r0, r4
 800a39c:	4690      	mov	r8, r2
 800a39e:	f7ff ffdb 	bl	800a358 <__mcmp>
 800a3a2:	1e05      	subs	r5, r0, #0
 800a3a4:	d110      	bne.n	800a3c8 <__mdiff+0x38>
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	4630      	mov	r0, r6
 800a3aa:	f7ff fd09 	bl	8009dc0 <_Balloc>
 800a3ae:	b930      	cbnz	r0, 800a3be <__mdiff+0x2e>
 800a3b0:	4b3a      	ldr	r3, [pc, #232]	; (800a49c <__mdiff+0x10c>)
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	f240 2132 	movw	r1, #562	; 0x232
 800a3b8:	4839      	ldr	r0, [pc, #228]	; (800a4a0 <__mdiff+0x110>)
 800a3ba:	f000 fb5b 	bl	800aa74 <__assert_func>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c8:	bfa4      	itt	ge
 800a3ca:	4643      	movge	r3, r8
 800a3cc:	46a0      	movge	r8, r4
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a3d4:	bfa6      	itte	ge
 800a3d6:	461c      	movge	r4, r3
 800a3d8:	2500      	movge	r5, #0
 800a3da:	2501      	movlt	r5, #1
 800a3dc:	f7ff fcf0 	bl	8009dc0 <_Balloc>
 800a3e0:	b920      	cbnz	r0, 800a3ec <__mdiff+0x5c>
 800a3e2:	4b2e      	ldr	r3, [pc, #184]	; (800a49c <__mdiff+0x10c>)
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3ea:	e7e5      	b.n	800a3b8 <__mdiff+0x28>
 800a3ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a3f0:	6926      	ldr	r6, [r4, #16]
 800a3f2:	60c5      	str	r5, [r0, #12]
 800a3f4:	f104 0914 	add.w	r9, r4, #20
 800a3f8:	f108 0514 	add.w	r5, r8, #20
 800a3fc:	f100 0e14 	add.w	lr, r0, #20
 800a400:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a404:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a408:	f108 0210 	add.w	r2, r8, #16
 800a40c:	46f2      	mov	sl, lr
 800a40e:	2100      	movs	r1, #0
 800a410:	f859 3b04 	ldr.w	r3, [r9], #4
 800a414:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a418:	fa1f f883 	uxth.w	r8, r3
 800a41c:	fa11 f18b 	uxtah	r1, r1, fp
 800a420:	0c1b      	lsrs	r3, r3, #16
 800a422:	eba1 0808 	sub.w	r8, r1, r8
 800a426:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a42a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a42e:	fa1f f888 	uxth.w	r8, r8
 800a432:	1419      	asrs	r1, r3, #16
 800a434:	454e      	cmp	r6, r9
 800a436:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a43a:	f84a 3b04 	str.w	r3, [sl], #4
 800a43e:	d8e7      	bhi.n	800a410 <__mdiff+0x80>
 800a440:	1b33      	subs	r3, r6, r4
 800a442:	3b15      	subs	r3, #21
 800a444:	f023 0303 	bic.w	r3, r3, #3
 800a448:	3304      	adds	r3, #4
 800a44a:	3415      	adds	r4, #21
 800a44c:	42a6      	cmp	r6, r4
 800a44e:	bf38      	it	cc
 800a450:	2304      	movcc	r3, #4
 800a452:	441d      	add	r5, r3
 800a454:	4473      	add	r3, lr
 800a456:	469e      	mov	lr, r3
 800a458:	462e      	mov	r6, r5
 800a45a:	4566      	cmp	r6, ip
 800a45c:	d30e      	bcc.n	800a47c <__mdiff+0xec>
 800a45e:	f10c 0203 	add.w	r2, ip, #3
 800a462:	1b52      	subs	r2, r2, r5
 800a464:	f022 0203 	bic.w	r2, r2, #3
 800a468:	3d03      	subs	r5, #3
 800a46a:	45ac      	cmp	ip, r5
 800a46c:	bf38      	it	cc
 800a46e:	2200      	movcc	r2, #0
 800a470:	441a      	add	r2, r3
 800a472:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a476:	b17b      	cbz	r3, 800a498 <__mdiff+0x108>
 800a478:	6107      	str	r7, [r0, #16]
 800a47a:	e7a3      	b.n	800a3c4 <__mdiff+0x34>
 800a47c:	f856 8b04 	ldr.w	r8, [r6], #4
 800a480:	fa11 f288 	uxtah	r2, r1, r8
 800a484:	1414      	asrs	r4, r2, #16
 800a486:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a48a:	b292      	uxth	r2, r2
 800a48c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a490:	f84e 2b04 	str.w	r2, [lr], #4
 800a494:	1421      	asrs	r1, r4, #16
 800a496:	e7e0      	b.n	800a45a <__mdiff+0xca>
 800a498:	3f01      	subs	r7, #1
 800a49a:	e7ea      	b.n	800a472 <__mdiff+0xe2>
 800a49c:	0800ba48 	.word	0x0800ba48
 800a4a0:	0800bad4 	.word	0x0800bad4

0800a4a4 <__ulp>:
 800a4a4:	b082      	sub	sp, #8
 800a4a6:	ed8d 0b00 	vstr	d0, [sp]
 800a4aa:	9b01      	ldr	r3, [sp, #4]
 800a4ac:	4912      	ldr	r1, [pc, #72]	; (800a4f8 <__ulp+0x54>)
 800a4ae:	4019      	ands	r1, r3
 800a4b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a4b4:	2900      	cmp	r1, #0
 800a4b6:	dd05      	ble.n	800a4c4 <__ulp+0x20>
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	ec43 2b10 	vmov	d0, r2, r3
 800a4c0:	b002      	add	sp, #8
 800a4c2:	4770      	bx	lr
 800a4c4:	4249      	negs	r1, r1
 800a4c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a4ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a4ce:	f04f 0200 	mov.w	r2, #0
 800a4d2:	f04f 0300 	mov.w	r3, #0
 800a4d6:	da04      	bge.n	800a4e2 <__ulp+0x3e>
 800a4d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a4dc:	fa41 f300 	asr.w	r3, r1, r0
 800a4e0:	e7ec      	b.n	800a4bc <__ulp+0x18>
 800a4e2:	f1a0 0114 	sub.w	r1, r0, #20
 800a4e6:	291e      	cmp	r1, #30
 800a4e8:	bfda      	itte	le
 800a4ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a4ee:	fa20 f101 	lsrle.w	r1, r0, r1
 800a4f2:	2101      	movgt	r1, #1
 800a4f4:	460a      	mov	r2, r1
 800a4f6:	e7e1      	b.n	800a4bc <__ulp+0x18>
 800a4f8:	7ff00000 	.word	0x7ff00000

0800a4fc <__b2d>:
 800a4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fe:	6905      	ldr	r5, [r0, #16]
 800a500:	f100 0714 	add.w	r7, r0, #20
 800a504:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a508:	1f2e      	subs	r6, r5, #4
 800a50a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a50e:	4620      	mov	r0, r4
 800a510:	f7ff fd48 	bl	8009fa4 <__hi0bits>
 800a514:	f1c0 0320 	rsb	r3, r0, #32
 800a518:	280a      	cmp	r0, #10
 800a51a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a598 <__b2d+0x9c>
 800a51e:	600b      	str	r3, [r1, #0]
 800a520:	dc14      	bgt.n	800a54c <__b2d+0x50>
 800a522:	f1c0 0e0b 	rsb	lr, r0, #11
 800a526:	fa24 f10e 	lsr.w	r1, r4, lr
 800a52a:	42b7      	cmp	r7, r6
 800a52c:	ea41 030c 	orr.w	r3, r1, ip
 800a530:	bf34      	ite	cc
 800a532:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a536:	2100      	movcs	r1, #0
 800a538:	3015      	adds	r0, #21
 800a53a:	fa04 f000 	lsl.w	r0, r4, r0
 800a53e:	fa21 f10e 	lsr.w	r1, r1, lr
 800a542:	ea40 0201 	orr.w	r2, r0, r1
 800a546:	ec43 2b10 	vmov	d0, r2, r3
 800a54a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a54c:	42b7      	cmp	r7, r6
 800a54e:	bf3a      	itte	cc
 800a550:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a554:	f1a5 0608 	subcc.w	r6, r5, #8
 800a558:	2100      	movcs	r1, #0
 800a55a:	380b      	subs	r0, #11
 800a55c:	d017      	beq.n	800a58e <__b2d+0x92>
 800a55e:	f1c0 0c20 	rsb	ip, r0, #32
 800a562:	fa04 f500 	lsl.w	r5, r4, r0
 800a566:	42be      	cmp	r6, r7
 800a568:	fa21 f40c 	lsr.w	r4, r1, ip
 800a56c:	ea45 0504 	orr.w	r5, r5, r4
 800a570:	bf8c      	ite	hi
 800a572:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a576:	2400      	movls	r4, #0
 800a578:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a57c:	fa01 f000 	lsl.w	r0, r1, r0
 800a580:	fa24 f40c 	lsr.w	r4, r4, ip
 800a584:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a588:	ea40 0204 	orr.w	r2, r0, r4
 800a58c:	e7db      	b.n	800a546 <__b2d+0x4a>
 800a58e:	ea44 030c 	orr.w	r3, r4, ip
 800a592:	460a      	mov	r2, r1
 800a594:	e7d7      	b.n	800a546 <__b2d+0x4a>
 800a596:	bf00      	nop
 800a598:	3ff00000 	.word	0x3ff00000

0800a59c <__d2b>:
 800a59c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5a0:	4689      	mov	r9, r1
 800a5a2:	2101      	movs	r1, #1
 800a5a4:	ec57 6b10 	vmov	r6, r7, d0
 800a5a8:	4690      	mov	r8, r2
 800a5aa:	f7ff fc09 	bl	8009dc0 <_Balloc>
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	b930      	cbnz	r0, 800a5c0 <__d2b+0x24>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	4b25      	ldr	r3, [pc, #148]	; (800a64c <__d2b+0xb0>)
 800a5b6:	4826      	ldr	r0, [pc, #152]	; (800a650 <__d2b+0xb4>)
 800a5b8:	f240 310a 	movw	r1, #778	; 0x30a
 800a5bc:	f000 fa5a 	bl	800aa74 <__assert_func>
 800a5c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a5c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5c8:	bb35      	cbnz	r5, 800a618 <__d2b+0x7c>
 800a5ca:	2e00      	cmp	r6, #0
 800a5cc:	9301      	str	r3, [sp, #4]
 800a5ce:	d028      	beq.n	800a622 <__d2b+0x86>
 800a5d0:	4668      	mov	r0, sp
 800a5d2:	9600      	str	r6, [sp, #0]
 800a5d4:	f7ff fd06 	bl	8009fe4 <__lo0bits>
 800a5d8:	9900      	ldr	r1, [sp, #0]
 800a5da:	b300      	cbz	r0, 800a61e <__d2b+0x82>
 800a5dc:	9a01      	ldr	r2, [sp, #4]
 800a5de:	f1c0 0320 	rsb	r3, r0, #32
 800a5e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a5e6:	430b      	orrs	r3, r1
 800a5e8:	40c2      	lsrs	r2, r0
 800a5ea:	6163      	str	r3, [r4, #20]
 800a5ec:	9201      	str	r2, [sp, #4]
 800a5ee:	9b01      	ldr	r3, [sp, #4]
 800a5f0:	61a3      	str	r3, [r4, #24]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	bf14      	ite	ne
 800a5f6:	2202      	movne	r2, #2
 800a5f8:	2201      	moveq	r2, #1
 800a5fa:	6122      	str	r2, [r4, #16]
 800a5fc:	b1d5      	cbz	r5, 800a634 <__d2b+0x98>
 800a5fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a602:	4405      	add	r5, r0
 800a604:	f8c9 5000 	str.w	r5, [r9]
 800a608:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a60c:	f8c8 0000 	str.w	r0, [r8]
 800a610:	4620      	mov	r0, r4
 800a612:	b003      	add	sp, #12
 800a614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a618:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a61c:	e7d5      	b.n	800a5ca <__d2b+0x2e>
 800a61e:	6161      	str	r1, [r4, #20]
 800a620:	e7e5      	b.n	800a5ee <__d2b+0x52>
 800a622:	a801      	add	r0, sp, #4
 800a624:	f7ff fcde 	bl	8009fe4 <__lo0bits>
 800a628:	9b01      	ldr	r3, [sp, #4]
 800a62a:	6163      	str	r3, [r4, #20]
 800a62c:	2201      	movs	r2, #1
 800a62e:	6122      	str	r2, [r4, #16]
 800a630:	3020      	adds	r0, #32
 800a632:	e7e3      	b.n	800a5fc <__d2b+0x60>
 800a634:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a638:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a63c:	f8c9 0000 	str.w	r0, [r9]
 800a640:	6918      	ldr	r0, [r3, #16]
 800a642:	f7ff fcaf 	bl	8009fa4 <__hi0bits>
 800a646:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a64a:	e7df      	b.n	800a60c <__d2b+0x70>
 800a64c:	0800ba48 	.word	0x0800ba48
 800a650:	0800bad4 	.word	0x0800bad4

0800a654 <__ratio>:
 800a654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a658:	4688      	mov	r8, r1
 800a65a:	4669      	mov	r1, sp
 800a65c:	4681      	mov	r9, r0
 800a65e:	f7ff ff4d 	bl	800a4fc <__b2d>
 800a662:	a901      	add	r1, sp, #4
 800a664:	4640      	mov	r0, r8
 800a666:	ec55 4b10 	vmov	r4, r5, d0
 800a66a:	ee10 aa10 	vmov	sl, s0
 800a66e:	f7ff ff45 	bl	800a4fc <__b2d>
 800a672:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a676:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800a67a:	1a59      	subs	r1, r3, r1
 800a67c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a680:	1ad3      	subs	r3, r2, r3
 800a682:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a686:	ec57 6b10 	vmov	r6, r7, d0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	bfd6      	itet	le
 800a68e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a692:	462a      	movgt	r2, r5
 800a694:	463a      	movle	r2, r7
 800a696:	46ab      	mov	fp, r5
 800a698:	bfd6      	itet	le
 800a69a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a69e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a6a2:	ee00 3a90 	vmovle	s1, r3
 800a6a6:	ec4b ab17 	vmov	d7, sl, fp
 800a6aa:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a6ae:	b003      	add	sp, #12
 800a6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a6b4 <__copybits>:
 800a6b4:	3901      	subs	r1, #1
 800a6b6:	b570      	push	{r4, r5, r6, lr}
 800a6b8:	1149      	asrs	r1, r1, #5
 800a6ba:	6914      	ldr	r4, [r2, #16]
 800a6bc:	3101      	adds	r1, #1
 800a6be:	f102 0314 	add.w	r3, r2, #20
 800a6c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a6c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a6ca:	1f05      	subs	r5, r0, #4
 800a6cc:	42a3      	cmp	r3, r4
 800a6ce:	d30c      	bcc.n	800a6ea <__copybits+0x36>
 800a6d0:	1aa3      	subs	r3, r4, r2
 800a6d2:	3b11      	subs	r3, #17
 800a6d4:	f023 0303 	bic.w	r3, r3, #3
 800a6d8:	3211      	adds	r2, #17
 800a6da:	42a2      	cmp	r2, r4
 800a6dc:	bf88      	it	hi
 800a6de:	2300      	movhi	r3, #0
 800a6e0:	4418      	add	r0, r3
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	4288      	cmp	r0, r1
 800a6e6:	d305      	bcc.n	800a6f4 <__copybits+0x40>
 800a6e8:	bd70      	pop	{r4, r5, r6, pc}
 800a6ea:	f853 6b04 	ldr.w	r6, [r3], #4
 800a6ee:	f845 6f04 	str.w	r6, [r5, #4]!
 800a6f2:	e7eb      	b.n	800a6cc <__copybits+0x18>
 800a6f4:	f840 3b04 	str.w	r3, [r0], #4
 800a6f8:	e7f4      	b.n	800a6e4 <__copybits+0x30>

0800a6fa <__any_on>:
 800a6fa:	f100 0214 	add.w	r2, r0, #20
 800a6fe:	6900      	ldr	r0, [r0, #16]
 800a700:	114b      	asrs	r3, r1, #5
 800a702:	4298      	cmp	r0, r3
 800a704:	b510      	push	{r4, lr}
 800a706:	db11      	blt.n	800a72c <__any_on+0x32>
 800a708:	dd0a      	ble.n	800a720 <__any_on+0x26>
 800a70a:	f011 011f 	ands.w	r1, r1, #31
 800a70e:	d007      	beq.n	800a720 <__any_on+0x26>
 800a710:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a714:	fa24 f001 	lsr.w	r0, r4, r1
 800a718:	fa00 f101 	lsl.w	r1, r0, r1
 800a71c:	428c      	cmp	r4, r1
 800a71e:	d10b      	bne.n	800a738 <__any_on+0x3e>
 800a720:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a724:	4293      	cmp	r3, r2
 800a726:	d803      	bhi.n	800a730 <__any_on+0x36>
 800a728:	2000      	movs	r0, #0
 800a72a:	bd10      	pop	{r4, pc}
 800a72c:	4603      	mov	r3, r0
 800a72e:	e7f7      	b.n	800a720 <__any_on+0x26>
 800a730:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a734:	2900      	cmp	r1, #0
 800a736:	d0f5      	beq.n	800a724 <__any_on+0x2a>
 800a738:	2001      	movs	r0, #1
 800a73a:	e7f6      	b.n	800a72a <__any_on+0x30>

0800a73c <_calloc_r>:
 800a73c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a73e:	fba1 2402 	umull	r2, r4, r1, r2
 800a742:	b94c      	cbnz	r4, 800a758 <_calloc_r+0x1c>
 800a744:	4611      	mov	r1, r2
 800a746:	9201      	str	r2, [sp, #4]
 800a748:	f7fc fc62 	bl	8007010 <_malloc_r>
 800a74c:	9a01      	ldr	r2, [sp, #4]
 800a74e:	4605      	mov	r5, r0
 800a750:	b930      	cbnz	r0, 800a760 <_calloc_r+0x24>
 800a752:	4628      	mov	r0, r5
 800a754:	b003      	add	sp, #12
 800a756:	bd30      	pop	{r4, r5, pc}
 800a758:	220c      	movs	r2, #12
 800a75a:	6002      	str	r2, [r0, #0]
 800a75c:	2500      	movs	r5, #0
 800a75e:	e7f8      	b.n	800a752 <_calloc_r+0x16>
 800a760:	4621      	mov	r1, r4
 800a762:	f7fc fbe1 	bl	8006f28 <memset>
 800a766:	e7f4      	b.n	800a752 <_calloc_r+0x16>

0800a768 <__ssputs_r>:
 800a768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a76c:	688e      	ldr	r6, [r1, #8]
 800a76e:	429e      	cmp	r6, r3
 800a770:	4682      	mov	sl, r0
 800a772:	460c      	mov	r4, r1
 800a774:	4690      	mov	r8, r2
 800a776:	461f      	mov	r7, r3
 800a778:	d838      	bhi.n	800a7ec <__ssputs_r+0x84>
 800a77a:	898a      	ldrh	r2, [r1, #12]
 800a77c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a780:	d032      	beq.n	800a7e8 <__ssputs_r+0x80>
 800a782:	6825      	ldr	r5, [r4, #0]
 800a784:	6909      	ldr	r1, [r1, #16]
 800a786:	eba5 0901 	sub.w	r9, r5, r1
 800a78a:	6965      	ldr	r5, [r4, #20]
 800a78c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a790:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a794:	3301      	adds	r3, #1
 800a796:	444b      	add	r3, r9
 800a798:	106d      	asrs	r5, r5, #1
 800a79a:	429d      	cmp	r5, r3
 800a79c:	bf38      	it	cc
 800a79e:	461d      	movcc	r5, r3
 800a7a0:	0553      	lsls	r3, r2, #21
 800a7a2:	d531      	bpl.n	800a808 <__ssputs_r+0xa0>
 800a7a4:	4629      	mov	r1, r5
 800a7a6:	f7fc fc33 	bl	8007010 <_malloc_r>
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	b950      	cbnz	r0, 800a7c4 <__ssputs_r+0x5c>
 800a7ae:	230c      	movs	r3, #12
 800a7b0:	f8ca 3000 	str.w	r3, [sl]
 800a7b4:	89a3      	ldrh	r3, [r4, #12]
 800a7b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7ba:	81a3      	strh	r3, [r4, #12]
 800a7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7c4:	6921      	ldr	r1, [r4, #16]
 800a7c6:	464a      	mov	r2, r9
 800a7c8:	f7fc fba0 	bl	8006f0c <memcpy>
 800a7cc:	89a3      	ldrh	r3, [r4, #12]
 800a7ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a7d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7d6:	81a3      	strh	r3, [r4, #12]
 800a7d8:	6126      	str	r6, [r4, #16]
 800a7da:	6165      	str	r5, [r4, #20]
 800a7dc:	444e      	add	r6, r9
 800a7de:	eba5 0509 	sub.w	r5, r5, r9
 800a7e2:	6026      	str	r6, [r4, #0]
 800a7e4:	60a5      	str	r5, [r4, #8]
 800a7e6:	463e      	mov	r6, r7
 800a7e8:	42be      	cmp	r6, r7
 800a7ea:	d900      	bls.n	800a7ee <__ssputs_r+0x86>
 800a7ec:	463e      	mov	r6, r7
 800a7ee:	6820      	ldr	r0, [r4, #0]
 800a7f0:	4632      	mov	r2, r6
 800a7f2:	4641      	mov	r1, r8
 800a7f4:	f000 f96e 	bl	800aad4 <memmove>
 800a7f8:	68a3      	ldr	r3, [r4, #8]
 800a7fa:	1b9b      	subs	r3, r3, r6
 800a7fc:	60a3      	str	r3, [r4, #8]
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	4433      	add	r3, r6
 800a802:	6023      	str	r3, [r4, #0]
 800a804:	2000      	movs	r0, #0
 800a806:	e7db      	b.n	800a7c0 <__ssputs_r+0x58>
 800a808:	462a      	mov	r2, r5
 800a80a:	f000 f97d 	bl	800ab08 <_realloc_r>
 800a80e:	4606      	mov	r6, r0
 800a810:	2800      	cmp	r0, #0
 800a812:	d1e1      	bne.n	800a7d8 <__ssputs_r+0x70>
 800a814:	6921      	ldr	r1, [r4, #16]
 800a816:	4650      	mov	r0, sl
 800a818:	f7fc fb8e 	bl	8006f38 <_free_r>
 800a81c:	e7c7      	b.n	800a7ae <__ssputs_r+0x46>
	...

0800a820 <_svfiprintf_r>:
 800a820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a824:	4698      	mov	r8, r3
 800a826:	898b      	ldrh	r3, [r1, #12]
 800a828:	061b      	lsls	r3, r3, #24
 800a82a:	b09d      	sub	sp, #116	; 0x74
 800a82c:	4607      	mov	r7, r0
 800a82e:	460d      	mov	r5, r1
 800a830:	4614      	mov	r4, r2
 800a832:	d50e      	bpl.n	800a852 <_svfiprintf_r+0x32>
 800a834:	690b      	ldr	r3, [r1, #16]
 800a836:	b963      	cbnz	r3, 800a852 <_svfiprintf_r+0x32>
 800a838:	2140      	movs	r1, #64	; 0x40
 800a83a:	f7fc fbe9 	bl	8007010 <_malloc_r>
 800a83e:	6028      	str	r0, [r5, #0]
 800a840:	6128      	str	r0, [r5, #16]
 800a842:	b920      	cbnz	r0, 800a84e <_svfiprintf_r+0x2e>
 800a844:	230c      	movs	r3, #12
 800a846:	603b      	str	r3, [r7, #0]
 800a848:	f04f 30ff 	mov.w	r0, #4294967295
 800a84c:	e0d1      	b.n	800a9f2 <_svfiprintf_r+0x1d2>
 800a84e:	2340      	movs	r3, #64	; 0x40
 800a850:	616b      	str	r3, [r5, #20]
 800a852:	2300      	movs	r3, #0
 800a854:	9309      	str	r3, [sp, #36]	; 0x24
 800a856:	2320      	movs	r3, #32
 800a858:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a85c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a860:	2330      	movs	r3, #48	; 0x30
 800a862:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800aa0c <_svfiprintf_r+0x1ec>
 800a866:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a86a:	f04f 0901 	mov.w	r9, #1
 800a86e:	4623      	mov	r3, r4
 800a870:	469a      	mov	sl, r3
 800a872:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a876:	b10a      	cbz	r2, 800a87c <_svfiprintf_r+0x5c>
 800a878:	2a25      	cmp	r2, #37	; 0x25
 800a87a:	d1f9      	bne.n	800a870 <_svfiprintf_r+0x50>
 800a87c:	ebba 0b04 	subs.w	fp, sl, r4
 800a880:	d00b      	beq.n	800a89a <_svfiprintf_r+0x7a>
 800a882:	465b      	mov	r3, fp
 800a884:	4622      	mov	r2, r4
 800a886:	4629      	mov	r1, r5
 800a888:	4638      	mov	r0, r7
 800a88a:	f7ff ff6d 	bl	800a768 <__ssputs_r>
 800a88e:	3001      	adds	r0, #1
 800a890:	f000 80aa 	beq.w	800a9e8 <_svfiprintf_r+0x1c8>
 800a894:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a896:	445a      	add	r2, fp
 800a898:	9209      	str	r2, [sp, #36]	; 0x24
 800a89a:	f89a 3000 	ldrb.w	r3, [sl]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	f000 80a2 	beq.w	800a9e8 <_svfiprintf_r+0x1c8>
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8ae:	f10a 0a01 	add.w	sl, sl, #1
 800a8b2:	9304      	str	r3, [sp, #16]
 800a8b4:	9307      	str	r3, [sp, #28]
 800a8b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8ba:	931a      	str	r3, [sp, #104]	; 0x68
 800a8bc:	4654      	mov	r4, sl
 800a8be:	2205      	movs	r2, #5
 800a8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8c4:	4851      	ldr	r0, [pc, #324]	; (800aa0c <_svfiprintf_r+0x1ec>)
 800a8c6:	f7f5 fcc3 	bl	8000250 <memchr>
 800a8ca:	9a04      	ldr	r2, [sp, #16]
 800a8cc:	b9d8      	cbnz	r0, 800a906 <_svfiprintf_r+0xe6>
 800a8ce:	06d0      	lsls	r0, r2, #27
 800a8d0:	bf44      	itt	mi
 800a8d2:	2320      	movmi	r3, #32
 800a8d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8d8:	0711      	lsls	r1, r2, #28
 800a8da:	bf44      	itt	mi
 800a8dc:	232b      	movmi	r3, #43	; 0x2b
 800a8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a8e6:	2b2a      	cmp	r3, #42	; 0x2a
 800a8e8:	d015      	beq.n	800a916 <_svfiprintf_r+0xf6>
 800a8ea:	9a07      	ldr	r2, [sp, #28]
 800a8ec:	4654      	mov	r4, sl
 800a8ee:	2000      	movs	r0, #0
 800a8f0:	f04f 0c0a 	mov.w	ip, #10
 800a8f4:	4621      	mov	r1, r4
 800a8f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8fa:	3b30      	subs	r3, #48	; 0x30
 800a8fc:	2b09      	cmp	r3, #9
 800a8fe:	d94e      	bls.n	800a99e <_svfiprintf_r+0x17e>
 800a900:	b1b0      	cbz	r0, 800a930 <_svfiprintf_r+0x110>
 800a902:	9207      	str	r2, [sp, #28]
 800a904:	e014      	b.n	800a930 <_svfiprintf_r+0x110>
 800a906:	eba0 0308 	sub.w	r3, r0, r8
 800a90a:	fa09 f303 	lsl.w	r3, r9, r3
 800a90e:	4313      	orrs	r3, r2
 800a910:	9304      	str	r3, [sp, #16]
 800a912:	46a2      	mov	sl, r4
 800a914:	e7d2      	b.n	800a8bc <_svfiprintf_r+0x9c>
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	1d19      	adds	r1, r3, #4
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	9103      	str	r1, [sp, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	bfbb      	ittet	lt
 800a922:	425b      	neglt	r3, r3
 800a924:	f042 0202 	orrlt.w	r2, r2, #2
 800a928:	9307      	strge	r3, [sp, #28]
 800a92a:	9307      	strlt	r3, [sp, #28]
 800a92c:	bfb8      	it	lt
 800a92e:	9204      	strlt	r2, [sp, #16]
 800a930:	7823      	ldrb	r3, [r4, #0]
 800a932:	2b2e      	cmp	r3, #46	; 0x2e
 800a934:	d10c      	bne.n	800a950 <_svfiprintf_r+0x130>
 800a936:	7863      	ldrb	r3, [r4, #1]
 800a938:	2b2a      	cmp	r3, #42	; 0x2a
 800a93a:	d135      	bne.n	800a9a8 <_svfiprintf_r+0x188>
 800a93c:	9b03      	ldr	r3, [sp, #12]
 800a93e:	1d1a      	adds	r2, r3, #4
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	9203      	str	r2, [sp, #12]
 800a944:	2b00      	cmp	r3, #0
 800a946:	bfb8      	it	lt
 800a948:	f04f 33ff 	movlt.w	r3, #4294967295
 800a94c:	3402      	adds	r4, #2
 800a94e:	9305      	str	r3, [sp, #20]
 800a950:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800aa1c <_svfiprintf_r+0x1fc>
 800a954:	7821      	ldrb	r1, [r4, #0]
 800a956:	2203      	movs	r2, #3
 800a958:	4650      	mov	r0, sl
 800a95a:	f7f5 fc79 	bl	8000250 <memchr>
 800a95e:	b140      	cbz	r0, 800a972 <_svfiprintf_r+0x152>
 800a960:	2340      	movs	r3, #64	; 0x40
 800a962:	eba0 000a 	sub.w	r0, r0, sl
 800a966:	fa03 f000 	lsl.w	r0, r3, r0
 800a96a:	9b04      	ldr	r3, [sp, #16]
 800a96c:	4303      	orrs	r3, r0
 800a96e:	3401      	adds	r4, #1
 800a970:	9304      	str	r3, [sp, #16]
 800a972:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a976:	4826      	ldr	r0, [pc, #152]	; (800aa10 <_svfiprintf_r+0x1f0>)
 800a978:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a97c:	2206      	movs	r2, #6
 800a97e:	f7f5 fc67 	bl	8000250 <memchr>
 800a982:	2800      	cmp	r0, #0
 800a984:	d038      	beq.n	800a9f8 <_svfiprintf_r+0x1d8>
 800a986:	4b23      	ldr	r3, [pc, #140]	; (800aa14 <_svfiprintf_r+0x1f4>)
 800a988:	bb1b      	cbnz	r3, 800a9d2 <_svfiprintf_r+0x1b2>
 800a98a:	9b03      	ldr	r3, [sp, #12]
 800a98c:	3307      	adds	r3, #7
 800a98e:	f023 0307 	bic.w	r3, r3, #7
 800a992:	3308      	adds	r3, #8
 800a994:	9303      	str	r3, [sp, #12]
 800a996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a998:	4433      	add	r3, r6
 800a99a:	9309      	str	r3, [sp, #36]	; 0x24
 800a99c:	e767      	b.n	800a86e <_svfiprintf_r+0x4e>
 800a99e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9a2:	460c      	mov	r4, r1
 800a9a4:	2001      	movs	r0, #1
 800a9a6:	e7a5      	b.n	800a8f4 <_svfiprintf_r+0xd4>
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	3401      	adds	r4, #1
 800a9ac:	9305      	str	r3, [sp, #20]
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	f04f 0c0a 	mov.w	ip, #10
 800a9b4:	4620      	mov	r0, r4
 800a9b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9ba:	3a30      	subs	r2, #48	; 0x30
 800a9bc:	2a09      	cmp	r2, #9
 800a9be:	d903      	bls.n	800a9c8 <_svfiprintf_r+0x1a8>
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d0c5      	beq.n	800a950 <_svfiprintf_r+0x130>
 800a9c4:	9105      	str	r1, [sp, #20]
 800a9c6:	e7c3      	b.n	800a950 <_svfiprintf_r+0x130>
 800a9c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9cc:	4604      	mov	r4, r0
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	e7f0      	b.n	800a9b4 <_svfiprintf_r+0x194>
 800a9d2:	ab03      	add	r3, sp, #12
 800a9d4:	9300      	str	r3, [sp, #0]
 800a9d6:	462a      	mov	r2, r5
 800a9d8:	4b0f      	ldr	r3, [pc, #60]	; (800aa18 <_svfiprintf_r+0x1f8>)
 800a9da:	a904      	add	r1, sp, #16
 800a9dc:	4638      	mov	r0, r7
 800a9de:	f7fc fc1b 	bl	8007218 <_printf_float>
 800a9e2:	1c42      	adds	r2, r0, #1
 800a9e4:	4606      	mov	r6, r0
 800a9e6:	d1d6      	bne.n	800a996 <_svfiprintf_r+0x176>
 800a9e8:	89ab      	ldrh	r3, [r5, #12]
 800a9ea:	065b      	lsls	r3, r3, #25
 800a9ec:	f53f af2c 	bmi.w	800a848 <_svfiprintf_r+0x28>
 800a9f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9f2:	b01d      	add	sp, #116	; 0x74
 800a9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f8:	ab03      	add	r3, sp, #12
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	462a      	mov	r2, r5
 800a9fe:	4b06      	ldr	r3, [pc, #24]	; (800aa18 <_svfiprintf_r+0x1f8>)
 800aa00:	a904      	add	r1, sp, #16
 800aa02:	4638      	mov	r0, r7
 800aa04:	f7fc fe94 	bl	8007730 <_printf_i>
 800aa08:	e7eb      	b.n	800a9e2 <_svfiprintf_r+0x1c2>
 800aa0a:	bf00      	nop
 800aa0c:	0800bc2c 	.word	0x0800bc2c
 800aa10:	0800bc36 	.word	0x0800bc36
 800aa14:	08007219 	.word	0x08007219
 800aa18:	0800a769 	.word	0x0800a769
 800aa1c:	0800bc32 	.word	0x0800bc32

0800aa20 <nan>:
 800aa20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aa28 <nan+0x8>
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	00000000 	.word	0x00000000
 800aa2c:	7ff80000 	.word	0x7ff80000

0800aa30 <strncmp>:
 800aa30:	b510      	push	{r4, lr}
 800aa32:	b17a      	cbz	r2, 800aa54 <strncmp+0x24>
 800aa34:	4603      	mov	r3, r0
 800aa36:	3901      	subs	r1, #1
 800aa38:	1884      	adds	r4, r0, r2
 800aa3a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aa3e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aa42:	4290      	cmp	r0, r2
 800aa44:	d101      	bne.n	800aa4a <strncmp+0x1a>
 800aa46:	42a3      	cmp	r3, r4
 800aa48:	d101      	bne.n	800aa4e <strncmp+0x1e>
 800aa4a:	1a80      	subs	r0, r0, r2
 800aa4c:	bd10      	pop	{r4, pc}
 800aa4e:	2800      	cmp	r0, #0
 800aa50:	d1f3      	bne.n	800aa3a <strncmp+0xa>
 800aa52:	e7fa      	b.n	800aa4a <strncmp+0x1a>
 800aa54:	4610      	mov	r0, r2
 800aa56:	e7f9      	b.n	800aa4c <strncmp+0x1c>

0800aa58 <__ascii_wctomb>:
 800aa58:	b149      	cbz	r1, 800aa6e <__ascii_wctomb+0x16>
 800aa5a:	2aff      	cmp	r2, #255	; 0xff
 800aa5c:	bf85      	ittet	hi
 800aa5e:	238a      	movhi	r3, #138	; 0x8a
 800aa60:	6003      	strhi	r3, [r0, #0]
 800aa62:	700a      	strbls	r2, [r1, #0]
 800aa64:	f04f 30ff 	movhi.w	r0, #4294967295
 800aa68:	bf98      	it	ls
 800aa6a:	2001      	movls	r0, #1
 800aa6c:	4770      	bx	lr
 800aa6e:	4608      	mov	r0, r1
 800aa70:	4770      	bx	lr
	...

0800aa74 <__assert_func>:
 800aa74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa76:	4614      	mov	r4, r2
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4b09      	ldr	r3, [pc, #36]	; (800aaa0 <__assert_func+0x2c>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4605      	mov	r5, r0
 800aa80:	68d8      	ldr	r0, [r3, #12]
 800aa82:	b14c      	cbz	r4, 800aa98 <__assert_func+0x24>
 800aa84:	4b07      	ldr	r3, [pc, #28]	; (800aaa4 <__assert_func+0x30>)
 800aa86:	9100      	str	r1, [sp, #0]
 800aa88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa8c:	4906      	ldr	r1, [pc, #24]	; (800aaa8 <__assert_func+0x34>)
 800aa8e:	462b      	mov	r3, r5
 800aa90:	f000 f80e 	bl	800aab0 <fiprintf>
 800aa94:	f000 fa80 	bl	800af98 <abort>
 800aa98:	4b04      	ldr	r3, [pc, #16]	; (800aaac <__assert_func+0x38>)
 800aa9a:	461c      	mov	r4, r3
 800aa9c:	e7f3      	b.n	800aa86 <__assert_func+0x12>
 800aa9e:	bf00      	nop
 800aaa0:	2000001c 	.word	0x2000001c
 800aaa4:	0800bc3d 	.word	0x0800bc3d
 800aaa8:	0800bc4a 	.word	0x0800bc4a
 800aaac:	0800bc78 	.word	0x0800bc78

0800aab0 <fiprintf>:
 800aab0:	b40e      	push	{r1, r2, r3}
 800aab2:	b503      	push	{r0, r1, lr}
 800aab4:	4601      	mov	r1, r0
 800aab6:	ab03      	add	r3, sp, #12
 800aab8:	4805      	ldr	r0, [pc, #20]	; (800aad0 <fiprintf+0x20>)
 800aaba:	f853 2b04 	ldr.w	r2, [r3], #4
 800aabe:	6800      	ldr	r0, [r0, #0]
 800aac0:	9301      	str	r3, [sp, #4]
 800aac2:	f000 f879 	bl	800abb8 <_vfiprintf_r>
 800aac6:	b002      	add	sp, #8
 800aac8:	f85d eb04 	ldr.w	lr, [sp], #4
 800aacc:	b003      	add	sp, #12
 800aace:	4770      	bx	lr
 800aad0:	2000001c 	.word	0x2000001c

0800aad4 <memmove>:
 800aad4:	4288      	cmp	r0, r1
 800aad6:	b510      	push	{r4, lr}
 800aad8:	eb01 0402 	add.w	r4, r1, r2
 800aadc:	d902      	bls.n	800aae4 <memmove+0x10>
 800aade:	4284      	cmp	r4, r0
 800aae0:	4623      	mov	r3, r4
 800aae2:	d807      	bhi.n	800aaf4 <memmove+0x20>
 800aae4:	1e43      	subs	r3, r0, #1
 800aae6:	42a1      	cmp	r1, r4
 800aae8:	d008      	beq.n	800aafc <memmove+0x28>
 800aaea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aaee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aaf2:	e7f8      	b.n	800aae6 <memmove+0x12>
 800aaf4:	4402      	add	r2, r0
 800aaf6:	4601      	mov	r1, r0
 800aaf8:	428a      	cmp	r2, r1
 800aafa:	d100      	bne.n	800aafe <memmove+0x2a>
 800aafc:	bd10      	pop	{r4, pc}
 800aafe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab06:	e7f7      	b.n	800aaf8 <memmove+0x24>

0800ab08 <_realloc_r>:
 800ab08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab0c:	4680      	mov	r8, r0
 800ab0e:	4614      	mov	r4, r2
 800ab10:	460e      	mov	r6, r1
 800ab12:	b921      	cbnz	r1, 800ab1e <_realloc_r+0x16>
 800ab14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab18:	4611      	mov	r1, r2
 800ab1a:	f7fc ba79 	b.w	8007010 <_malloc_r>
 800ab1e:	b92a      	cbnz	r2, 800ab2c <_realloc_r+0x24>
 800ab20:	f7fc fa0a 	bl	8006f38 <_free_r>
 800ab24:	4625      	mov	r5, r4
 800ab26:	4628      	mov	r0, r5
 800ab28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab2c:	f000 fc58 	bl	800b3e0 <_malloc_usable_size_r>
 800ab30:	4284      	cmp	r4, r0
 800ab32:	4607      	mov	r7, r0
 800ab34:	d802      	bhi.n	800ab3c <_realloc_r+0x34>
 800ab36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ab3a:	d812      	bhi.n	800ab62 <_realloc_r+0x5a>
 800ab3c:	4621      	mov	r1, r4
 800ab3e:	4640      	mov	r0, r8
 800ab40:	f7fc fa66 	bl	8007010 <_malloc_r>
 800ab44:	4605      	mov	r5, r0
 800ab46:	2800      	cmp	r0, #0
 800ab48:	d0ed      	beq.n	800ab26 <_realloc_r+0x1e>
 800ab4a:	42bc      	cmp	r4, r7
 800ab4c:	4622      	mov	r2, r4
 800ab4e:	4631      	mov	r1, r6
 800ab50:	bf28      	it	cs
 800ab52:	463a      	movcs	r2, r7
 800ab54:	f7fc f9da 	bl	8006f0c <memcpy>
 800ab58:	4631      	mov	r1, r6
 800ab5a:	4640      	mov	r0, r8
 800ab5c:	f7fc f9ec 	bl	8006f38 <_free_r>
 800ab60:	e7e1      	b.n	800ab26 <_realloc_r+0x1e>
 800ab62:	4635      	mov	r5, r6
 800ab64:	e7df      	b.n	800ab26 <_realloc_r+0x1e>

0800ab66 <__sfputc_r>:
 800ab66:	6893      	ldr	r3, [r2, #8]
 800ab68:	3b01      	subs	r3, #1
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	b410      	push	{r4}
 800ab6e:	6093      	str	r3, [r2, #8]
 800ab70:	da08      	bge.n	800ab84 <__sfputc_r+0x1e>
 800ab72:	6994      	ldr	r4, [r2, #24]
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	db01      	blt.n	800ab7c <__sfputc_r+0x16>
 800ab78:	290a      	cmp	r1, #10
 800ab7a:	d103      	bne.n	800ab84 <__sfputc_r+0x1e>
 800ab7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab80:	f000 b94a 	b.w	800ae18 <__swbuf_r>
 800ab84:	6813      	ldr	r3, [r2, #0]
 800ab86:	1c58      	adds	r0, r3, #1
 800ab88:	6010      	str	r0, [r2, #0]
 800ab8a:	7019      	strb	r1, [r3, #0]
 800ab8c:	4608      	mov	r0, r1
 800ab8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <__sfputs_r>:
 800ab94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab96:	4606      	mov	r6, r0
 800ab98:	460f      	mov	r7, r1
 800ab9a:	4614      	mov	r4, r2
 800ab9c:	18d5      	adds	r5, r2, r3
 800ab9e:	42ac      	cmp	r4, r5
 800aba0:	d101      	bne.n	800aba6 <__sfputs_r+0x12>
 800aba2:	2000      	movs	r0, #0
 800aba4:	e007      	b.n	800abb6 <__sfputs_r+0x22>
 800aba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abaa:	463a      	mov	r2, r7
 800abac:	4630      	mov	r0, r6
 800abae:	f7ff ffda 	bl	800ab66 <__sfputc_r>
 800abb2:	1c43      	adds	r3, r0, #1
 800abb4:	d1f3      	bne.n	800ab9e <__sfputs_r+0xa>
 800abb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800abb8 <_vfiprintf_r>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	460d      	mov	r5, r1
 800abbe:	b09d      	sub	sp, #116	; 0x74
 800abc0:	4614      	mov	r4, r2
 800abc2:	4698      	mov	r8, r3
 800abc4:	4606      	mov	r6, r0
 800abc6:	b118      	cbz	r0, 800abd0 <_vfiprintf_r+0x18>
 800abc8:	6983      	ldr	r3, [r0, #24]
 800abca:	b90b      	cbnz	r3, 800abd0 <_vfiprintf_r+0x18>
 800abcc:	f000 fb06 	bl	800b1dc <__sinit>
 800abd0:	4b89      	ldr	r3, [pc, #548]	; (800adf8 <_vfiprintf_r+0x240>)
 800abd2:	429d      	cmp	r5, r3
 800abd4:	d11b      	bne.n	800ac0e <_vfiprintf_r+0x56>
 800abd6:	6875      	ldr	r5, [r6, #4]
 800abd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abda:	07d9      	lsls	r1, r3, #31
 800abdc:	d405      	bmi.n	800abea <_vfiprintf_r+0x32>
 800abde:	89ab      	ldrh	r3, [r5, #12]
 800abe0:	059a      	lsls	r2, r3, #22
 800abe2:	d402      	bmi.n	800abea <_vfiprintf_r+0x32>
 800abe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abe6:	f7f6 fe5a 	bl	800189e <__retarget_lock_acquire_recursive>
 800abea:	89ab      	ldrh	r3, [r5, #12]
 800abec:	071b      	lsls	r3, r3, #28
 800abee:	d501      	bpl.n	800abf4 <_vfiprintf_r+0x3c>
 800abf0:	692b      	ldr	r3, [r5, #16]
 800abf2:	b9eb      	cbnz	r3, 800ac30 <_vfiprintf_r+0x78>
 800abf4:	4629      	mov	r1, r5
 800abf6:	4630      	mov	r0, r6
 800abf8:	f000 f960 	bl	800aebc <__swsetup_r>
 800abfc:	b1c0      	cbz	r0, 800ac30 <_vfiprintf_r+0x78>
 800abfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac00:	07dc      	lsls	r4, r3, #31
 800ac02:	d50e      	bpl.n	800ac22 <_vfiprintf_r+0x6a>
 800ac04:	f04f 30ff 	mov.w	r0, #4294967295
 800ac08:	b01d      	add	sp, #116	; 0x74
 800ac0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac0e:	4b7b      	ldr	r3, [pc, #492]	; (800adfc <_vfiprintf_r+0x244>)
 800ac10:	429d      	cmp	r5, r3
 800ac12:	d101      	bne.n	800ac18 <_vfiprintf_r+0x60>
 800ac14:	68b5      	ldr	r5, [r6, #8]
 800ac16:	e7df      	b.n	800abd8 <_vfiprintf_r+0x20>
 800ac18:	4b79      	ldr	r3, [pc, #484]	; (800ae00 <_vfiprintf_r+0x248>)
 800ac1a:	429d      	cmp	r5, r3
 800ac1c:	bf08      	it	eq
 800ac1e:	68f5      	ldreq	r5, [r6, #12]
 800ac20:	e7da      	b.n	800abd8 <_vfiprintf_r+0x20>
 800ac22:	89ab      	ldrh	r3, [r5, #12]
 800ac24:	0598      	lsls	r0, r3, #22
 800ac26:	d4ed      	bmi.n	800ac04 <_vfiprintf_r+0x4c>
 800ac28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac2a:	f7f6 fe4c 	bl	80018c6 <__retarget_lock_release_recursive>
 800ac2e:	e7e9      	b.n	800ac04 <_vfiprintf_r+0x4c>
 800ac30:	2300      	movs	r3, #0
 800ac32:	9309      	str	r3, [sp, #36]	; 0x24
 800ac34:	2320      	movs	r3, #32
 800ac36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac3e:	2330      	movs	r3, #48	; 0x30
 800ac40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ae04 <_vfiprintf_r+0x24c>
 800ac44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac48:	f04f 0901 	mov.w	r9, #1
 800ac4c:	4623      	mov	r3, r4
 800ac4e:	469a      	mov	sl, r3
 800ac50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac54:	b10a      	cbz	r2, 800ac5a <_vfiprintf_r+0xa2>
 800ac56:	2a25      	cmp	r2, #37	; 0x25
 800ac58:	d1f9      	bne.n	800ac4e <_vfiprintf_r+0x96>
 800ac5a:	ebba 0b04 	subs.w	fp, sl, r4
 800ac5e:	d00b      	beq.n	800ac78 <_vfiprintf_r+0xc0>
 800ac60:	465b      	mov	r3, fp
 800ac62:	4622      	mov	r2, r4
 800ac64:	4629      	mov	r1, r5
 800ac66:	4630      	mov	r0, r6
 800ac68:	f7ff ff94 	bl	800ab94 <__sfputs_r>
 800ac6c:	3001      	adds	r0, #1
 800ac6e:	f000 80aa 	beq.w	800adc6 <_vfiprintf_r+0x20e>
 800ac72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac74:	445a      	add	r2, fp
 800ac76:	9209      	str	r2, [sp, #36]	; 0x24
 800ac78:	f89a 3000 	ldrb.w	r3, [sl]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	f000 80a2 	beq.w	800adc6 <_vfiprintf_r+0x20e>
 800ac82:	2300      	movs	r3, #0
 800ac84:	f04f 32ff 	mov.w	r2, #4294967295
 800ac88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac8c:	f10a 0a01 	add.w	sl, sl, #1
 800ac90:	9304      	str	r3, [sp, #16]
 800ac92:	9307      	str	r3, [sp, #28]
 800ac94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac98:	931a      	str	r3, [sp, #104]	; 0x68
 800ac9a:	4654      	mov	r4, sl
 800ac9c:	2205      	movs	r2, #5
 800ac9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aca2:	4858      	ldr	r0, [pc, #352]	; (800ae04 <_vfiprintf_r+0x24c>)
 800aca4:	f7f5 fad4 	bl	8000250 <memchr>
 800aca8:	9a04      	ldr	r2, [sp, #16]
 800acaa:	b9d8      	cbnz	r0, 800ace4 <_vfiprintf_r+0x12c>
 800acac:	06d1      	lsls	r1, r2, #27
 800acae:	bf44      	itt	mi
 800acb0:	2320      	movmi	r3, #32
 800acb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acb6:	0713      	lsls	r3, r2, #28
 800acb8:	bf44      	itt	mi
 800acba:	232b      	movmi	r3, #43	; 0x2b
 800acbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acc0:	f89a 3000 	ldrb.w	r3, [sl]
 800acc4:	2b2a      	cmp	r3, #42	; 0x2a
 800acc6:	d015      	beq.n	800acf4 <_vfiprintf_r+0x13c>
 800acc8:	9a07      	ldr	r2, [sp, #28]
 800acca:	4654      	mov	r4, sl
 800accc:	2000      	movs	r0, #0
 800acce:	f04f 0c0a 	mov.w	ip, #10
 800acd2:	4621      	mov	r1, r4
 800acd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acd8:	3b30      	subs	r3, #48	; 0x30
 800acda:	2b09      	cmp	r3, #9
 800acdc:	d94e      	bls.n	800ad7c <_vfiprintf_r+0x1c4>
 800acde:	b1b0      	cbz	r0, 800ad0e <_vfiprintf_r+0x156>
 800ace0:	9207      	str	r2, [sp, #28]
 800ace2:	e014      	b.n	800ad0e <_vfiprintf_r+0x156>
 800ace4:	eba0 0308 	sub.w	r3, r0, r8
 800ace8:	fa09 f303 	lsl.w	r3, r9, r3
 800acec:	4313      	orrs	r3, r2
 800acee:	9304      	str	r3, [sp, #16]
 800acf0:	46a2      	mov	sl, r4
 800acf2:	e7d2      	b.n	800ac9a <_vfiprintf_r+0xe2>
 800acf4:	9b03      	ldr	r3, [sp, #12]
 800acf6:	1d19      	adds	r1, r3, #4
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	9103      	str	r1, [sp, #12]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	bfbb      	ittet	lt
 800ad00:	425b      	neglt	r3, r3
 800ad02:	f042 0202 	orrlt.w	r2, r2, #2
 800ad06:	9307      	strge	r3, [sp, #28]
 800ad08:	9307      	strlt	r3, [sp, #28]
 800ad0a:	bfb8      	it	lt
 800ad0c:	9204      	strlt	r2, [sp, #16]
 800ad0e:	7823      	ldrb	r3, [r4, #0]
 800ad10:	2b2e      	cmp	r3, #46	; 0x2e
 800ad12:	d10c      	bne.n	800ad2e <_vfiprintf_r+0x176>
 800ad14:	7863      	ldrb	r3, [r4, #1]
 800ad16:	2b2a      	cmp	r3, #42	; 0x2a
 800ad18:	d135      	bne.n	800ad86 <_vfiprintf_r+0x1ce>
 800ad1a:	9b03      	ldr	r3, [sp, #12]
 800ad1c:	1d1a      	adds	r2, r3, #4
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	9203      	str	r2, [sp, #12]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	bfb8      	it	lt
 800ad26:	f04f 33ff 	movlt.w	r3, #4294967295
 800ad2a:	3402      	adds	r4, #2
 800ad2c:	9305      	str	r3, [sp, #20]
 800ad2e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae14 <_vfiprintf_r+0x25c>
 800ad32:	7821      	ldrb	r1, [r4, #0]
 800ad34:	2203      	movs	r2, #3
 800ad36:	4650      	mov	r0, sl
 800ad38:	f7f5 fa8a 	bl	8000250 <memchr>
 800ad3c:	b140      	cbz	r0, 800ad50 <_vfiprintf_r+0x198>
 800ad3e:	2340      	movs	r3, #64	; 0x40
 800ad40:	eba0 000a 	sub.w	r0, r0, sl
 800ad44:	fa03 f000 	lsl.w	r0, r3, r0
 800ad48:	9b04      	ldr	r3, [sp, #16]
 800ad4a:	4303      	orrs	r3, r0
 800ad4c:	3401      	adds	r4, #1
 800ad4e:	9304      	str	r3, [sp, #16]
 800ad50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad54:	482c      	ldr	r0, [pc, #176]	; (800ae08 <_vfiprintf_r+0x250>)
 800ad56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad5a:	2206      	movs	r2, #6
 800ad5c:	f7f5 fa78 	bl	8000250 <memchr>
 800ad60:	2800      	cmp	r0, #0
 800ad62:	d03f      	beq.n	800ade4 <_vfiprintf_r+0x22c>
 800ad64:	4b29      	ldr	r3, [pc, #164]	; (800ae0c <_vfiprintf_r+0x254>)
 800ad66:	bb1b      	cbnz	r3, 800adb0 <_vfiprintf_r+0x1f8>
 800ad68:	9b03      	ldr	r3, [sp, #12]
 800ad6a:	3307      	adds	r3, #7
 800ad6c:	f023 0307 	bic.w	r3, r3, #7
 800ad70:	3308      	adds	r3, #8
 800ad72:	9303      	str	r3, [sp, #12]
 800ad74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad76:	443b      	add	r3, r7
 800ad78:	9309      	str	r3, [sp, #36]	; 0x24
 800ad7a:	e767      	b.n	800ac4c <_vfiprintf_r+0x94>
 800ad7c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad80:	460c      	mov	r4, r1
 800ad82:	2001      	movs	r0, #1
 800ad84:	e7a5      	b.n	800acd2 <_vfiprintf_r+0x11a>
 800ad86:	2300      	movs	r3, #0
 800ad88:	3401      	adds	r4, #1
 800ad8a:	9305      	str	r3, [sp, #20]
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	f04f 0c0a 	mov.w	ip, #10
 800ad92:	4620      	mov	r0, r4
 800ad94:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad98:	3a30      	subs	r2, #48	; 0x30
 800ad9a:	2a09      	cmp	r2, #9
 800ad9c:	d903      	bls.n	800ada6 <_vfiprintf_r+0x1ee>
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d0c5      	beq.n	800ad2e <_vfiprintf_r+0x176>
 800ada2:	9105      	str	r1, [sp, #20]
 800ada4:	e7c3      	b.n	800ad2e <_vfiprintf_r+0x176>
 800ada6:	fb0c 2101 	mla	r1, ip, r1, r2
 800adaa:	4604      	mov	r4, r0
 800adac:	2301      	movs	r3, #1
 800adae:	e7f0      	b.n	800ad92 <_vfiprintf_r+0x1da>
 800adb0:	ab03      	add	r3, sp, #12
 800adb2:	9300      	str	r3, [sp, #0]
 800adb4:	462a      	mov	r2, r5
 800adb6:	4b16      	ldr	r3, [pc, #88]	; (800ae10 <_vfiprintf_r+0x258>)
 800adb8:	a904      	add	r1, sp, #16
 800adba:	4630      	mov	r0, r6
 800adbc:	f7fc fa2c 	bl	8007218 <_printf_float>
 800adc0:	4607      	mov	r7, r0
 800adc2:	1c78      	adds	r0, r7, #1
 800adc4:	d1d6      	bne.n	800ad74 <_vfiprintf_r+0x1bc>
 800adc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adc8:	07d9      	lsls	r1, r3, #31
 800adca:	d405      	bmi.n	800add8 <_vfiprintf_r+0x220>
 800adcc:	89ab      	ldrh	r3, [r5, #12]
 800adce:	059a      	lsls	r2, r3, #22
 800add0:	d402      	bmi.n	800add8 <_vfiprintf_r+0x220>
 800add2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800add4:	f7f6 fd77 	bl	80018c6 <__retarget_lock_release_recursive>
 800add8:	89ab      	ldrh	r3, [r5, #12]
 800adda:	065b      	lsls	r3, r3, #25
 800addc:	f53f af12 	bmi.w	800ac04 <_vfiprintf_r+0x4c>
 800ade0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ade2:	e711      	b.n	800ac08 <_vfiprintf_r+0x50>
 800ade4:	ab03      	add	r3, sp, #12
 800ade6:	9300      	str	r3, [sp, #0]
 800ade8:	462a      	mov	r2, r5
 800adea:	4b09      	ldr	r3, [pc, #36]	; (800ae10 <_vfiprintf_r+0x258>)
 800adec:	a904      	add	r1, sp, #16
 800adee:	4630      	mov	r0, r6
 800adf0:	f7fc fc9e 	bl	8007730 <_printf_i>
 800adf4:	e7e4      	b.n	800adc0 <_vfiprintf_r+0x208>
 800adf6:	bf00      	nop
 800adf8:	0800bc9c 	.word	0x0800bc9c
 800adfc:	0800bcbc 	.word	0x0800bcbc
 800ae00:	0800bc7c 	.word	0x0800bc7c
 800ae04:	0800bc2c 	.word	0x0800bc2c
 800ae08:	0800bc36 	.word	0x0800bc36
 800ae0c:	08007219 	.word	0x08007219
 800ae10:	0800ab95 	.word	0x0800ab95
 800ae14:	0800bc32 	.word	0x0800bc32

0800ae18 <__swbuf_r>:
 800ae18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1a:	460e      	mov	r6, r1
 800ae1c:	4614      	mov	r4, r2
 800ae1e:	4605      	mov	r5, r0
 800ae20:	b118      	cbz	r0, 800ae2a <__swbuf_r+0x12>
 800ae22:	6983      	ldr	r3, [r0, #24]
 800ae24:	b90b      	cbnz	r3, 800ae2a <__swbuf_r+0x12>
 800ae26:	f000 f9d9 	bl	800b1dc <__sinit>
 800ae2a:	4b21      	ldr	r3, [pc, #132]	; (800aeb0 <__swbuf_r+0x98>)
 800ae2c:	429c      	cmp	r4, r3
 800ae2e:	d12b      	bne.n	800ae88 <__swbuf_r+0x70>
 800ae30:	686c      	ldr	r4, [r5, #4]
 800ae32:	69a3      	ldr	r3, [r4, #24]
 800ae34:	60a3      	str	r3, [r4, #8]
 800ae36:	89a3      	ldrh	r3, [r4, #12]
 800ae38:	071a      	lsls	r2, r3, #28
 800ae3a:	d52f      	bpl.n	800ae9c <__swbuf_r+0x84>
 800ae3c:	6923      	ldr	r3, [r4, #16]
 800ae3e:	b36b      	cbz	r3, 800ae9c <__swbuf_r+0x84>
 800ae40:	6923      	ldr	r3, [r4, #16]
 800ae42:	6820      	ldr	r0, [r4, #0]
 800ae44:	1ac0      	subs	r0, r0, r3
 800ae46:	6963      	ldr	r3, [r4, #20]
 800ae48:	b2f6      	uxtb	r6, r6
 800ae4a:	4283      	cmp	r3, r0
 800ae4c:	4637      	mov	r7, r6
 800ae4e:	dc04      	bgt.n	800ae5a <__swbuf_r+0x42>
 800ae50:	4621      	mov	r1, r4
 800ae52:	4628      	mov	r0, r5
 800ae54:	f000 f92e 	bl	800b0b4 <_fflush_r>
 800ae58:	bb30      	cbnz	r0, 800aea8 <__swbuf_r+0x90>
 800ae5a:	68a3      	ldr	r3, [r4, #8]
 800ae5c:	3b01      	subs	r3, #1
 800ae5e:	60a3      	str	r3, [r4, #8]
 800ae60:	6823      	ldr	r3, [r4, #0]
 800ae62:	1c5a      	adds	r2, r3, #1
 800ae64:	6022      	str	r2, [r4, #0]
 800ae66:	701e      	strb	r6, [r3, #0]
 800ae68:	6963      	ldr	r3, [r4, #20]
 800ae6a:	3001      	adds	r0, #1
 800ae6c:	4283      	cmp	r3, r0
 800ae6e:	d004      	beq.n	800ae7a <__swbuf_r+0x62>
 800ae70:	89a3      	ldrh	r3, [r4, #12]
 800ae72:	07db      	lsls	r3, r3, #31
 800ae74:	d506      	bpl.n	800ae84 <__swbuf_r+0x6c>
 800ae76:	2e0a      	cmp	r6, #10
 800ae78:	d104      	bne.n	800ae84 <__swbuf_r+0x6c>
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	4628      	mov	r0, r5
 800ae7e:	f000 f919 	bl	800b0b4 <_fflush_r>
 800ae82:	b988      	cbnz	r0, 800aea8 <__swbuf_r+0x90>
 800ae84:	4638      	mov	r0, r7
 800ae86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae88:	4b0a      	ldr	r3, [pc, #40]	; (800aeb4 <__swbuf_r+0x9c>)
 800ae8a:	429c      	cmp	r4, r3
 800ae8c:	d101      	bne.n	800ae92 <__swbuf_r+0x7a>
 800ae8e:	68ac      	ldr	r4, [r5, #8]
 800ae90:	e7cf      	b.n	800ae32 <__swbuf_r+0x1a>
 800ae92:	4b09      	ldr	r3, [pc, #36]	; (800aeb8 <__swbuf_r+0xa0>)
 800ae94:	429c      	cmp	r4, r3
 800ae96:	bf08      	it	eq
 800ae98:	68ec      	ldreq	r4, [r5, #12]
 800ae9a:	e7ca      	b.n	800ae32 <__swbuf_r+0x1a>
 800ae9c:	4621      	mov	r1, r4
 800ae9e:	4628      	mov	r0, r5
 800aea0:	f000 f80c 	bl	800aebc <__swsetup_r>
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d0cb      	beq.n	800ae40 <__swbuf_r+0x28>
 800aea8:	f04f 37ff 	mov.w	r7, #4294967295
 800aeac:	e7ea      	b.n	800ae84 <__swbuf_r+0x6c>
 800aeae:	bf00      	nop
 800aeb0:	0800bc9c 	.word	0x0800bc9c
 800aeb4:	0800bcbc 	.word	0x0800bcbc
 800aeb8:	0800bc7c 	.word	0x0800bc7c

0800aebc <__swsetup_r>:
 800aebc:	4b32      	ldr	r3, [pc, #200]	; (800af88 <__swsetup_r+0xcc>)
 800aebe:	b570      	push	{r4, r5, r6, lr}
 800aec0:	681d      	ldr	r5, [r3, #0]
 800aec2:	4606      	mov	r6, r0
 800aec4:	460c      	mov	r4, r1
 800aec6:	b125      	cbz	r5, 800aed2 <__swsetup_r+0x16>
 800aec8:	69ab      	ldr	r3, [r5, #24]
 800aeca:	b913      	cbnz	r3, 800aed2 <__swsetup_r+0x16>
 800aecc:	4628      	mov	r0, r5
 800aece:	f000 f985 	bl	800b1dc <__sinit>
 800aed2:	4b2e      	ldr	r3, [pc, #184]	; (800af8c <__swsetup_r+0xd0>)
 800aed4:	429c      	cmp	r4, r3
 800aed6:	d10f      	bne.n	800aef8 <__swsetup_r+0x3c>
 800aed8:	686c      	ldr	r4, [r5, #4]
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aee0:	0719      	lsls	r1, r3, #28
 800aee2:	d42c      	bmi.n	800af3e <__swsetup_r+0x82>
 800aee4:	06dd      	lsls	r5, r3, #27
 800aee6:	d411      	bmi.n	800af0c <__swsetup_r+0x50>
 800aee8:	2309      	movs	r3, #9
 800aeea:	6033      	str	r3, [r6, #0]
 800aeec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aef0:	81a3      	strh	r3, [r4, #12]
 800aef2:	f04f 30ff 	mov.w	r0, #4294967295
 800aef6:	e03e      	b.n	800af76 <__swsetup_r+0xba>
 800aef8:	4b25      	ldr	r3, [pc, #148]	; (800af90 <__swsetup_r+0xd4>)
 800aefa:	429c      	cmp	r4, r3
 800aefc:	d101      	bne.n	800af02 <__swsetup_r+0x46>
 800aefe:	68ac      	ldr	r4, [r5, #8]
 800af00:	e7eb      	b.n	800aeda <__swsetup_r+0x1e>
 800af02:	4b24      	ldr	r3, [pc, #144]	; (800af94 <__swsetup_r+0xd8>)
 800af04:	429c      	cmp	r4, r3
 800af06:	bf08      	it	eq
 800af08:	68ec      	ldreq	r4, [r5, #12]
 800af0a:	e7e6      	b.n	800aeda <__swsetup_r+0x1e>
 800af0c:	0758      	lsls	r0, r3, #29
 800af0e:	d512      	bpl.n	800af36 <__swsetup_r+0x7a>
 800af10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af12:	b141      	cbz	r1, 800af26 <__swsetup_r+0x6a>
 800af14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af18:	4299      	cmp	r1, r3
 800af1a:	d002      	beq.n	800af22 <__swsetup_r+0x66>
 800af1c:	4630      	mov	r0, r6
 800af1e:	f7fc f80b 	bl	8006f38 <_free_r>
 800af22:	2300      	movs	r3, #0
 800af24:	6363      	str	r3, [r4, #52]	; 0x34
 800af26:	89a3      	ldrh	r3, [r4, #12]
 800af28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af2c:	81a3      	strh	r3, [r4, #12]
 800af2e:	2300      	movs	r3, #0
 800af30:	6063      	str	r3, [r4, #4]
 800af32:	6923      	ldr	r3, [r4, #16]
 800af34:	6023      	str	r3, [r4, #0]
 800af36:	89a3      	ldrh	r3, [r4, #12]
 800af38:	f043 0308 	orr.w	r3, r3, #8
 800af3c:	81a3      	strh	r3, [r4, #12]
 800af3e:	6923      	ldr	r3, [r4, #16]
 800af40:	b94b      	cbnz	r3, 800af56 <__swsetup_r+0x9a>
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af4c:	d003      	beq.n	800af56 <__swsetup_r+0x9a>
 800af4e:	4621      	mov	r1, r4
 800af50:	4630      	mov	r0, r6
 800af52:	f000 fa05 	bl	800b360 <__smakebuf_r>
 800af56:	89a0      	ldrh	r0, [r4, #12]
 800af58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af5c:	f010 0301 	ands.w	r3, r0, #1
 800af60:	d00a      	beq.n	800af78 <__swsetup_r+0xbc>
 800af62:	2300      	movs	r3, #0
 800af64:	60a3      	str	r3, [r4, #8]
 800af66:	6963      	ldr	r3, [r4, #20]
 800af68:	425b      	negs	r3, r3
 800af6a:	61a3      	str	r3, [r4, #24]
 800af6c:	6923      	ldr	r3, [r4, #16]
 800af6e:	b943      	cbnz	r3, 800af82 <__swsetup_r+0xc6>
 800af70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800af74:	d1ba      	bne.n	800aeec <__swsetup_r+0x30>
 800af76:	bd70      	pop	{r4, r5, r6, pc}
 800af78:	0781      	lsls	r1, r0, #30
 800af7a:	bf58      	it	pl
 800af7c:	6963      	ldrpl	r3, [r4, #20]
 800af7e:	60a3      	str	r3, [r4, #8]
 800af80:	e7f4      	b.n	800af6c <__swsetup_r+0xb0>
 800af82:	2000      	movs	r0, #0
 800af84:	e7f7      	b.n	800af76 <__swsetup_r+0xba>
 800af86:	bf00      	nop
 800af88:	2000001c 	.word	0x2000001c
 800af8c:	0800bc9c 	.word	0x0800bc9c
 800af90:	0800bcbc 	.word	0x0800bcbc
 800af94:	0800bc7c 	.word	0x0800bc7c

0800af98 <abort>:
 800af98:	b508      	push	{r3, lr}
 800af9a:	2006      	movs	r0, #6
 800af9c:	f000 fa50 	bl	800b440 <raise>
 800afa0:	2001      	movs	r0, #1
 800afa2:	f7f6 f963 	bl	800126c <_exit>
	...

0800afa8 <__sflush_r>:
 800afa8:	898a      	ldrh	r2, [r1, #12]
 800afaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afae:	4605      	mov	r5, r0
 800afb0:	0710      	lsls	r0, r2, #28
 800afb2:	460c      	mov	r4, r1
 800afb4:	d458      	bmi.n	800b068 <__sflush_r+0xc0>
 800afb6:	684b      	ldr	r3, [r1, #4]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	dc05      	bgt.n	800afc8 <__sflush_r+0x20>
 800afbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	dc02      	bgt.n	800afc8 <__sflush_r+0x20>
 800afc2:	2000      	movs	r0, #0
 800afc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afca:	2e00      	cmp	r6, #0
 800afcc:	d0f9      	beq.n	800afc2 <__sflush_r+0x1a>
 800afce:	2300      	movs	r3, #0
 800afd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800afd4:	682f      	ldr	r7, [r5, #0]
 800afd6:	602b      	str	r3, [r5, #0]
 800afd8:	d032      	beq.n	800b040 <__sflush_r+0x98>
 800afda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	075a      	lsls	r2, r3, #29
 800afe0:	d505      	bpl.n	800afee <__sflush_r+0x46>
 800afe2:	6863      	ldr	r3, [r4, #4]
 800afe4:	1ac0      	subs	r0, r0, r3
 800afe6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afe8:	b10b      	cbz	r3, 800afee <__sflush_r+0x46>
 800afea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800afec:	1ac0      	subs	r0, r0, r3
 800afee:	2300      	movs	r3, #0
 800aff0:	4602      	mov	r2, r0
 800aff2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aff4:	6a21      	ldr	r1, [r4, #32]
 800aff6:	4628      	mov	r0, r5
 800aff8:	47b0      	blx	r6
 800affa:	1c43      	adds	r3, r0, #1
 800affc:	89a3      	ldrh	r3, [r4, #12]
 800affe:	d106      	bne.n	800b00e <__sflush_r+0x66>
 800b000:	6829      	ldr	r1, [r5, #0]
 800b002:	291d      	cmp	r1, #29
 800b004:	d82c      	bhi.n	800b060 <__sflush_r+0xb8>
 800b006:	4a2a      	ldr	r2, [pc, #168]	; (800b0b0 <__sflush_r+0x108>)
 800b008:	40ca      	lsrs	r2, r1
 800b00a:	07d6      	lsls	r6, r2, #31
 800b00c:	d528      	bpl.n	800b060 <__sflush_r+0xb8>
 800b00e:	2200      	movs	r2, #0
 800b010:	6062      	str	r2, [r4, #4]
 800b012:	04d9      	lsls	r1, r3, #19
 800b014:	6922      	ldr	r2, [r4, #16]
 800b016:	6022      	str	r2, [r4, #0]
 800b018:	d504      	bpl.n	800b024 <__sflush_r+0x7c>
 800b01a:	1c42      	adds	r2, r0, #1
 800b01c:	d101      	bne.n	800b022 <__sflush_r+0x7a>
 800b01e:	682b      	ldr	r3, [r5, #0]
 800b020:	b903      	cbnz	r3, 800b024 <__sflush_r+0x7c>
 800b022:	6560      	str	r0, [r4, #84]	; 0x54
 800b024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b026:	602f      	str	r7, [r5, #0]
 800b028:	2900      	cmp	r1, #0
 800b02a:	d0ca      	beq.n	800afc2 <__sflush_r+0x1a>
 800b02c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b030:	4299      	cmp	r1, r3
 800b032:	d002      	beq.n	800b03a <__sflush_r+0x92>
 800b034:	4628      	mov	r0, r5
 800b036:	f7fb ff7f 	bl	8006f38 <_free_r>
 800b03a:	2000      	movs	r0, #0
 800b03c:	6360      	str	r0, [r4, #52]	; 0x34
 800b03e:	e7c1      	b.n	800afc4 <__sflush_r+0x1c>
 800b040:	6a21      	ldr	r1, [r4, #32]
 800b042:	2301      	movs	r3, #1
 800b044:	4628      	mov	r0, r5
 800b046:	47b0      	blx	r6
 800b048:	1c41      	adds	r1, r0, #1
 800b04a:	d1c7      	bne.n	800afdc <__sflush_r+0x34>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d0c4      	beq.n	800afdc <__sflush_r+0x34>
 800b052:	2b1d      	cmp	r3, #29
 800b054:	d001      	beq.n	800b05a <__sflush_r+0xb2>
 800b056:	2b16      	cmp	r3, #22
 800b058:	d101      	bne.n	800b05e <__sflush_r+0xb6>
 800b05a:	602f      	str	r7, [r5, #0]
 800b05c:	e7b1      	b.n	800afc2 <__sflush_r+0x1a>
 800b05e:	89a3      	ldrh	r3, [r4, #12]
 800b060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b064:	81a3      	strh	r3, [r4, #12]
 800b066:	e7ad      	b.n	800afc4 <__sflush_r+0x1c>
 800b068:	690f      	ldr	r7, [r1, #16]
 800b06a:	2f00      	cmp	r7, #0
 800b06c:	d0a9      	beq.n	800afc2 <__sflush_r+0x1a>
 800b06e:	0793      	lsls	r3, r2, #30
 800b070:	680e      	ldr	r6, [r1, #0]
 800b072:	bf08      	it	eq
 800b074:	694b      	ldreq	r3, [r1, #20]
 800b076:	600f      	str	r7, [r1, #0]
 800b078:	bf18      	it	ne
 800b07a:	2300      	movne	r3, #0
 800b07c:	eba6 0807 	sub.w	r8, r6, r7
 800b080:	608b      	str	r3, [r1, #8]
 800b082:	f1b8 0f00 	cmp.w	r8, #0
 800b086:	dd9c      	ble.n	800afc2 <__sflush_r+0x1a>
 800b088:	6a21      	ldr	r1, [r4, #32]
 800b08a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b08c:	4643      	mov	r3, r8
 800b08e:	463a      	mov	r2, r7
 800b090:	4628      	mov	r0, r5
 800b092:	47b0      	blx	r6
 800b094:	2800      	cmp	r0, #0
 800b096:	dc06      	bgt.n	800b0a6 <__sflush_r+0xfe>
 800b098:	89a3      	ldrh	r3, [r4, #12]
 800b09a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b09e:	81a3      	strh	r3, [r4, #12]
 800b0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a4:	e78e      	b.n	800afc4 <__sflush_r+0x1c>
 800b0a6:	4407      	add	r7, r0
 800b0a8:	eba8 0800 	sub.w	r8, r8, r0
 800b0ac:	e7e9      	b.n	800b082 <__sflush_r+0xda>
 800b0ae:	bf00      	nop
 800b0b0:	20400001 	.word	0x20400001

0800b0b4 <_fflush_r>:
 800b0b4:	b538      	push	{r3, r4, r5, lr}
 800b0b6:	690b      	ldr	r3, [r1, #16]
 800b0b8:	4605      	mov	r5, r0
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	b913      	cbnz	r3, 800b0c4 <_fflush_r+0x10>
 800b0be:	2500      	movs	r5, #0
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	bd38      	pop	{r3, r4, r5, pc}
 800b0c4:	b118      	cbz	r0, 800b0ce <_fflush_r+0x1a>
 800b0c6:	6983      	ldr	r3, [r0, #24]
 800b0c8:	b90b      	cbnz	r3, 800b0ce <_fflush_r+0x1a>
 800b0ca:	f000 f887 	bl	800b1dc <__sinit>
 800b0ce:	4b14      	ldr	r3, [pc, #80]	; (800b120 <_fflush_r+0x6c>)
 800b0d0:	429c      	cmp	r4, r3
 800b0d2:	d11b      	bne.n	800b10c <_fflush_r+0x58>
 800b0d4:	686c      	ldr	r4, [r5, #4]
 800b0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d0ef      	beq.n	800b0be <_fflush_r+0xa>
 800b0de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b0e0:	07d0      	lsls	r0, r2, #31
 800b0e2:	d404      	bmi.n	800b0ee <_fflush_r+0x3a>
 800b0e4:	0599      	lsls	r1, r3, #22
 800b0e6:	d402      	bmi.n	800b0ee <_fflush_r+0x3a>
 800b0e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0ea:	f7f6 fbd8 	bl	800189e <__retarget_lock_acquire_recursive>
 800b0ee:	4628      	mov	r0, r5
 800b0f0:	4621      	mov	r1, r4
 800b0f2:	f7ff ff59 	bl	800afa8 <__sflush_r>
 800b0f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0f8:	07da      	lsls	r2, r3, #31
 800b0fa:	4605      	mov	r5, r0
 800b0fc:	d4e0      	bmi.n	800b0c0 <_fflush_r+0xc>
 800b0fe:	89a3      	ldrh	r3, [r4, #12]
 800b100:	059b      	lsls	r3, r3, #22
 800b102:	d4dd      	bmi.n	800b0c0 <_fflush_r+0xc>
 800b104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b106:	f7f6 fbde 	bl	80018c6 <__retarget_lock_release_recursive>
 800b10a:	e7d9      	b.n	800b0c0 <_fflush_r+0xc>
 800b10c:	4b05      	ldr	r3, [pc, #20]	; (800b124 <_fflush_r+0x70>)
 800b10e:	429c      	cmp	r4, r3
 800b110:	d101      	bne.n	800b116 <_fflush_r+0x62>
 800b112:	68ac      	ldr	r4, [r5, #8]
 800b114:	e7df      	b.n	800b0d6 <_fflush_r+0x22>
 800b116:	4b04      	ldr	r3, [pc, #16]	; (800b128 <_fflush_r+0x74>)
 800b118:	429c      	cmp	r4, r3
 800b11a:	bf08      	it	eq
 800b11c:	68ec      	ldreq	r4, [r5, #12]
 800b11e:	e7da      	b.n	800b0d6 <_fflush_r+0x22>
 800b120:	0800bc9c 	.word	0x0800bc9c
 800b124:	0800bcbc 	.word	0x0800bcbc
 800b128:	0800bc7c 	.word	0x0800bc7c

0800b12c <std>:
 800b12c:	2300      	movs	r3, #0
 800b12e:	b510      	push	{r4, lr}
 800b130:	4604      	mov	r4, r0
 800b132:	e9c0 3300 	strd	r3, r3, [r0]
 800b136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b13a:	6083      	str	r3, [r0, #8]
 800b13c:	8181      	strh	r1, [r0, #12]
 800b13e:	6643      	str	r3, [r0, #100]	; 0x64
 800b140:	81c2      	strh	r2, [r0, #14]
 800b142:	6183      	str	r3, [r0, #24]
 800b144:	4619      	mov	r1, r3
 800b146:	2208      	movs	r2, #8
 800b148:	305c      	adds	r0, #92	; 0x5c
 800b14a:	f7fb feed 	bl	8006f28 <memset>
 800b14e:	4b05      	ldr	r3, [pc, #20]	; (800b164 <std+0x38>)
 800b150:	6263      	str	r3, [r4, #36]	; 0x24
 800b152:	4b05      	ldr	r3, [pc, #20]	; (800b168 <std+0x3c>)
 800b154:	62a3      	str	r3, [r4, #40]	; 0x28
 800b156:	4b05      	ldr	r3, [pc, #20]	; (800b16c <std+0x40>)
 800b158:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b15a:	4b05      	ldr	r3, [pc, #20]	; (800b170 <std+0x44>)
 800b15c:	6224      	str	r4, [r4, #32]
 800b15e:	6323      	str	r3, [r4, #48]	; 0x30
 800b160:	bd10      	pop	{r4, pc}
 800b162:	bf00      	nop
 800b164:	0800b479 	.word	0x0800b479
 800b168:	0800b49b 	.word	0x0800b49b
 800b16c:	0800b4d3 	.word	0x0800b4d3
 800b170:	0800b4f7 	.word	0x0800b4f7

0800b174 <_cleanup_r>:
 800b174:	4901      	ldr	r1, [pc, #4]	; (800b17c <_cleanup_r+0x8>)
 800b176:	f000 b8af 	b.w	800b2d8 <_fwalk_reent>
 800b17a:	bf00      	nop
 800b17c:	0800b0b5 	.word	0x0800b0b5

0800b180 <__sfmoreglue>:
 800b180:	b570      	push	{r4, r5, r6, lr}
 800b182:	2268      	movs	r2, #104	; 0x68
 800b184:	1e4d      	subs	r5, r1, #1
 800b186:	4355      	muls	r5, r2
 800b188:	460e      	mov	r6, r1
 800b18a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b18e:	f7fb ff3f 	bl	8007010 <_malloc_r>
 800b192:	4604      	mov	r4, r0
 800b194:	b140      	cbz	r0, 800b1a8 <__sfmoreglue+0x28>
 800b196:	2100      	movs	r1, #0
 800b198:	e9c0 1600 	strd	r1, r6, [r0]
 800b19c:	300c      	adds	r0, #12
 800b19e:	60a0      	str	r0, [r4, #8]
 800b1a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b1a4:	f7fb fec0 	bl	8006f28 <memset>
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	bd70      	pop	{r4, r5, r6, pc}

0800b1ac <__sfp_lock_acquire>:
 800b1ac:	4801      	ldr	r0, [pc, #4]	; (800b1b4 <__sfp_lock_acquire+0x8>)
 800b1ae:	f7f6 bb76 	b.w	800189e <__retarget_lock_acquire_recursive>
 800b1b2:	bf00      	nop
 800b1b4:	20000450 	.word	0x20000450

0800b1b8 <__sfp_lock_release>:
 800b1b8:	4801      	ldr	r0, [pc, #4]	; (800b1c0 <__sfp_lock_release+0x8>)
 800b1ba:	f7f6 bb84 	b.w	80018c6 <__retarget_lock_release_recursive>
 800b1be:	bf00      	nop
 800b1c0:	20000450 	.word	0x20000450

0800b1c4 <__sinit_lock_acquire>:
 800b1c4:	4801      	ldr	r0, [pc, #4]	; (800b1cc <__sinit_lock_acquire+0x8>)
 800b1c6:	f7f6 bb6a 	b.w	800189e <__retarget_lock_acquire_recursive>
 800b1ca:	bf00      	nop
 800b1cc:	2000044c 	.word	0x2000044c

0800b1d0 <__sinit_lock_release>:
 800b1d0:	4801      	ldr	r0, [pc, #4]	; (800b1d8 <__sinit_lock_release+0x8>)
 800b1d2:	f7f6 bb78 	b.w	80018c6 <__retarget_lock_release_recursive>
 800b1d6:	bf00      	nop
 800b1d8:	2000044c 	.word	0x2000044c

0800b1dc <__sinit>:
 800b1dc:	b510      	push	{r4, lr}
 800b1de:	4604      	mov	r4, r0
 800b1e0:	f7ff fff0 	bl	800b1c4 <__sinit_lock_acquire>
 800b1e4:	69a3      	ldr	r3, [r4, #24]
 800b1e6:	b11b      	cbz	r3, 800b1f0 <__sinit+0x14>
 800b1e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1ec:	f7ff bff0 	b.w	800b1d0 <__sinit_lock_release>
 800b1f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b1f4:	6523      	str	r3, [r4, #80]	; 0x50
 800b1f6:	4b13      	ldr	r3, [pc, #76]	; (800b244 <__sinit+0x68>)
 800b1f8:	4a13      	ldr	r2, [pc, #76]	; (800b248 <__sinit+0x6c>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	62a2      	str	r2, [r4, #40]	; 0x28
 800b1fe:	42a3      	cmp	r3, r4
 800b200:	bf04      	itt	eq
 800b202:	2301      	moveq	r3, #1
 800b204:	61a3      	streq	r3, [r4, #24]
 800b206:	4620      	mov	r0, r4
 800b208:	f000 f820 	bl	800b24c <__sfp>
 800b20c:	6060      	str	r0, [r4, #4]
 800b20e:	4620      	mov	r0, r4
 800b210:	f000 f81c 	bl	800b24c <__sfp>
 800b214:	60a0      	str	r0, [r4, #8]
 800b216:	4620      	mov	r0, r4
 800b218:	f000 f818 	bl	800b24c <__sfp>
 800b21c:	2200      	movs	r2, #0
 800b21e:	60e0      	str	r0, [r4, #12]
 800b220:	2104      	movs	r1, #4
 800b222:	6860      	ldr	r0, [r4, #4]
 800b224:	f7ff ff82 	bl	800b12c <std>
 800b228:	68a0      	ldr	r0, [r4, #8]
 800b22a:	2201      	movs	r2, #1
 800b22c:	2109      	movs	r1, #9
 800b22e:	f7ff ff7d 	bl	800b12c <std>
 800b232:	68e0      	ldr	r0, [r4, #12]
 800b234:	2202      	movs	r2, #2
 800b236:	2112      	movs	r1, #18
 800b238:	f7ff ff78 	bl	800b12c <std>
 800b23c:	2301      	movs	r3, #1
 800b23e:	61a3      	str	r3, [r4, #24]
 800b240:	e7d2      	b.n	800b1e8 <__sinit+0xc>
 800b242:	bf00      	nop
 800b244:	0800b838 	.word	0x0800b838
 800b248:	0800b175 	.word	0x0800b175

0800b24c <__sfp>:
 800b24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b24e:	4607      	mov	r7, r0
 800b250:	f7ff ffac 	bl	800b1ac <__sfp_lock_acquire>
 800b254:	4b1e      	ldr	r3, [pc, #120]	; (800b2d0 <__sfp+0x84>)
 800b256:	681e      	ldr	r6, [r3, #0]
 800b258:	69b3      	ldr	r3, [r6, #24]
 800b25a:	b913      	cbnz	r3, 800b262 <__sfp+0x16>
 800b25c:	4630      	mov	r0, r6
 800b25e:	f7ff ffbd 	bl	800b1dc <__sinit>
 800b262:	3648      	adds	r6, #72	; 0x48
 800b264:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b268:	3b01      	subs	r3, #1
 800b26a:	d503      	bpl.n	800b274 <__sfp+0x28>
 800b26c:	6833      	ldr	r3, [r6, #0]
 800b26e:	b30b      	cbz	r3, 800b2b4 <__sfp+0x68>
 800b270:	6836      	ldr	r6, [r6, #0]
 800b272:	e7f7      	b.n	800b264 <__sfp+0x18>
 800b274:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b278:	b9d5      	cbnz	r5, 800b2b0 <__sfp+0x64>
 800b27a:	4b16      	ldr	r3, [pc, #88]	; (800b2d4 <__sfp+0x88>)
 800b27c:	60e3      	str	r3, [r4, #12]
 800b27e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b282:	6665      	str	r5, [r4, #100]	; 0x64
 800b284:	f7f6 fae5 	bl	8001852 <__retarget_lock_init_recursive>
 800b288:	f7ff ff96 	bl	800b1b8 <__sfp_lock_release>
 800b28c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b290:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b294:	6025      	str	r5, [r4, #0]
 800b296:	61a5      	str	r5, [r4, #24]
 800b298:	2208      	movs	r2, #8
 800b29a:	4629      	mov	r1, r5
 800b29c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b2a0:	f7fb fe42 	bl	8006f28 <memset>
 800b2a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b2a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2b0:	3468      	adds	r4, #104	; 0x68
 800b2b2:	e7d9      	b.n	800b268 <__sfp+0x1c>
 800b2b4:	2104      	movs	r1, #4
 800b2b6:	4638      	mov	r0, r7
 800b2b8:	f7ff ff62 	bl	800b180 <__sfmoreglue>
 800b2bc:	4604      	mov	r4, r0
 800b2be:	6030      	str	r0, [r6, #0]
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	d1d5      	bne.n	800b270 <__sfp+0x24>
 800b2c4:	f7ff ff78 	bl	800b1b8 <__sfp_lock_release>
 800b2c8:	230c      	movs	r3, #12
 800b2ca:	603b      	str	r3, [r7, #0]
 800b2cc:	e7ee      	b.n	800b2ac <__sfp+0x60>
 800b2ce:	bf00      	nop
 800b2d0:	0800b838 	.word	0x0800b838
 800b2d4:	ffff0001 	.word	0xffff0001

0800b2d8 <_fwalk_reent>:
 800b2d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2dc:	4606      	mov	r6, r0
 800b2de:	4688      	mov	r8, r1
 800b2e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b2e4:	2700      	movs	r7, #0
 800b2e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2ea:	f1b9 0901 	subs.w	r9, r9, #1
 800b2ee:	d505      	bpl.n	800b2fc <_fwalk_reent+0x24>
 800b2f0:	6824      	ldr	r4, [r4, #0]
 800b2f2:	2c00      	cmp	r4, #0
 800b2f4:	d1f7      	bne.n	800b2e6 <_fwalk_reent+0xe>
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2fc:	89ab      	ldrh	r3, [r5, #12]
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d907      	bls.n	800b312 <_fwalk_reent+0x3a>
 800b302:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b306:	3301      	adds	r3, #1
 800b308:	d003      	beq.n	800b312 <_fwalk_reent+0x3a>
 800b30a:	4629      	mov	r1, r5
 800b30c:	4630      	mov	r0, r6
 800b30e:	47c0      	blx	r8
 800b310:	4307      	orrs	r7, r0
 800b312:	3568      	adds	r5, #104	; 0x68
 800b314:	e7e9      	b.n	800b2ea <_fwalk_reent+0x12>

0800b316 <__swhatbuf_r>:
 800b316:	b570      	push	{r4, r5, r6, lr}
 800b318:	460e      	mov	r6, r1
 800b31a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b31e:	2900      	cmp	r1, #0
 800b320:	b096      	sub	sp, #88	; 0x58
 800b322:	4614      	mov	r4, r2
 800b324:	461d      	mov	r5, r3
 800b326:	da08      	bge.n	800b33a <__swhatbuf_r+0x24>
 800b328:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	602a      	str	r2, [r5, #0]
 800b330:	061a      	lsls	r2, r3, #24
 800b332:	d410      	bmi.n	800b356 <__swhatbuf_r+0x40>
 800b334:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b338:	e00e      	b.n	800b358 <__swhatbuf_r+0x42>
 800b33a:	466a      	mov	r2, sp
 800b33c:	f000 f902 	bl	800b544 <_fstat_r>
 800b340:	2800      	cmp	r0, #0
 800b342:	dbf1      	blt.n	800b328 <__swhatbuf_r+0x12>
 800b344:	9a01      	ldr	r2, [sp, #4]
 800b346:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b34a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b34e:	425a      	negs	r2, r3
 800b350:	415a      	adcs	r2, r3
 800b352:	602a      	str	r2, [r5, #0]
 800b354:	e7ee      	b.n	800b334 <__swhatbuf_r+0x1e>
 800b356:	2340      	movs	r3, #64	; 0x40
 800b358:	2000      	movs	r0, #0
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	b016      	add	sp, #88	; 0x58
 800b35e:	bd70      	pop	{r4, r5, r6, pc}

0800b360 <__smakebuf_r>:
 800b360:	898b      	ldrh	r3, [r1, #12]
 800b362:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b364:	079d      	lsls	r5, r3, #30
 800b366:	4606      	mov	r6, r0
 800b368:	460c      	mov	r4, r1
 800b36a:	d507      	bpl.n	800b37c <__smakebuf_r+0x1c>
 800b36c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	6123      	str	r3, [r4, #16]
 800b374:	2301      	movs	r3, #1
 800b376:	6163      	str	r3, [r4, #20]
 800b378:	b002      	add	sp, #8
 800b37a:	bd70      	pop	{r4, r5, r6, pc}
 800b37c:	ab01      	add	r3, sp, #4
 800b37e:	466a      	mov	r2, sp
 800b380:	f7ff ffc9 	bl	800b316 <__swhatbuf_r>
 800b384:	9900      	ldr	r1, [sp, #0]
 800b386:	4605      	mov	r5, r0
 800b388:	4630      	mov	r0, r6
 800b38a:	f7fb fe41 	bl	8007010 <_malloc_r>
 800b38e:	b948      	cbnz	r0, 800b3a4 <__smakebuf_r+0x44>
 800b390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b394:	059a      	lsls	r2, r3, #22
 800b396:	d4ef      	bmi.n	800b378 <__smakebuf_r+0x18>
 800b398:	f023 0303 	bic.w	r3, r3, #3
 800b39c:	f043 0302 	orr.w	r3, r3, #2
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	e7e3      	b.n	800b36c <__smakebuf_r+0xc>
 800b3a4:	4b0d      	ldr	r3, [pc, #52]	; (800b3dc <__smakebuf_r+0x7c>)
 800b3a6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b3a8:	89a3      	ldrh	r3, [r4, #12]
 800b3aa:	6020      	str	r0, [r4, #0]
 800b3ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3b0:	81a3      	strh	r3, [r4, #12]
 800b3b2:	9b00      	ldr	r3, [sp, #0]
 800b3b4:	6163      	str	r3, [r4, #20]
 800b3b6:	9b01      	ldr	r3, [sp, #4]
 800b3b8:	6120      	str	r0, [r4, #16]
 800b3ba:	b15b      	cbz	r3, 800b3d4 <__smakebuf_r+0x74>
 800b3bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f000 f8d1 	bl	800b568 <_isatty_r>
 800b3c6:	b128      	cbz	r0, 800b3d4 <__smakebuf_r+0x74>
 800b3c8:	89a3      	ldrh	r3, [r4, #12]
 800b3ca:	f023 0303 	bic.w	r3, r3, #3
 800b3ce:	f043 0301 	orr.w	r3, r3, #1
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	89a0      	ldrh	r0, [r4, #12]
 800b3d6:	4305      	orrs	r5, r0
 800b3d8:	81a5      	strh	r5, [r4, #12]
 800b3da:	e7cd      	b.n	800b378 <__smakebuf_r+0x18>
 800b3dc:	0800b175 	.word	0x0800b175

0800b3e0 <_malloc_usable_size_r>:
 800b3e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3e4:	1f18      	subs	r0, r3, #4
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	bfbc      	itt	lt
 800b3ea:	580b      	ldrlt	r3, [r1, r0]
 800b3ec:	18c0      	addlt	r0, r0, r3
 800b3ee:	4770      	bx	lr

0800b3f0 <_raise_r>:
 800b3f0:	291f      	cmp	r1, #31
 800b3f2:	b538      	push	{r3, r4, r5, lr}
 800b3f4:	4604      	mov	r4, r0
 800b3f6:	460d      	mov	r5, r1
 800b3f8:	d904      	bls.n	800b404 <_raise_r+0x14>
 800b3fa:	2316      	movs	r3, #22
 800b3fc:	6003      	str	r3, [r0, #0]
 800b3fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b402:	bd38      	pop	{r3, r4, r5, pc}
 800b404:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b406:	b112      	cbz	r2, 800b40e <_raise_r+0x1e>
 800b408:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b40c:	b94b      	cbnz	r3, 800b422 <_raise_r+0x32>
 800b40e:	4620      	mov	r0, r4
 800b410:	f000 f830 	bl	800b474 <_getpid_r>
 800b414:	462a      	mov	r2, r5
 800b416:	4601      	mov	r1, r0
 800b418:	4620      	mov	r0, r4
 800b41a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b41e:	f000 b817 	b.w	800b450 <_kill_r>
 800b422:	2b01      	cmp	r3, #1
 800b424:	d00a      	beq.n	800b43c <_raise_r+0x4c>
 800b426:	1c59      	adds	r1, r3, #1
 800b428:	d103      	bne.n	800b432 <_raise_r+0x42>
 800b42a:	2316      	movs	r3, #22
 800b42c:	6003      	str	r3, [r0, #0]
 800b42e:	2001      	movs	r0, #1
 800b430:	e7e7      	b.n	800b402 <_raise_r+0x12>
 800b432:	2400      	movs	r4, #0
 800b434:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b438:	4628      	mov	r0, r5
 800b43a:	4798      	blx	r3
 800b43c:	2000      	movs	r0, #0
 800b43e:	e7e0      	b.n	800b402 <_raise_r+0x12>

0800b440 <raise>:
 800b440:	4b02      	ldr	r3, [pc, #8]	; (800b44c <raise+0xc>)
 800b442:	4601      	mov	r1, r0
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	f7ff bfd3 	b.w	800b3f0 <_raise_r>
 800b44a:	bf00      	nop
 800b44c:	2000001c 	.word	0x2000001c

0800b450 <_kill_r>:
 800b450:	b538      	push	{r3, r4, r5, lr}
 800b452:	4d07      	ldr	r5, [pc, #28]	; (800b470 <_kill_r+0x20>)
 800b454:	2300      	movs	r3, #0
 800b456:	4604      	mov	r4, r0
 800b458:	4608      	mov	r0, r1
 800b45a:	4611      	mov	r1, r2
 800b45c:	602b      	str	r3, [r5, #0]
 800b45e:	f7f5 fef5 	bl	800124c <_kill>
 800b462:	1c43      	adds	r3, r0, #1
 800b464:	d102      	bne.n	800b46c <_kill_r+0x1c>
 800b466:	682b      	ldr	r3, [r5, #0]
 800b468:	b103      	cbz	r3, 800b46c <_kill_r+0x1c>
 800b46a:	6023      	str	r3, [r4, #0]
 800b46c:	bd38      	pop	{r3, r4, r5, pc}
 800b46e:	bf00      	nop
 800b470:	20000464 	.word	0x20000464

0800b474 <_getpid_r>:
 800b474:	f7f5 bee2 	b.w	800123c <_getpid>

0800b478 <__sread>:
 800b478:	b510      	push	{r4, lr}
 800b47a:	460c      	mov	r4, r1
 800b47c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b480:	f000 f894 	bl	800b5ac <_read_r>
 800b484:	2800      	cmp	r0, #0
 800b486:	bfab      	itete	ge
 800b488:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b48a:	89a3      	ldrhlt	r3, [r4, #12]
 800b48c:	181b      	addge	r3, r3, r0
 800b48e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b492:	bfac      	ite	ge
 800b494:	6563      	strge	r3, [r4, #84]	; 0x54
 800b496:	81a3      	strhlt	r3, [r4, #12]
 800b498:	bd10      	pop	{r4, pc}

0800b49a <__swrite>:
 800b49a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b49e:	461f      	mov	r7, r3
 800b4a0:	898b      	ldrh	r3, [r1, #12]
 800b4a2:	05db      	lsls	r3, r3, #23
 800b4a4:	4605      	mov	r5, r0
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	4616      	mov	r6, r2
 800b4aa:	d505      	bpl.n	800b4b8 <__swrite+0x1e>
 800b4ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4b0:	2302      	movs	r3, #2
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f000 f868 	bl	800b588 <_lseek_r>
 800b4b8:	89a3      	ldrh	r3, [r4, #12]
 800b4ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b4c2:	81a3      	strh	r3, [r4, #12]
 800b4c4:	4632      	mov	r2, r6
 800b4c6:	463b      	mov	r3, r7
 800b4c8:	4628      	mov	r0, r5
 800b4ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4ce:	f000 b817 	b.w	800b500 <_write_r>

0800b4d2 <__sseek>:
 800b4d2:	b510      	push	{r4, lr}
 800b4d4:	460c      	mov	r4, r1
 800b4d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4da:	f000 f855 	bl	800b588 <_lseek_r>
 800b4de:	1c43      	adds	r3, r0, #1
 800b4e0:	89a3      	ldrh	r3, [r4, #12]
 800b4e2:	bf15      	itete	ne
 800b4e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b4e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b4ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b4ee:	81a3      	strheq	r3, [r4, #12]
 800b4f0:	bf18      	it	ne
 800b4f2:	81a3      	strhne	r3, [r4, #12]
 800b4f4:	bd10      	pop	{r4, pc}

0800b4f6 <__sclose>:
 800b4f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4fa:	f000 b813 	b.w	800b524 <_close_r>
	...

0800b500 <_write_r>:
 800b500:	b538      	push	{r3, r4, r5, lr}
 800b502:	4d07      	ldr	r5, [pc, #28]	; (800b520 <_write_r+0x20>)
 800b504:	4604      	mov	r4, r0
 800b506:	4608      	mov	r0, r1
 800b508:	4611      	mov	r1, r2
 800b50a:	2200      	movs	r2, #0
 800b50c:	602a      	str	r2, [r5, #0]
 800b50e:	461a      	mov	r2, r3
 800b510:	f7f5 fed3 	bl	80012ba <_write>
 800b514:	1c43      	adds	r3, r0, #1
 800b516:	d102      	bne.n	800b51e <_write_r+0x1e>
 800b518:	682b      	ldr	r3, [r5, #0]
 800b51a:	b103      	cbz	r3, 800b51e <_write_r+0x1e>
 800b51c:	6023      	str	r3, [r4, #0]
 800b51e:	bd38      	pop	{r3, r4, r5, pc}
 800b520:	20000464 	.word	0x20000464

0800b524 <_close_r>:
 800b524:	b538      	push	{r3, r4, r5, lr}
 800b526:	4d06      	ldr	r5, [pc, #24]	; (800b540 <_close_r+0x1c>)
 800b528:	2300      	movs	r3, #0
 800b52a:	4604      	mov	r4, r0
 800b52c:	4608      	mov	r0, r1
 800b52e:	602b      	str	r3, [r5, #0]
 800b530:	f7f5 fedf 	bl	80012f2 <_close>
 800b534:	1c43      	adds	r3, r0, #1
 800b536:	d102      	bne.n	800b53e <_close_r+0x1a>
 800b538:	682b      	ldr	r3, [r5, #0]
 800b53a:	b103      	cbz	r3, 800b53e <_close_r+0x1a>
 800b53c:	6023      	str	r3, [r4, #0]
 800b53e:	bd38      	pop	{r3, r4, r5, pc}
 800b540:	20000464 	.word	0x20000464

0800b544 <_fstat_r>:
 800b544:	b538      	push	{r3, r4, r5, lr}
 800b546:	4d07      	ldr	r5, [pc, #28]	; (800b564 <_fstat_r+0x20>)
 800b548:	2300      	movs	r3, #0
 800b54a:	4604      	mov	r4, r0
 800b54c:	4608      	mov	r0, r1
 800b54e:	4611      	mov	r1, r2
 800b550:	602b      	str	r3, [r5, #0]
 800b552:	f7f5 feda 	bl	800130a <_fstat>
 800b556:	1c43      	adds	r3, r0, #1
 800b558:	d102      	bne.n	800b560 <_fstat_r+0x1c>
 800b55a:	682b      	ldr	r3, [r5, #0]
 800b55c:	b103      	cbz	r3, 800b560 <_fstat_r+0x1c>
 800b55e:	6023      	str	r3, [r4, #0]
 800b560:	bd38      	pop	{r3, r4, r5, pc}
 800b562:	bf00      	nop
 800b564:	20000464 	.word	0x20000464

0800b568 <_isatty_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	4d06      	ldr	r5, [pc, #24]	; (800b584 <_isatty_r+0x1c>)
 800b56c:	2300      	movs	r3, #0
 800b56e:	4604      	mov	r4, r0
 800b570:	4608      	mov	r0, r1
 800b572:	602b      	str	r3, [r5, #0]
 800b574:	f7f5 fed9 	bl	800132a <_isatty>
 800b578:	1c43      	adds	r3, r0, #1
 800b57a:	d102      	bne.n	800b582 <_isatty_r+0x1a>
 800b57c:	682b      	ldr	r3, [r5, #0]
 800b57e:	b103      	cbz	r3, 800b582 <_isatty_r+0x1a>
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	bd38      	pop	{r3, r4, r5, pc}
 800b584:	20000464 	.word	0x20000464

0800b588 <_lseek_r>:
 800b588:	b538      	push	{r3, r4, r5, lr}
 800b58a:	4d07      	ldr	r5, [pc, #28]	; (800b5a8 <_lseek_r+0x20>)
 800b58c:	4604      	mov	r4, r0
 800b58e:	4608      	mov	r0, r1
 800b590:	4611      	mov	r1, r2
 800b592:	2200      	movs	r2, #0
 800b594:	602a      	str	r2, [r5, #0]
 800b596:	461a      	mov	r2, r3
 800b598:	f7f5 fed2 	bl	8001340 <_lseek>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d102      	bne.n	800b5a6 <_lseek_r+0x1e>
 800b5a0:	682b      	ldr	r3, [r5, #0]
 800b5a2:	b103      	cbz	r3, 800b5a6 <_lseek_r+0x1e>
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	bd38      	pop	{r3, r4, r5, pc}
 800b5a8:	20000464 	.word	0x20000464

0800b5ac <_read_r>:
 800b5ac:	b538      	push	{r3, r4, r5, lr}
 800b5ae:	4d07      	ldr	r5, [pc, #28]	; (800b5cc <_read_r+0x20>)
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	4608      	mov	r0, r1
 800b5b4:	4611      	mov	r1, r2
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	602a      	str	r2, [r5, #0]
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	f7f5 fe60 	bl	8001280 <_read>
 800b5c0:	1c43      	adds	r3, r0, #1
 800b5c2:	d102      	bne.n	800b5ca <_read_r+0x1e>
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	b103      	cbz	r3, 800b5ca <_read_r+0x1e>
 800b5c8:	6023      	str	r3, [r4, #0]
 800b5ca:	bd38      	pop	{r3, r4, r5, pc}
 800b5cc:	20000464 	.word	0x20000464

0800b5d0 <_init>:
 800b5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5d2:	bf00      	nop
 800b5d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5d6:	bc08      	pop	{r3}
 800b5d8:	469e      	mov	lr, r3
 800b5da:	4770      	bx	lr

0800b5dc <_fini>:
 800b5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5de:	bf00      	nop
 800b5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5e2:	bc08      	pop	{r3}
 800b5e4:	469e      	mov	lr, r3
 800b5e6:	4770      	bx	lr
