#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cf71f1714d0 .scope module, "simple_cpu_tb" "simple_cpu_tb" 2 4;
 .timescale -9 -12;
P_0x5cf71f152cd0 .param/l "BIT_WIDTH" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x5cf71f152d10 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0x5cf71f1938a0_0 .var "clk", 0 0;
v0x5cf71f193960_0 .var/i "cycles", 31 0;
v0x5cf71f193a40_0 .net "done", 0 0, v0x5cf71f1691c0_0;  1 drivers
v0x5cf71f193b30_0 .var/i "error_count", 31 0;
v0x5cf71f193bf0_0 .var "expected", 15 0;
v0x5cf71f193d20_0 .var "operand_a", 15 0;
v0x5cf71f193e30_0 .var "operand_b", 15 0;
v0x5cf71f193f40_0 .net "pc", 3 0, v0x5cf71f18f290_0;  1 drivers
v0x5cf71f194050_0 .net "result", 15 0, L_0x5cf71f121910;  1 drivers
v0x5cf71f194110_0 .var "rst_n", 0 0;
v0x5cf71f1941b0_0 .var "start", 0 0;
v0x5cf71f194250_0 .var/i "test_count", 31 0;
S_0x5cf71f169690 .scope module, "dut" "simple_cpu_top" 2 22, 3 4 0, S_0x5cf71f1714d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "operand_a";
    .port_info 4 /INPUT 16 "operand_b";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 4 "pc";
P_0x5cf71f16bf70 .param/l "BIT_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x5cf71f16bfb0 .param/str "PROGRAM_FILE" 0 3 6, "hdl/program.mem";
v0x5cf71f191aa0_10 .array/port v0x5cf71f191aa0, 10;
L_0x5cf71f121910 .functor BUFZ 16, v0x5cf71f191aa0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5cf71f192180_0 .net "alu_result", 15 0, L_0x5cf71f1218a0;  1 drivers
v0x5cf71f192290_0 .net "clk", 0 0, v0x5cf71f1938a0_0;  1 drivers
v0x5cf71f192330_0 .net "dest_reg", 3 0, v0x5cf71f123ac0_0;  1 drivers
v0x5cf71f192420_0 .net "done", 0 0, v0x5cf71f1691c0_0;  alias, 1 drivers
v0x5cf71f1924c0_0 .net "equal_flag", 0 0, L_0x5cf71f1a5120;  1 drivers
v0x5cf71f192600_0 .net "greater_flag", 0 0, L_0x5cf71f1a5250;  1 drivers
v0x5cf71f1926f0_0 .net "load_operands", 0 0, v0x5cf71f18f0f0_0;  1 drivers
v0x5cf71f1927e0_0 .net "opcode", 2 0, v0x5cf71f18f1b0_0;  1 drivers
v0x5cf71f1928d0_0 .net "operand_a", 15 0, v0x5cf71f193d20_0;  1 drivers
v0x5cf71f192970_0 .net "operand_b", 15 0, v0x5cf71f193e30_0;  1 drivers
v0x5cf71f192a10_0 .net "pc", 3 0, v0x5cf71f18f290_0;  alias, 1 drivers
v0x5cf71f192ab0_0 .net "reg_a_sel", 3 0, v0x5cf71f18f430_0;  1 drivers
v0x5cf71f192b50_0 .net "reg_a_val", 15 0, L_0x5cf71f120d40;  1 drivers
v0x5cf71f192c10_0 .net "reg_b_sel", 3 0, v0x5cf71f18f510_0;  1 drivers
v0x5cf71f192d00_0 .net "reg_b_val", 15 0, L_0x5cf71f1211f0;  1 drivers
v0x5cf71f192dc0_0 .net "reg_write", 0 0, v0x5cf71f18f5f0_0;  1 drivers
v0x5cf71f192eb0_0 .net "result", 15 0, L_0x5cf71f121910;  alias, 1 drivers
v0x5cf71f193080_0 .net "rst_n", 0 0, v0x5cf71f194110_0;  1 drivers
v0x5cf71f193170_0 .net "start", 0 0, v0x5cf71f1941b0_0;  1 drivers
v0x5cf71f193210_0 .net "zero_flag", 0 0, L_0x5cf71f1a4fa0;  1 drivers
S_0x5cf71f138d80 .scope module, "control" "simple_control" 3 36, 4 4 0, S_0x5cf71f169690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "equal_flag";
    .port_info 5 /INPUT 1 "greater_flag";
    .port_info 6 /OUTPUT 3 "opcode";
    .port_info 7 /OUTPUT 4 "reg_a_sel";
    .port_info 8 /OUTPUT 4 "reg_b_sel";
    .port_info 9 /OUTPUT 4 "dest_reg";
    .port_info 10 /OUTPUT 1 "reg_write";
    .port_info 11 /OUTPUT 1 "load_operands";
    .port_info 12 /OUTPUT 4 "pc";
    .port_info 13 /OUTPUT 1 "done";
P_0x5cf71f147c40 .param/l "OP_ADD" 1 4 31, C4<000>;
P_0x5cf71f147c80 .param/l "OP_BEQ" 1 4 37, C4<110>;
P_0x5cf71f147cc0 .param/l "OP_BGT" 1 4 36, C4<101>;
P_0x5cf71f147d00 .param/l "OP_HALT" 1 4 38, C4<111>;
P_0x5cf71f147d40 .param/l "OP_MOV" 1 4 35, C4<100>;
P_0x5cf71f147d80 .param/l "OP_SHL" 1 4 33, C4<010>;
P_0x5cf71f147dc0 .param/l "OP_SHR" 1 4 34, C4<011>;
P_0x5cf71f147e00 .param/l "OP_SUB" 1 4 32, C4<001>;
P_0x5cf71f147e40 .param/str "PROGRAM_FILE" 0 4 6, "hdl/program.mem";
P_0x5cf71f147e80 .param/l "PROGRAM_SIZE" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x5cf71f147ec0 .param/l "S_DONE" 1 4 70, C4<100>;
P_0x5cf71f147f00 .param/l "S_EXEC" 1 4 69, C4<011>;
P_0x5cf71f147f40 .param/l "S_FETCH" 1 4 68, C4<010>;
P_0x5cf71f147f80 .param/l "S_IDLE" 1 4 66, C4<000>;
P_0x5cf71f147fc0 .param/l "S_LOAD" 1 4 67, C4<001>;
L_0x5cf71f1209b0 .functor BUFZ 19, L_0x5cf71f194310, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x5cf71f120b10_0 .net *"_ivl_0", 18 0, L_0x5cf71f194310;  1 drivers
v0x5cf71f120ea0_0 .net *"_ivl_2", 5 0, L_0x5cf71f1943d0;  1 drivers
L_0x7f8e25ad0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cf71f1213d0_0 .net *"_ivl_5", 1 0, L_0x7f8e25ad0018;  1 drivers
v0x5cf71f123950_0 .net "clk", 0 0, v0x5cf71f1938a0_0;  alias, 1 drivers
v0x5cf71f123ac0_0 .var "dest_reg", 3 0;
v0x5cf71f1691c0_0 .var "done", 0 0;
v0x5cf71f169260_0 .net "equal_flag", 0 0, L_0x5cf71f1a5120;  alias, 1 drivers
v0x5cf71f18eaf0_0 .net "greater_flag", 0 0, L_0x5cf71f1a5250;  alias, 1 drivers
v0x5cf71f18ebb0_0 .net "instr_dest1", 3 0, L_0x5cf71f1947c0;  1 drivers
v0x5cf71f18ec90_0 .net "instr_dest2", 3 0, L_0x5cf71f1948a0;  1 drivers
v0x5cf71f18ed70_0 .net "instr_opcode", 2 0, L_0x5cf71f194560;  1 drivers
v0x5cf71f18ee50_0 .net "instr_reg_a", 3 0, L_0x5cf71f194650;  1 drivers
v0x5cf71f18ef30_0 .net "instr_reg_b", 3 0, L_0x5cf71f194720;  1 drivers
v0x5cf71f18f010_0 .net "instruction", 18 0, L_0x5cf71f1209b0;  1 drivers
v0x5cf71f18f0f0_0 .var "load_operands", 0 0;
v0x5cf71f18f1b0_0 .var "opcode", 2 0;
v0x5cf71f18f290_0 .var "pc", 3 0;
v0x5cf71f18f370 .array "program_rom", 15 0, 18 0;
v0x5cf71f18f430_0 .var "reg_a_sel", 3 0;
v0x5cf71f18f510_0 .var "reg_b_sel", 3 0;
v0x5cf71f18f5f0_0 .var "reg_write", 0 0;
v0x5cf71f18f6b0_0 .net "rst_n", 0 0, v0x5cf71f194110_0;  alias, 1 drivers
v0x5cf71f18f770_0 .var "saved_dest1", 3 0;
v0x5cf71f18f850_0 .var "saved_dest2", 3 0;
v0x5cf71f18f930_0 .var "saved_opcode", 2 0;
v0x5cf71f18fa10_0 .net "start", 0 0, v0x5cf71f1941b0_0;  alias, 1 drivers
v0x5cf71f18fad0_0 .var "state", 2 0;
v0x5cf71f18fbb0_0 .net "zero_flag", 0 0, L_0x5cf71f1a4fa0;  alias, 1 drivers
E_0x5cf71f0ef8d0/0 .event negedge, v0x5cf71f18f6b0_0;
E_0x5cf71f0ef8d0/1 .event posedge, v0x5cf71f123950_0;
E_0x5cf71f0ef8d0 .event/or E_0x5cf71f0ef8d0/0, E_0x5cf71f0ef8d0/1;
L_0x5cf71f194310 .array/port v0x5cf71f18f370, L_0x5cf71f1943d0;
L_0x5cf71f1943d0 .concat [ 4 2 0 0], v0x5cf71f18f290_0, L_0x7f8e25ad0018;
L_0x5cf71f194560 .part L_0x5cf71f1209b0, 16, 3;
L_0x5cf71f194650 .part L_0x5cf71f1209b0, 12, 4;
L_0x5cf71f194720 .part L_0x5cf71f1209b0, 8, 4;
L_0x5cf71f1947c0 .part L_0x5cf71f1209b0, 4, 4;
L_0x5cf71f1948a0 .part L_0x5cf71f1209b0, 0, 4;
S_0x5cf71f18fe30 .scope module, "datapath" "simple_datapath" 3 56, 5 4 0, S_0x5cf71f169690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 4 "reg_a_sel";
    .port_info 4 /INPUT 4 "reg_b_sel";
    .port_info 5 /INPUT 4 "dest_reg";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 1 "load_operands";
    .port_info 8 /INPUT 16 "operand_a_in";
    .port_info 9 /INPUT 16 "operand_b_in";
    .port_info 10 /OUTPUT 16 "reg_a_val";
    .port_info 11 /OUTPUT 16 "reg_b_val";
    .port_info 12 /OUTPUT 16 "result_out";
    .port_info 13 /OUTPUT 1 "zero_flag";
    .port_info 14 /OUTPUT 1 "equal_flag";
    .port_info 15 /OUTPUT 1 "greater_flag";
P_0x5cf71f16c190 .param/l "BIT_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x5cf71f16c1d0 .param/l "NUM_CONST_REGS" 1 5 46, +C4<00000000000000000000000000001000>;
P_0x5cf71f16c210 .param/l "NUM_REGS" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5cf71f16c250 .param/l "OP_ADD" 1 5 33, C4<000>;
P_0x5cf71f16c290 .param/l "OP_BEQ" 1 5 39, C4<110>;
P_0x5cf71f16c2d0 .param/l "OP_BGT" 1 5 38, C4<101>;
P_0x5cf71f16c310 .param/l "OP_HALT" 1 5 40, C4<111>;
P_0x5cf71f16c350 .param/l "OP_MOV" 1 5 37, C4<100>;
P_0x5cf71f16c390 .param/l "OP_SHL" 1 5 35, C4<010>;
P_0x5cf71f16c3d0 .param/l "OP_SHR" 1 5 36, C4<011>;
P_0x5cf71f16c410 .param/l "OP_SUB" 1 5 34, C4<001>;
L_0x5cf71f120d40 .functor BUFZ 16, L_0x5cf71f194940, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5cf71f1211f0 .functor BUFZ 16, L_0x5cf71f194b70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5cf71f1218a0 .functor BUFZ 16, v0x5cf71f190ec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5cf71f190660_0 .net *"_ivl_0", 15 0, L_0x5cf71f194940;  1 drivers
v0x5cf71f190760_0 .net *"_ivl_10", 5 0, L_0x5cf71f194c10;  1 drivers
L_0x7f8e25ad00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cf71f190840_0 .net *"_ivl_13", 1 0, L_0x7f8e25ad00a8;  1 drivers
v0x5cf71f190930_0 .net *"_ivl_16", 31 0, L_0x5cf71f194e20;  1 drivers
L_0x7f8e25ad00f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cf71f190a10_0 .net *"_ivl_19", 15 0, L_0x7f8e25ad00f0;  1 drivers
v0x5cf71f190b40_0 .net *"_ivl_2", 5 0, L_0x5cf71f1949e0;  1 drivers
L_0x7f8e25ad0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cf71f190c20_0 .net/2u *"_ivl_20", 31 0, L_0x7f8e25ad0138;  1 drivers
L_0x7f8e25ad0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cf71f190d00_0 .net *"_ivl_5", 1 0, L_0x7f8e25ad0060;  1 drivers
v0x5cf71f190de0_0 .net *"_ivl_8", 15 0, L_0x5cf71f194b70;  1 drivers
v0x5cf71f190ec0_0 .var "alu_result", 15 0;
v0x5cf71f190fa0_0 .net "clk", 0 0, v0x5cf71f1938a0_0;  alias, 1 drivers
v0x5cf71f191040_0 .net "dest_reg", 3 0, v0x5cf71f123ac0_0;  alias, 1 drivers
v0x5cf71f191110_0 .net "equal_flag", 0 0, L_0x5cf71f1a5120;  alias, 1 drivers
v0x5cf71f1911e0_0 .net "greater_flag", 0 0, L_0x5cf71f1a5250;  alias, 1 drivers
v0x5cf71f1912b0_0 .var/i "i", 31 0;
v0x5cf71f191350_0 .net "load_operands", 0 0, v0x5cf71f18f0f0_0;  alias, 1 drivers
v0x5cf71f191420_0 .net "opcode", 2 0, v0x5cf71f18f1b0_0;  alias, 1 drivers
v0x5cf71f1914f0_0 .net "operand_a_in", 15 0, v0x5cf71f193d20_0;  alias, 1 drivers
v0x5cf71f191590_0 .net "operand_b_in", 15 0, v0x5cf71f193e30_0;  alias, 1 drivers
v0x5cf71f191670_0 .net "reg_a_sel", 3 0, v0x5cf71f18f430_0;  alias, 1 drivers
v0x5cf71f191760_0 .net "reg_a_val", 15 0, L_0x5cf71f120d40;  alias, 1 drivers
v0x5cf71f191820_0 .net "reg_b_sel", 3 0, v0x5cf71f18f510_0;  alias, 1 drivers
v0x5cf71f191910_0 .net "reg_b_val", 15 0, L_0x5cf71f1211f0;  alias, 1 drivers
v0x5cf71f1919d0_0 .net "reg_write", 0 0, v0x5cf71f18f5f0_0;  alias, 1 drivers
v0x5cf71f191aa0 .array "registers", 15 0, 15 0;
v0x5cf71f191d40_0 .net "result_out", 15 0, L_0x5cf71f1218a0;  alias, 1 drivers
v0x5cf71f191e20_0 .net "rst_n", 0 0, v0x5cf71f194110_0;  alias, 1 drivers
v0x5cf71f191ef0_0 .net "zero_flag", 0 0, L_0x5cf71f1a4fa0;  alias, 1 drivers
E_0x5cf71f12eb50 .event edge, v0x5cf71f18f1b0_0, v0x5cf71f191760_0, v0x5cf71f191910_0;
L_0x5cf71f194940 .array/port v0x5cf71f191aa0, L_0x5cf71f1949e0;
L_0x5cf71f1949e0 .concat [ 4 2 0 0], v0x5cf71f18f430_0, L_0x7f8e25ad0060;
L_0x5cf71f194b70 .array/port v0x5cf71f191aa0, L_0x5cf71f194c10;
L_0x5cf71f194c10 .concat [ 4 2 0 0], v0x5cf71f18f510_0, L_0x7f8e25ad00a8;
L_0x5cf71f194e20 .concat [ 16 16 0 0], L_0x5cf71f1211f0, L_0x7f8e25ad00f0;
L_0x5cf71f1a4fa0 .cmp/eq 32, L_0x5cf71f194e20, L_0x7f8e25ad0138;
L_0x5cf71f1a5120 .cmp/eq 16, L_0x5cf71f120d40, L_0x5cf71f1211f0;
L_0x5cf71f1a5250 .cmp/gt 16, L_0x5cf71f120d40, L_0x5cf71f1211f0;
S_0x5cf71f193430 .scope task, "run_multiply" "run_multiply" 2 46, 2 46 0, S_0x5cf71f1714d0;
 .timescale -9 -12;
v0x5cf71f193600_0 .var "a", 15 0;
v0x5cf71f193700_0 .var "b", 15 0;
v0x5cf71f1937e0_0 .var "exp", 15 0;
E_0x5cf71f127ce0 .event posedge, v0x5cf71f123950_0;
TD_simple_cpu_tb.run_multiply ;
    %load/vec4 v0x5cf71f194250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cf71f194250_0, 0, 32;
    %load/vec4 v0x5cf71f193600_0;
    %store/vec4 v0x5cf71f193d20_0, 0, 16;
    %load/vec4 v0x5cf71f193700_0;
    %store/vec4 v0x5cf71f193e30_0, 0, 16;
    %load/vec4 v0x5cf71f1937e0_0;
    %store/vec4 v0x5cf71f193bf0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cf71f193960_0, 0, 32;
    %wait E_0x5cf71f127ce0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cf71f1941b0_0, 0, 1;
    %wait E_0x5cf71f127ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cf71f1941b0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x5cf71f193a40_0;
    %nor/r;
    %load/vec4 v0x5cf71f193960_0;
    %cmpi/s 500, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5cf71f127ce0;
    %load/vec4 v0x5cf71f193960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cf71f193960_0, 0, 32;
    %load/vec4 v0x5cf71f193960_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %vpi_call 2 68 "$display", "  Cycle %0d: PC=%0d, state=%0d, opcode=%0d, done=%0d", v0x5cf71f193960_0, v0x5cf71f193f40_0, v0x5cf71f18fad0_0, v0x5cf71f18f1b0_0, v0x5cf71f193a40_0 {0 0 0};
T_0.2 ;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5cf71f193a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 74 "$display", "Test #%0d: %0d * %0d - ERROR: Timeout after %0d cycles", v0x5cf71f194250_0, v0x5cf71f193600_0, v0x5cf71f193700_0, v0x5cf71f193960_0 {0 0 0};
    %load/vec4 v0x5cf71f193b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cf71f193b30_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5cf71f194050_0;
    %load/vec4 v0x5cf71f1937e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.6, 6;
    %vpi_call 2 78 "$display", "Test #%0d: %0d * %0d = %0d (expected %0d) - FAILED [%0d cycles]", v0x5cf71f194250_0, v0x5cf71f193600_0, v0x5cf71f193700_0, v0x5cf71f194050_0, v0x5cf71f1937e0_0, v0x5cf71f193960_0 {0 0 0};
    %load/vec4 v0x5cf71f193b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cf71f193b30_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 82 "$display", "Test #%0d: %0d * %0d = %0d - PASSED [%0d cycles]", v0x5cf71f194250_0, v0x5cf71f193600_0, v0x5cf71f193700_0, v0x5cf71f194050_0, v0x5cf71f193960_0 {0 0 0};
T_0.7 ;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cf71f194110_0, 0, 1;
    %wait E_0x5cf71f127ce0;
    %wait E_0x5cf71f127ce0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cf71f194110_0, 0, 1;
    %wait E_0x5cf71f127ce0;
    %end;
    .scope S_0x5cf71f138d80;
T_1 ;
    %vpi_call 4 76 "$readmemh", P_0x5cf71f147e40, v0x5cf71f18f370 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5cf71f138d80;
T_2 ;
    %wait E_0x5cf71f0ef8d0;
    %load/vec4 v0x5cf71f18f6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f1691c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cf71f18f1b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f18f430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f18f510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f123ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f0f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cf71f18f930_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f18f770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f18f850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5cf71f18fad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f1691c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f0f0_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f0f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5cf71f18ee50_0;
    %assign/vec4 v0x5cf71f18f430_0, 0;
    %load/vec4 v0x5cf71f18ef30_0;
    %assign/vec4 v0x5cf71f18f510_0, 0;
    %load/vec4 v0x5cf71f18ebb0_0;
    %assign/vec4 v0x5cf71f123ac0_0, 0;
    %load/vec4 v0x5cf71f18ed70_0;
    %assign/vec4 v0x5cf71f18f1b0_0, 0;
    %load/vec4 v0x5cf71f18ed70_0;
    %assign/vec4 v0x5cf71f18f930_0, 0;
    %load/vec4 v0x5cf71f18ebb0_0;
    %assign/vec4 v0x5cf71f18f770_0, 0;
    %load/vec4 v0x5cf71f18ec90_0;
    %assign/vec4 v0x5cf71f18f850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5cf71f18f930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x5cf71f18f770_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
T_2.21 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f169260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v0x5cf71f18f770_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x5cf71f18f850_0;
    %assign/vec4 v0x5cf71f18f290_0, 0;
T_2.23 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f1691c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f18f5f0_0, 0;
    %load/vec4 v0x5cf71f18fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5cf71f18fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cf71f18f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cf71f1691c0_0, 0;
T_2.24 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cf71f18fe30;
T_3 ;
    %wait E_0x5cf71f12eb50;
    %load/vec4 v0x5cf71f191420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f190ec0_0, 0, 16;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5cf71f191760_0;
    %load/vec4 v0x5cf71f191910_0;
    %add;
    %store/vec4 v0x5cf71f190ec0_0, 0, 16;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5cf71f191760_0;
    %load/vec4 v0x5cf71f191910_0;
    %sub;
    %store/vec4 v0x5cf71f190ec0_0, 0, 16;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x5cf71f191760_0;
    %load/vec4 v0x5cf71f191910_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5cf71f190ec0_0, 0, 16;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x5cf71f191760_0;
    %load/vec4 v0x5cf71f191910_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5cf71f190ec0_0, 0, 16;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x5cf71f191760_0;
    %store/vec4 v0x5cf71f190ec0_0, 0, 16;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5cf71f18fe30;
T_4 ;
    %wait E_0x5cf71f0ef8d0;
    %load/vec4 v0x5cf71f191e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 8, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 16, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 32, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 64, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5cf71f1912b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5cf71f1912b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5cf71f1912b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %load/vec4 v0x5cf71f1912b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cf71f1912b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5cf71f191350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5cf71f1914f0_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %load/vec4 v0x5cf71f191590_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5cf71f1919d0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5cf71f191040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5cf71f190ec0_0;
    %load/vec4 v0x5cf71f191040_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cf71f191aa0, 0, 4;
T_4.6 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5cf71f1714d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cf71f1938a0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5cf71f1938a0_0;
    %inv;
    %store/vec4 v0x5cf71f1938a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5cf71f1714d0;
T_6 ;
    %vpi_call 2 97 "$dumpfile", "simple_cpu_tb.vcd" {0 0 0};
    %vpi_call 2 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cf71f1714d0 {0 0 0};
    %vpi_call 2 100 "$display", "========================================" {0 0 0};
    %vpi_call 2 101 "$display", "Testbench: SimpleCPU con ROM de Programa" {0 0 0};
    %vpi_call 2 102 "$display", "Bit width: %0d", P_0x5cf71f152cd0 {0 0 0};
    %vpi_call 2 103 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cf71f194250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cf71f193b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cf71f194110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cf71f1941b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f193d20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f193e30_0, 0, 16;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cf71f194110_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 119 "$display", "--- Casos b\303\241sicos ---" {0 0 0};
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 56, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %vpi_call 2 125 "$display", "\012--- Casos con cero ---" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %vpi_call 2 130 "$display", "\012--- Casos con uno ---" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %vpi_call 2 135 "$display", "\012--- Casos grandes ---" {0 0 0};
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 225, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5cf71f193600_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5cf71f193700_0, 0, 16;
    %pushi/vec4 65025, 0, 16;
    %store/vec4 v0x5cf71f1937e0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5cf71f193430;
    %join;
    %vpi_call 2 141 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 142 "$display", "Testbench completado" {0 0 0};
    %vpi_call 2 143 "$display", "Total tests: %0d", v0x5cf71f194250_0 {0 0 0};
    %vpi_call 2 144 "$display", "Errores: %0d", v0x5cf71f193b30_0 {0 0 0};
    %load/vec4 v0x5cf71f193b30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 146 "$display", "RESULTADO: TODOS LOS TESTS PASARON \342\234\223" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call 2 148 "$display", "RESULTADO: %0d TESTS FALLARON \342\234\227", v0x5cf71f193b30_0 {0 0 0};
T_6.1 ;
    %vpi_call 2 149 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "hdl/simple_cpu_tb.v";
    "hdl/simple_cpu_top.v";
    "hdl/simple_control.v";
    "hdl/simple_datapath.v";
