# AccANN
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for AdderNet.

<div align=center><img src="./img/figure/figure1.png"></div>
Fig 1. Visualization of features in AdderNets and CNNs. <sup>[1]</sup>
<br>
<div align=center><img src="./img/figure/figure2.png"></div>
Fig 2. Visualization of features in different neural networks on MNIST dataset. <sup>[3]</sup>

## Related Works

[1]: AdderNet: Do We Really Need Multiplications in Deep Learning? [[paper](https://arxiv.org/abs/1912.13200) | [code](https://github.com/huawei-noah/AdderNet)]

[2] AdderSR: Towards Energy Efficient Image Super-Resolution [[paper](https://arxiv.org/abs/2009.08891) | code]

[3]: Kernel Based Progressive Distillation for Adder Neural Networks [[paper](https://arxiv.org/abs/2009.13044) | [code]()]

[4] GhostNet: More Features from Cheap Operations [[paper](https://arxiv.org/abs/1911.11907) | [code](https://github.com/huawei-noah/ghostnet)]

[5] DNNBuilder: an Automated Tool for Building High-Performance DNN Hardware Accelerators for FPGAs [[paper](https://docs.wixstatic.com/ugd/c50250_77e06b7f02b44eacb76c05e8fbe01e08.pdf) | [code](https://github.com/IBM/AccDNN)]
