{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731391533706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391533707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:05:33 2024 " "Processing started: Tue Nov 12 00:05:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391533707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391533707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_10 -c Practica_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391533707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731391533956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731391533956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-Reception " "Found design unit 1: UART_RX-Reception" {  } { { "Components/UART/UART_RX.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_RX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539944 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "Components/UART/UART_RX.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/distance_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/distance_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_queue-rtl " "Found design unit 1: Distance_queue-rtl" {  } { { "Components/Distance_queue.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Distance_queue.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_queue " "Found entity 1: Distance_queue" {  } { { "Components/Distance_queue.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Distance_queue.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_string.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_string-transmit " "Found design unit 1: UART_TX_string-transmit" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539947 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_string " "Found entity 1: UART_TX_string" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_byte-TX_BYTE " "Found design unit 1: UART_TX_byte-TX_BYTE" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539948 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_byte " "Found entity 1: UART_TX_byte" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lcd_putstring.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lcd_putstring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_putstring-string_print " "Found design unit 1: LCD_putstring-string_print" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539949 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_putstring " "Found entity 1: LCD_putstring" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/stepper_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/stepper_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stepper_motor-rtl " "Found design unit 1: Stepper_motor-rtl" {  } { { "Components/Stepper_motor.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Stepper_motor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stepper_motor " "Found entity 1: Stepper_motor" {  } { { "Components/Stepper_motor.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Stepper_motor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-DIV " "Found design unit 1: CLK_DIV-DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539952 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica_10-rtl " "Found design unit 1: Practica_10-rtl" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539953 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica_10 " "Found entity 1: Practica_10" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391539953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391539953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica_10 " "Elaborating entity \"Practica_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731391540006 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "STEP_freq Practica_10.vhd(427) " "VHDL Process Statement warning at Practica_10.vhd(427): inferring latch(es) for signal or variable \"STEP_freq\", which holds its previous value in one or more paths through the process" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731391540017 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[0\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[0\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[1\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[1\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[2\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[2\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[3\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[3\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[4\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[4\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[5\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[5\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[6\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[6\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[7\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[7\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[8\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[8\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[9\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[9\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[10\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[10\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[11\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[11\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[12\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[12\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540025 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[13\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[13\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[14\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[14\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[15\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[15\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[16\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[16\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[17\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[17\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[18\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[18\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[19\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[19\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[20\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[20\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[21\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[21\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[22\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[22\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[23\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[23\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[24\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[24\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[25\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[25\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[26\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[26\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[27\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[27\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[28\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[28\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[29\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[29\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[30\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[30\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STEP_freq\[31\] Practica_10.vhd(427) " "Inferred latch for \"STEP_freq\[31\]\" at Practica_10.vhd(427)" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540026 "|Practica_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper_motor Stepper_motor:STEPS " "Elaborating entity \"Stepper_motor\" for hierarchy \"Stepper_motor:STEPS\"" {  } { { "Practica_10.vhd" "STEPS" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK " "Elaborating entity \"CLK_DIV\" for hierarchy \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\"" {  } { { "Components/Stepper_motor.vhd" "c_STEP_CLK" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Stepper_motor.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540108 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clks_max CLK_DIV.vhd(22) " "VHDL Signal Declaration warning at CLK_DIV.vhd(22): used explicit default value for signal \"clks_max\" because signal was never assigned a value" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731391540108 "|Practica_10|LCD_putstring:LCD|LCD_putchar:c_LCD|CLK_DIV:c_LCD_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_putstring LCD_putstring:c_LCD " "Elaborating entity \"LCD_putstring\" for hierarchy \"LCD_putstring:c_LCD\"" {  } { { "Practica_10.vhd" "c_LCD" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_string UART_TX_string:c_TX_message " "Elaborating entity \"UART_TX_string\" for hierarchy \"UART_TX_string:c_TX_message\"" {  } { { "Practica_10.vhd" "c_TX_message" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_byte UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte " "Elaborating entity \"UART_TX_byte\" for hierarchy \"UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\"" {  } { { "Components/UART/UART_TX_string.vhd" "TX_byte" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_queue Distance_queue:c_queue " "Elaborating entity \"Distance_queue\" for hierarchy \"Distance_queue:c_queue\"" {  } { { "Practica_10.vhd" "c_queue" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX Distance_queue:c_queue\|UART_RX:RX_Receive " "Elaborating entity \"UART_RX\" for hierarchy \"Distance_queue:c_queue\|UART_RX:RX_Receive\"" {  } { { "Components/Distance_queue.vhd" "RX_Receive" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/Distance_queue.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity UART_RX.vhd(48) " "Verilog HDL or VHDL warning at UART_RX.vhd(48): object \"parity\" assigned a value but never read" {  } { { "Components/UART/UART_RX.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_RX.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731391540117 "|Practica_10|Distance_queue:c_queue|UART_RX:RX_Receive"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Distance_queue:c_queue\|distance_queue_rtl_0 " "Inferred RAM node \"Distance_queue:c_queue\|distance_queue_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1731391540540 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Distance_queue:c_queue\|distance_queue_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Distance_queue:c_queue\|distance_queue_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 50 " "Parameter NUMWORDS_B set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731391540822 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731391540822 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731391540822 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|Div0\"" {  } { { "Components/CLK_DIV.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731391540822 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|Div0\"" {  } { { "Components/CLK_DIV.vhd" "Div0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731391540822 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731391540822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0 " "Elaborated megafunction instantiation \"Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0 " "Instantiated megafunction \"Distance_queue:c_queue\|altsyncram:distance_queue_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 50 " "Parameter \"NUMWORDS_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540860 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731391540860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8i1 " "Found entity 1: altsyncram_h8i1" {  } { { "db/altsyncram_h8i1.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/altsyncram_h8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391540890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0\"" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391540906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0 " "Instantiated megafunction \"Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391540906 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731391540906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391540931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391540939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391540992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391540992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391541032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391541032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391541060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391541060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731391541069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391541069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0\"" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391541075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0 " "Instantiated megafunction \"Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391541075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391541075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391541075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391541075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391541075 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731391541075 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "STEP_freq\[2\] STEP_freq\[4\] " "Duplicate LATCH primitive \"STEP_freq\[2\]\" merged with LATCH primitive \"STEP_freq\[4\]\"" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1731391541546 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1731391541546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "STEP_freq\[4\] " "Latch STEP_freq\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_VEL\[0\] " "Ports D and ENA on the latch are fed by the same signal i_VEL\[0\]" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731391541547 ""}  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 427 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731391541547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_RW GND " "Pin \"o_RW\" is stuck at GND" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731391544519 "|Practica_10|o_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731391544519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731391544601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731391545765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731391545941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731391545941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2298 " "Implemented 2298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731391546056 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731391546056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2273 " "Implemented 2273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731391546056 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731391546056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731391546056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391546075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:05:46 2024 " "Processing ended: Tue Nov 12 00:05:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391546075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391546075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391546075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731391546075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731391547093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391547093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:05:46 2024 " "Processing started: Tue Nov 12 00:05:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391547093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731391547093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica_10 -c Practica_10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731391547093 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731391547166 ""}
{ "Info" "0" "" "Project  = Practica_10" {  } {  } 0 0 "Project  = Practica_10" 0 0 "Fitter" 0 0 1731391547166 ""}
{ "Info" "0" "" "Revision = Practica_10" {  } {  } 0 0 "Revision = Practica_10" 0 0 "Fitter" 0 0 1731391547166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731391547229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731391547229 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica_10 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Practica_10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731391547241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731391547275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731391547275 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731391547355 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731391547358 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731391547438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731391547438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731391547438 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731391547438 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731391547442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731391547442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731391547442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731391547442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731391547442 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731391547442 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731391547444 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731391547460 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1731391547843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica_10.sdc " "Synopsys Design Constraints File file not found: 'Practica_10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731391547844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731391547844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391547853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1731391547853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731391547858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731391547859 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731391547859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_FPGA_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_FPGA_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547943 ""}  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_DIV:c_P10_CLK\|clk  " "Automatically promoted node CLK_DIV:c_P10_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_DIV:c_P10_CLK\|clk~0 " "Destination node CLK_DIV:c_P10_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "Automatically promoted node Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk~0 " "Destination node Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "Automatically promoted node LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk~0 " "Destination node LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "Automatically promoted node UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk~0 " "Destination node UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "Automatically promoted node Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk~0 " "Destination node Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 3153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "Automatically promoted node Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk~0 " "Destination node Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "Automatically promoted node UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk~0 " "Destination node UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk~0" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_RST~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node i_RST~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_E " "Destination node LCD_putstring:c_LCD\|o_E" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_RS " "Destination node LCD_putstring:c_LCD\|o_RS" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|o_TX " "Destination node UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|o_TX" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[0\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[0\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[1\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[1\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[2\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[2\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[3\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[3\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[4\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[4\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[5\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[5\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_putstring:c_LCD\|o_LCD_DATA\[6\] " "Destination node LCD_putstring:c_LCD\|o_LCD_DATA\[6\]" {  } { { "Components/LCD_putstring.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD_putstring.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1731391547944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1731391547944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1731391547944 ""}  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 0 { 0 ""} 0 4642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731391547944 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731391548161 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731391548162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731391548162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731391548164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731391548166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731391548168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731391548168 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731391548169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731391548228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731391548229 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731391548229 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731391548264 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1731391548268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731391548604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731391548817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731391548835 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731391551293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731391551293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731391551585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731391552549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731391552549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731391554897 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731391554897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731391554901 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.53 " "Total time spent on timing analysis during the Fitter is 1.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731391554999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731391555012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731391555199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731391555201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731391555426 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731391555813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/output_files/Practica_10.fit.smsg " "Generated suppressed messages file C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/output_files/Practica_10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731391556054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5643 " "Peak virtual memory: 5643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391556440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:05:56 2024 " "Processing ended: Tue Nov 12 00:05:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391556440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391556440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391556440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731391556440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731391557316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391557316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:05:57 2024 " "Processing started: Tue Nov 12 00:05:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391557316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731391557316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica_10 -c Practica_10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731391557316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731391557530 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731391557722 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731391557733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391557838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:05:57 2024 " "Processing ended: Tue Nov 12 00:05:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391557838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391557838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391557838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731391557838 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731391558489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731391558855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391558855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:05:58 2024 " "Processing started: Tue Nov 12 00:05:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391558855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731391558855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica_10 -c Practica_10 " "Command: quartus_sta Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731391558855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731391558927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731391559038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731391559038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559071 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731391559189 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica_10.sdc " "Synopsys Design Constraints File file not found: 'Practica_10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731391559224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " "create_clock -period 1.000 -name LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DIV:c_P10_CLK\|clk CLK_DIV:c_P10_CLK\|clk " "create_clock -period 1.000 -name CLK_DIV:c_P10_CLK\|clk CLK_DIV:c_P10_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_FPGA_clk i_FPGA_clk " "create_clock -period 1.000 -name i_FPGA_clk i_FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " "create_clock -period 1.000 -name Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " "create_clock -period 1.000 -name Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_VEL\[0\] i_VEL\[0\] " "create_clock -period 1.000 -name i_VEL\[0\] i_VEL\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731391559230 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391559230 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391559236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731391559236 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731391559239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391559240 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731391559241 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731391559251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731391559364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731391559364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -115.284 " "Worst-case setup slack is -115.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -115.284           -4316.228 i_FPGA_clk  " " -115.284           -4316.228 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.075            -382.387 CLK_DIV:c_P10_CLK\|clk  " "   -7.075            -382.387 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.009            -241.797 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -6.009            -241.797 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.305            -137.291 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -4.305            -137.291 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.288            -162.660 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -4.288            -162.660 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.157             -68.178 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -3.157             -68.178 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145             -71.652 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -3.145             -71.652 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262             -11.793 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -2.262             -11.793 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966              -1.966 i_VEL\[0\]  " "   -1.966              -1.966 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.433               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.434               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.434               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.453               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.453               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.453               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 i_FPGA_clk  " "    0.716               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.754               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.499               0.000 i_VEL\[0\]  " "    1.499               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.872 " "Worst-case recovery slack is -2.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.872            -188.175 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -2.872            -188.175 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.699              -2.699 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.699              -2.699 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.983 " "Worst-case removal slack is 1.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.983               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    1.983               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.925               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    2.925               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -251.329 i_FPGA_clk  " "   -3.000            -251.329 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk  " "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391559382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391559382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731391564273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731391564290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731391564544 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391564654 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731391564654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391564655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731391564671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731391564671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -104.792 " "Worst-case setup slack is -104.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -104.792           -3921.465 i_FPGA_clk  " " -104.792           -3921.465 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.484            -350.469 CLK_DIV:c_P10_CLK\|clk  " "   -6.484            -350.469 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.523            -218.110 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -5.523            -218.110 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.955            -123.374 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -3.955            -123.374 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938            -147.878 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -3.938            -147.878 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850             -61.840 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.850             -61.840 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.672             -61.387 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -2.672             -61.387 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083             -10.353 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -2.083             -10.353 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821              -1.821 i_VEL\[0\]  " "   -1.821              -1.821 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391564676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.383               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.383               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.384               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.401               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.402               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.402               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.635               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 i_FPGA_clk  " "    0.665               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.501               0.000 i_VEL\[0\]  " "    1.501               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391564686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.625 " "Worst-case recovery slack is -2.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625            -171.119 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -2.625            -171.119 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.447              -2.447 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.447              -2.447 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391564692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.764 " "Worst-case removal slack is 1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    1.764               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    2.610               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391564698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -251.329 i_FPGA_clk  " "   -3.000            -251.329 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk  " "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.047 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.487             -52.047 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391564703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391564703 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731391569597 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731391569695 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731391569695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731391569696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731391569702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731391569702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.547 " "Worst-case setup slack is -51.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.547           -1841.420 i_FPGA_clk  " "  -51.547           -1841.420 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.582            -117.776 CLK_DIV:c_P10_CLK\|clk  " "   -2.582            -117.776 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.843             -55.061 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.843             -55.061 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280             -45.738 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.280             -45.738 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265             -32.358 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.265             -32.358 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851             -12.016 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -0.851             -12.016 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -17.444 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -0.841             -17.444 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -0.721 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -0.437              -0.721 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -0.401 i_VEL\[0\]  " "   -0.401              -0.401 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391569710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.178               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.179               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.179               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.186               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.187               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.187               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 i_FPGA_clk  " "    0.271               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.304               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 i_VEL\[0\]  " "    0.479               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391569723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.820 " "Worst-case recovery slack is -0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820             -45.980 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -0.820             -45.980 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -0.693 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -0.693              -0.693 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391569731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.869               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.236               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    1.236               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391569739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -180.989 i_FPGA_clk  " "   -3.000            -180.989 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 CLK_DIV:c_P10_CLK\|clk  " "   -1.000             -96.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -94.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.000             -94.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.000             -54.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -44.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.000             -35.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -24.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -10.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731391569747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731391569747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731391574981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731391574982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391575096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:06:15 2024 " "Processing ended: Tue Nov 12 00:06:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391575096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391575096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391575096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731391575096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731391576119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731391576119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:06:16 2024 " "Processing started: Tue Nov 12 00:06:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731391576119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731391576119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica_10 -c Practica_10 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731391576119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731391576424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica_10.vo C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/simulation/questa/ simulation " "Generated file Practica_10.vo in folder \"C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731391576617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731391576642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 00:06:16 2024 " "Processing ended: Tue Nov 12 00:06:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731391576642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731391576642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731391576642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731391576642 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731391577307 ""}
