\doxysection{VREFBUF\+\_\+\+Type\+Def Struct Reference}
\label{struct_v_r_e_f_b_u_f___type_def}\index{VREFBUF\_TypeDef@{VREFBUF\_TypeDef}}


VREFBUF.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
VREFBUF. 

Definition at line \textbf{ 956} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{VREFBUF\_TypeDef@{VREFBUF\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!VREFBUF\_TypeDef@{VREFBUF\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

VREFBUF calibration and control register, Address offset\+: 0x04 

Definition at line \textbf{ 959} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{VREFBUF\_TypeDef@{VREFBUF\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!VREFBUF\_TypeDef@{VREFBUF\_TypeDef}}
\doxysubsubsection{CSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CSR}

VREFBUF control and status register, Address offset\+: 0x00 

Definition at line \textbf{ 958} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
