
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifconfig_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ac0 <.init>:
  401ac0:	stp	x29, x30, [sp, #-16]!
  401ac4:	mov	x29, sp
  401ac8:	bl	401fc0 <ferror@plt+0x60>
  401acc:	ldp	x29, x30, [sp], #16
  401ad0:	ret

Disassembly of section .plt:

0000000000401ae0 <memcpy@plt-0x20>:
  401ae0:	stp	x16, x30, [sp, #-16]!
  401ae4:	adrp	x16, 41f000 <argp_failure@@Base+0x15da8>
  401ae8:	ldr	x17, [x16, #4088]
  401aec:	add	x16, x16, #0xff8
  401af0:	br	x17
  401af4:	nop
  401af8:	nop
  401afc:	nop

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16]
  401b08:	add	x16, x16, #0x0
  401b0c:	br	x17

0000000000401b10 <memmove@plt>:
  401b10:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #8]
  401b18:	add	x16, x16, #0x8
  401b1c:	br	x17

0000000000401b20 <gai_strerror@plt>:
  401b20:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #16]
  401b28:	add	x16, x16, #0x10
  401b2c:	br	x17

0000000000401b30 <freeaddrinfo@plt>:
  401b30:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #24]
  401b38:	add	x16, x16, #0x18
  401b3c:	br	x17

0000000000401b40 <fwrite_unlocked@plt>:
  401b40:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #32]
  401b48:	add	x16, x16, #0x20
  401b4c:	br	x17

0000000000401b50 <strtoul@plt>:
  401b50:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #40]
  401b58:	add	x16, x16, #0x28
  401b5c:	br	x17

0000000000401b60 <strlen@plt>:
  401b60:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #48]
  401b68:	add	x16, x16, #0x30
  401b6c:	br	x17

0000000000401b70 <fputs@plt>:
  401b70:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #56]
  401b78:	add	x16, x16, #0x38
  401b7c:	br	x17

0000000000401b80 <exit@plt>:
  401b80:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #64]
  401b88:	add	x16, x16, #0x40
  401b8c:	br	x17

0000000000401b90 <error@plt>:
  401b90:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #72]
  401b98:	add	x16, x16, #0x48
  401b9c:	br	x17

0000000000401ba0 <flockfile@plt>:
  401ba0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #80]
  401ba8:	add	x16, x16, #0x50
  401bac:	br	x17

0000000000401bb0 <getnameinfo@plt>:
  401bb0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #88]
  401bb8:	add	x16, x16, #0x58
  401bbc:	br	x17

0000000000401bc0 <putc@plt>:
  401bc0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #96]
  401bc8:	add	x16, x16, #0x60
  401bcc:	br	x17

0000000000401bd0 <fputc@plt>:
  401bd0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #104]
  401bd8:	add	x16, x16, #0x68
  401bdc:	br	x17

0000000000401be0 <qsort@plt>:
  401be0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #112]
  401be8:	add	x16, x16, #0x70
  401bec:	br	x17

0000000000401bf0 <inet_ntoa@plt>:
  401bf0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #120]
  401bf8:	add	x16, x16, #0x78
  401bfc:	br	x17

0000000000401c00 <__ctype_tolower_loc@plt>:
  401c00:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #128]
  401c08:	add	x16, x16, #0x80
  401c0c:	br	x17

0000000000401c10 <fileno@plt>:
  401c10:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #136]
  401c18:	add	x16, x16, #0x88
  401c1c:	br	x17

0000000000401c20 <putc_unlocked@plt>:
  401c20:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #144]
  401c28:	add	x16, x16, #0x90
  401c2c:	br	x17

0000000000401c30 <fclose@plt>:
  401c30:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #152]
  401c38:	add	x16, x16, #0x98
  401c3c:	br	x17

0000000000401c40 <atoi@plt>:
  401c40:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #160]
  401c48:	add	x16, x16, #0xa0
  401c4c:	br	x17

0000000000401c50 <fopen@plt>:
  401c50:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #168]
  401c58:	add	x16, x16, #0xa8
  401c5c:	br	x17

0000000000401c60 <malloc@plt>:
  401c60:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #176]
  401c68:	add	x16, x16, #0xb0
  401c6c:	br	x17

0000000000401c70 <funlockfile@plt>:
  401c70:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #184]
  401c78:	add	x16, x16, #0xb8
  401c7c:	br	x17

0000000000401c80 <strncmp@plt>:
  401c80:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #192]
  401c88:	add	x16, x16, #0xc0
  401c8c:	br	x17

0000000000401c90 <__libc_start_main@plt>:
  401c90:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #200]
  401c98:	add	x16, x16, #0xc8
  401c9c:	br	x17

0000000000401ca0 <memset@plt>:
  401ca0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #208]
  401ca8:	add	x16, x16, #0xd0
  401cac:	br	x17

0000000000401cb0 <sleep@plt>:
  401cb0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #216]
  401cb8:	add	x16, x16, #0xd8
  401cbc:	br	x17

0000000000401cc0 <strerror_r@plt>:
  401cc0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #224]
  401cc8:	add	x16, x16, #0xe0
  401ccc:	br	x17

0000000000401cd0 <calloc@plt>:
  401cd0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #232]
  401cd8:	add	x16, x16, #0xe8
  401cdc:	br	x17

0000000000401ce0 <strcasecmp@plt>:
  401ce0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #240]
  401ce8:	add	x16, x16, #0xf0
  401cec:	br	x17

0000000000401cf0 <realloc@plt>:
  401cf0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #248]
  401cf8:	add	x16, x16, #0xf8
  401cfc:	br	x17

0000000000401d00 <strdup@plt>:
  401d00:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #256]
  401d08:	add	x16, x16, #0x100
  401d0c:	br	x17

0000000000401d10 <strerror@plt>:
  401d10:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #264]
  401d18:	add	x16, x16, #0x108
  401d1c:	br	x17

0000000000401d20 <close@plt>:
  401d20:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #272]
  401d28:	add	x16, x16, #0x110
  401d2c:	br	x17

0000000000401d30 <strrchr@plt>:
  401d30:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #280]
  401d38:	add	x16, x16, #0x118
  401d3c:	br	x17

0000000000401d40 <__gmon_start__@plt>:
  401d40:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #288]
  401d48:	add	x16, x16, #0x120
  401d4c:	br	x17

0000000000401d50 <abort@plt>:
  401d50:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #296]
  401d58:	add	x16, x16, #0x128
  401d5c:	br	x17

0000000000401d60 <strcmp@plt>:
  401d60:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #304]
  401d68:	add	x16, x16, #0x130
  401d6c:	br	x17

0000000000401d70 <__ctype_b_loc@plt>:
  401d70:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #312]
  401d78:	add	x16, x16, #0x138
  401d7c:	br	x17

0000000000401d80 <strtol@plt>:
  401d80:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #320]
  401d88:	add	x16, x16, #0x140
  401d8c:	br	x17

0000000000401d90 <fread@plt>:
  401d90:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #328]
  401d98:	add	x16, x16, #0x148
  401d9c:	br	x17

0000000000401da0 <getline@plt>:
  401da0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x17, [x16, #336]
  401da8:	add	x16, x16, #0x150
  401dac:	br	x17

0000000000401db0 <free@plt>:
  401db0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401db4:	ldr	x17, [x16, #344]
  401db8:	add	x16, x16, #0x158
  401dbc:	br	x17

0000000000401dc0 <strncasecmp@plt>:
  401dc0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401dc4:	ldr	x17, [x16, #352]
  401dc8:	add	x16, x16, #0x160
  401dcc:	br	x17

0000000000401dd0 <strndup@plt>:
  401dd0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401dd4:	ldr	x17, [x16, #360]
  401dd8:	add	x16, x16, #0x168
  401ddc:	br	x17

0000000000401de0 <strchr@plt>:
  401de0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401de4:	ldr	x17, [x16, #368]
  401de8:	add	x16, x16, #0x170
  401dec:	br	x17

0000000000401df0 <fwrite@plt>:
  401df0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401df4:	ldr	x17, [x16, #376]
  401df8:	add	x16, x16, #0x178
  401dfc:	br	x17

0000000000401e00 <socket@plt>:
  401e00:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e04:	ldr	x17, [x16, #384]
  401e08:	add	x16, x16, #0x180
  401e0c:	br	x17

0000000000401e10 <ftello@plt>:
  401e10:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e14:	ldr	x17, [x16, #392]
  401e18:	add	x16, x16, #0x188
  401e1c:	br	x17

0000000000401e20 <strcpy@plt>:
  401e20:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e24:	ldr	x17, [x16, #400]
  401e28:	add	x16, x16, #0x190
  401e2c:	br	x17

0000000000401e30 <getaddrinfo@plt>:
  401e30:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e34:	ldr	x17, [x16, #408]
  401e38:	add	x16, x16, #0x198
  401e3c:	br	x17

0000000000401e40 <memchr@plt>:
  401e40:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e44:	ldr	x17, [x16, #416]
  401e48:	add	x16, x16, #0x1a0
  401e4c:	br	x17

0000000000401e50 <inet_aton@plt>:
  401e50:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e54:	ldr	x17, [x16, #424]
  401e58:	add	x16, x16, #0x1a8
  401e5c:	br	x17

0000000000401e60 <__fxstat@plt>:
  401e60:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e64:	ldr	x17, [x16, #432]
  401e68:	add	x16, x16, #0x1b0
  401e6c:	br	x17

0000000000401e70 <if_nametoindex@plt>:
  401e70:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e74:	ldr	x17, [x16, #440]
  401e78:	add	x16, x16, #0x1b8
  401e7c:	br	x17

0000000000401e80 <strchrnul@plt>:
  401e80:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e84:	ldr	x17, [x16, #448]
  401e88:	add	x16, x16, #0x1c0
  401e8c:	br	x17

0000000000401e90 <strstr@plt>:
  401e90:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401e94:	ldr	x17, [x16, #456]
  401e98:	add	x16, x16, #0x1c8
  401e9c:	br	x17

0000000000401ea0 <__isoc99_sscanf@plt>:
  401ea0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ea4:	ldr	x17, [x16, #464]
  401ea8:	add	x16, x16, #0x1d0
  401eac:	br	x17

0000000000401eb0 <vsnprintf@plt>:
  401eb0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401eb4:	ldr	x17, [x16, #472]
  401eb8:	add	x16, x16, #0x1d8
  401ebc:	br	x17

0000000000401ec0 <fputs_unlocked@plt>:
  401ec0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ec4:	ldr	x17, [x16, #480]
  401ec8:	add	x16, x16, #0x1e0
  401ecc:	br	x17

0000000000401ed0 <strncpy@plt>:
  401ed0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ed4:	ldr	x17, [x16, #488]
  401ed8:	add	x16, x16, #0x1e8
  401edc:	br	x17

0000000000401ee0 <vfprintf@plt>:
  401ee0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ee4:	ldr	x17, [x16, #496]
  401ee8:	add	x16, x16, #0x1f0
  401eec:	br	x17

0000000000401ef0 <printf@plt>:
  401ef0:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401ef4:	ldr	x17, [x16, #504]
  401ef8:	add	x16, x16, #0x1f8
  401efc:	br	x17

0000000000401f00 <__assert_fail@plt>:
  401f00:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f04:	ldr	x17, [x16, #512]
  401f08:	add	x16, x16, #0x200
  401f0c:	br	x17

0000000000401f10 <__errno_location@plt>:
  401f10:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f14:	ldr	x17, [x16, #520]
  401f18:	add	x16, x16, #0x208
  401f1c:	br	x17

0000000000401f20 <getenv@plt>:
  401f20:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f24:	ldr	x17, [x16, #528]
  401f28:	add	x16, x16, #0x210
  401f2c:	br	x17

0000000000401f30 <putchar@plt>:
  401f30:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f34:	ldr	x17, [x16, #536]
  401f38:	add	x16, x16, #0x218
  401f3c:	br	x17

0000000000401f40 <fprintf@plt>:
  401f40:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f44:	ldr	x17, [x16, #544]
  401f48:	add	x16, x16, #0x220
  401f4c:	br	x17

0000000000401f50 <ioctl@plt>:
  401f50:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f54:	ldr	x17, [x16, #552]
  401f58:	add	x16, x16, #0x228
  401f5c:	br	x17

0000000000401f60 <ferror@plt>:
  401f60:	adrp	x16, 420000 <memcpy@GLIBC_2.17>
  401f64:	ldr	x17, [x16, #560]
  401f68:	add	x16, x16, #0x230
  401f6c:	br	x17

Disassembly of section .text:

0000000000401f70 <argp_parse@@Base-0x4ee0>:
  401f70:	mov	x29, #0x0                   	// #0
  401f74:	mov	x30, #0x0                   	// #0
  401f78:	mov	x5, x0
  401f7c:	ldr	x1, [sp]
  401f80:	add	x2, sp, #0x8
  401f84:	mov	x6, sp
  401f88:	movz	x0, #0x0, lsl #48
  401f8c:	movk	x0, #0x0, lsl #32
  401f90:	movk	x0, #0x40, lsl #16
  401f94:	movk	x0, #0x207c
  401f98:	movz	x3, #0x0, lsl #48
  401f9c:	movk	x3, #0x0, lsl #32
  401fa0:	movk	x3, #0x40, lsl #16
  401fa4:	movk	x3, #0xc858
  401fa8:	movz	x4, #0x0, lsl #48
  401fac:	movk	x4, #0x0, lsl #32
  401fb0:	movk	x4, #0x40, lsl #16
  401fb4:	movk	x4, #0xc8d8
  401fb8:	bl	401c90 <__libc_start_main@plt>
  401fbc:	bl	401d50 <abort@plt>
  401fc0:	adrp	x0, 41f000 <argp_failure@@Base+0x15da8>
  401fc4:	ldr	x0, [x0, #4064]
  401fc8:	cbz	x0, 401fd0 <ferror@plt+0x70>
  401fcc:	b	401d40 <__gmon_start__@plt>
  401fd0:	ret
  401fd4:	nop
  401fd8:	adrp	x0, 421000 <argp_failure@@Base+0x17da8>
  401fdc:	add	x0, x0, #0x470
  401fe0:	adrp	x1, 421000 <argp_failure@@Base+0x17da8>
  401fe4:	add	x1, x1, #0x470
  401fe8:	cmp	x1, x0
  401fec:	b.eq	402004 <ferror@plt+0xa4>  // b.none
  401ff0:	adrp	x1, 40c000 <argp_failure@@Base+0x2da8>
  401ff4:	ldr	x1, [x1, #2312]
  401ff8:	cbz	x1, 402004 <ferror@plt+0xa4>
  401ffc:	mov	x16, x1
  402000:	br	x16
  402004:	ret
  402008:	adrp	x0, 421000 <argp_failure@@Base+0x17da8>
  40200c:	add	x0, x0, #0x470
  402010:	adrp	x1, 421000 <argp_failure@@Base+0x17da8>
  402014:	add	x1, x1, #0x470
  402018:	sub	x1, x1, x0
  40201c:	lsr	x2, x1, #63
  402020:	add	x1, x2, x1, asr #3
  402024:	cmp	xzr, x1, asr #1
  402028:	asr	x1, x1, #1
  40202c:	b.eq	402044 <ferror@plt+0xe4>  // b.none
  402030:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402034:	ldr	x2, [x2, #2320]
  402038:	cbz	x2, 402044 <ferror@plt+0xe4>
  40203c:	mov	x16, x2
  402040:	br	x16
  402044:	ret
  402048:	stp	x29, x30, [sp, #-32]!
  40204c:	mov	x29, sp
  402050:	str	x19, [sp, #16]
  402054:	adrp	x19, 421000 <argp_failure@@Base+0x17da8>
  402058:	ldrb	w0, [x19, #1168]
  40205c:	cbnz	w0, 40206c <ferror@plt+0x10c>
  402060:	bl	401fd8 <ferror@plt+0x78>
  402064:	mov	w0, #0x1                   	// #1
  402068:	strb	w0, [x19, #1168]
  40206c:	ldr	x19, [sp, #16]
  402070:	ldp	x29, x30, [sp], #32
  402074:	ret
  402078:	b	402008 <ferror@plt+0xa8>
  40207c:	stp	x29, x30, [sp, #-96]!
  402080:	stp	x26, x25, [sp, #32]
  402084:	stp	x24, x23, [sp, #48]
  402088:	stp	x22, x21, [sp, #64]
  40208c:	stp	x20, x19, [sp, #80]
  402090:	ldr	x8, [x1]
  402094:	mov	w20, w0
  402098:	str	x27, [sp, #16]
  40209c:	mov	x29, sp
  4020a0:	mov	x0, x8
  4020a4:	mov	x19, x1
  4020a8:	bl	408028 <argp_usage@@Base+0x190>
  4020ac:	mov	w0, w20
  4020b0:	mov	x1, x19
  4020b4:	bl	4037b8 <ferror@plt+0x1858>
  4020b8:	mov	w0, #0x2                   	// #2
  4020bc:	mov	w1, #0x1                   	// #1
  4020c0:	mov	w2, wzr
  4020c4:	bl	401e00 <socket@plt>
  4020c8:	tbnz	w0, #31, 4021a0 <ferror@plt+0x240>
  4020cc:	adrp	x24, 421000 <argp_failure@@Base+0x17da8>
  4020d0:	ldr	w8, [x24, #1448]
  4020d4:	mov	w19, w0
  4020d8:	adrp	x23, 421000 <argp_failure@@Base+0x17da8>
  4020dc:	mov	w20, wzr
  4020e0:	cmp	w8, #0x1
  4020e4:	b.lt	402164 <ferror@plt+0x204>  // b.tstop
  4020e8:	adrp	x25, 421000 <argp_failure@@Base+0x17da8>
  4020ec:	ldr	x21, [x25, #1432]
  4020f0:	adrp	x22, 40c000 <argp_failure@@Base+0x2da8>
  4020f4:	mov	w26, #0x58                  	// #88
  4020f8:	add	x22, x22, #0xa59
  4020fc:	b	40212c <ferror@plt+0x1cc>
  402100:	mov	w0, w19
  402104:	mov	x1, x21
  402108:	bl	402c68 <ferror@plt+0xd08>
  40210c:	mov	w20, w0
  402110:	cbnz	w0, 402164 <ferror@plt+0x204>
  402114:	ldr	x8, [x25, #1432]
  402118:	ldrsw	x9, [x24, #1448]
  40211c:	add	x21, x21, #0x58
  402120:	madd	x8, x9, x26, x8
  402124:	cmp	x21, x8
  402128:	b.cs	402164 <ferror@plt+0x204>  // b.hs, b.nlast
  40212c:	ldr	w8, [x23, #1476]
  402130:	cbz	w8, 402100 <ferror@plt+0x1a0>
  402134:	ldr	x0, [x21]
  402138:	bl	401e70 <if_nametoindex@plt>
  40213c:	cbz	w0, 402114 <ferror@plt+0x1b4>
  402140:	add	w27, w20, #0x1
  402144:	cbz	w20, 402150 <ferror@plt+0x1f0>
  402148:	mov	w0, #0x20                  	// #32
  40214c:	bl	401f30 <putchar@plt>
  402150:	ldr	x1, [x21]
  402154:	mov	x0, x22
  402158:	bl	401ef0 <printf@plt>
  40215c:	mov	w20, w27
  402160:	b	402114 <ferror@plt+0x1b4>
  402164:	cbz	w20, 402178 <ferror@plt+0x218>
  402168:	ldr	w8, [x23, #1476]
  40216c:	cbz	w8, 402178 <ferror@plt+0x218>
  402170:	mov	w0, #0xa                   	// #10
  402174:	bl	401f30 <putchar@plt>
  402178:	mov	w0, w19
  40217c:	bl	401d20 <close@plt>
  402180:	mov	w0, w20
  402184:	ldp	x20, x19, [sp, #80]
  402188:	ldp	x22, x21, [sp, #64]
  40218c:	ldp	x24, x23, [sp, #48]
  402190:	ldp	x26, x25, [sp, #32]
  402194:	ldr	x27, [sp, #16]
  402198:	ldp	x29, x30, [sp], #96
  40219c:	ret
  4021a0:	bl	401f10 <__errno_location@plt>
  4021a4:	ldr	w1, [x0]
  4021a8:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  4021ac:	add	x2, x2, #0x918
  4021b0:	mov	w0, wzr
  4021b4:	bl	401b90 <error@plt>
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	bl	401b80 <exit@plt>
  4021c0:	stp	x29, x30, [sp, #-96]!
  4021c4:	stp	x20, x19, [sp, #80]
  4021c8:	adrp	x19, 420000 <argp_failure@@Base+0x16da8>
  4021cc:	ldr	x8, [x19, #584]
  4021d0:	stp	x24, x23, [sp, #48]
  4021d4:	mov	x20, x0
  4021d8:	mov	x24, xzr
  4021dc:	stp	x28, x27, [sp, #16]
  4021e0:	stp	x26, x25, [sp, #32]
  4021e4:	stp	x22, x21, [sp, #64]
  4021e8:	mov	x29, sp
  4021ec:	cbz	x8, 402220 <ferror@plt+0x2c0>
  4021f0:	adrp	x21, 420000 <argp_failure@@Base+0x16da8>
  4021f4:	add	x21, x21, #0x258
  4021f8:	b	402204 <ferror@plt+0x2a4>
  4021fc:	ldr	x8, [x21], #16
  402200:	cbz	x8, 402220 <ferror@plt+0x2c0>
  402204:	ldur	w9, [x21, #-4]
  402208:	cbnz	w9, 4021fc <ferror@plt+0x29c>
  40220c:	mov	x0, x8
  402210:	bl	401b60 <strlen@plt>
  402214:	add	x8, x24, x0
  402218:	add	x24, x8, #0x1
  40221c:	b	4021fc <ferror@plt+0x29c>
  402220:	add	x0, x24, #0xa0
  402224:	bl	4086d4 <argp_usage@@Base+0x83c>
  402228:	ldr	x8, [x19, #584]
  40222c:	mov	x19, x0
  402230:	mov	x21, xzr
  402234:	cbz	x8, 4022d4 <ferror@plt+0x374>
  402238:	adrp	x26, 420000 <argp_failure@@Base+0x16da8>
  40223c:	adrp	x22, 40c000 <argp_failure@@Base+0x2da8>
  402240:	add	x25, x19, #0xa0
  402244:	add	x26, x26, #0x248
  402248:	mov	w27, #0x48                  	// #72
  40224c:	add	x22, x22, #0x9a8
  402250:	b	402264 <ferror@plt+0x304>
  402254:	strb	wzr, [x25], #1
  402258:	mov	x21, x28
  40225c:	ldr	x8, [x26, #16]!
  402260:	cbz	x8, 4022d4 <ferror@plt+0x374>
  402264:	ldr	w8, [x26, #12]
  402268:	cbnz	w8, 40225c <ferror@plt+0x2fc>
  40226c:	ldrb	w8, [x26, #8]
  402270:	tst	w8, w27
  402274:	b.ne	40225c <ferror@plt+0x2fc>  // b.any
  402278:	ldr	x23, [x26]
  40227c:	mov	w2, #0x2                   	// #2
  402280:	mov	x1, x22
  402284:	add	x28, x21, #0x1
  402288:	mov	x0, x23
  40228c:	str	x25, [x19, x21, lsl #3]
  402290:	bl	401c80 <strncmp@plt>
  402294:	cmp	w0, #0x0
  402298:	cset	w8, eq  // eq = none
  40229c:	lsl	x8, x8, #1
  4022a0:	ldrb	w21, [x23, x8]
  4022a4:	add	x8, x23, #0x2
  4022a8:	csel	x23, x8, x23, eq  // eq = none
  4022ac:	cbz	w21, 402254 <ferror@plt+0x2f4>
  4022b0:	bl	401c00 <__ctype_tolower_loc@plt>
  4022b4:	add	x8, x23, #0x1
  4022b8:	ldr	x9, [x0]
  4022bc:	and	x10, x21, #0xff
  4022c0:	ldr	w9, [x9, x10, lsl #2]
  4022c4:	strb	w9, [x25], #1
  4022c8:	ldrb	w21, [x8], #1
  4022cc:	cbnz	w21, 4022b8 <ferror@plt+0x358>
  4022d0:	b	402254 <ferror@plt+0x2f4>
  4022d4:	adrp	x3, 402000 <ferror@plt+0xa0>
  4022d8:	add	x3, x3, #0x3e8
  4022dc:	mov	w2, #0x8                   	// #8
  4022e0:	mov	x0, x19
  4022e4:	mov	x1, x21
  4022e8:	bl	401be0 <qsort@plt>
  4022ec:	add	x22, x24, x21, lsl #1
  4022f0:	cbz	x20, 402300 <ferror@plt+0x3a0>
  4022f4:	mov	x0, x20
  4022f8:	bl	401b60 <strlen@plt>
  4022fc:	add	x22, x0, x22
  402300:	add	x0, x22, #0x24
  402304:	bl	4086d4 <argp_usage@@Base+0x83c>
  402308:	mov	x22, x0
  40230c:	mov	x23, x0
  402310:	cbz	x20, 40232c <ferror@plt+0x3cc>
  402314:	mov	x0, x22
  402318:	mov	x1, x20
  40231c:	bl	401e20 <strcpy@plt>
  402320:	mov	x0, x20
  402324:	bl	401b60 <strlen@plt>
  402328:	add	x23, x22, x0
  40232c:	cbz	x21, 4023a0 <ferror@plt+0x440>
  402330:	mov	x25, xzr
  402334:	mov	w26, #0x202c                	// #8236
  402338:	b	402348 <ferror@plt+0x3e8>
  40233c:	add	x25, x25, #0x1
  402340:	cmp	x21, x25
  402344:	b.eq	4023a0 <ferror@plt+0x440>  // b.none
  402348:	cbz	x25, 402370 <ferror@plt+0x410>
  40234c:	add	x8, x19, x25, lsl #3
  402350:	ldp	x20, x24, [x8, #-8]
  402354:	mov	x0, x20
  402358:	bl	401b60 <strlen@plt>
  40235c:	mov	x2, x0
  402360:	mov	x0, x20
  402364:	mov	x1, x24
  402368:	bl	401c80 <strncmp@plt>
  40236c:	cbz	w0, 40233c <ferror@plt+0x3dc>
  402370:	lsl	x20, x25, #3
  402374:	ldr	x1, [x19, x20]
  402378:	mov	x0, x23
  40237c:	bl	401e20 <strcpy@plt>
  402380:	ldr	x0, [x19, x20]
  402384:	bl	401b60 <strlen@plt>
  402388:	add	x8, x25, #0x1
  40238c:	cmp	x8, x21
  402390:	add	x23, x23, x0
  402394:	b.cs	40233c <ferror@plt+0x3dc>  // b.hs, b.nlast
  402398:	strh	w26, [x23], #2
  40239c:	b	40233c <ferror@plt+0x3dc>
  4023a0:	adrp	x8, 40c000 <argp_failure@@Base+0x2da8>
  4023a4:	add	x8, x8, #0x9ab
  4023a8:	ldp	q1, q0, [x8]
  4023ac:	mov	w8, #0x7463                	// #29795
  4023b0:	movk	w8, #0x2e, lsl #16
  4023b4:	mov	x0, x19
  4023b8:	str	w8, [x23, #32]
  4023bc:	stp	q1, q0, [x23]
  4023c0:	strb	wzr, [x23, #35]
  4023c4:	bl	401db0 <free@plt>
  4023c8:	mov	x0, x22
  4023cc:	ldp	x20, x19, [sp, #80]
  4023d0:	ldp	x22, x21, [sp, #64]
  4023d4:	ldp	x24, x23, [sp, #48]
  4023d8:	ldp	x26, x25, [sp, #32]
  4023dc:	ldp	x28, x27, [sp, #16]
  4023e0:	ldp	x29, x30, [sp], #96
  4023e4:	ret
  4023e8:	stp	x29, x30, [sp, #-16]!
  4023ec:	ldr	x0, [x0]
  4023f0:	ldr	x1, [x1]
  4023f4:	mov	x29, sp
  4023f8:	bl	401d60 <strcmp@plt>
  4023fc:	ldp	x29, x30, [sp], #16
  402400:	ret
  402404:	stp	x29, x30, [sp, #-64]!
  402408:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  40240c:	stp	x22, x21, [sp, #32]
  402410:	ldr	x22, [x8, #584]
  402414:	str	x23, [sp, #16]
  402418:	stp	x20, x19, [sp, #48]
  40241c:	mov	x29, sp
  402420:	cbz	x22, 4024a4 <ferror@plt+0x544>
  402424:	adrp	x23, 420000 <argp_failure@@Base+0x16da8>
  402428:	mov	x19, x1
  40242c:	add	x23, x23, #0x248
  402430:	b	40243c <ferror@plt+0x4dc>
  402434:	ldr	x22, [x23, #16]!
  402438:	cbz	x22, 4024a4 <ferror@plt+0x544>
  40243c:	ldr	w8, [x23, #8]
  402440:	cmp	w8, w0
  402444:	b.ne	402434 <ferror@plt+0x4d4>  // b.any
  402448:	ldr	w8, [x23, #12]
  40244c:	cbnz	w8, 402434 <ferror@plt+0x4d4>
  402450:	cbz	x19, 402494 <ferror@plt+0x534>
  402454:	ldr	x20, [x23]
  402458:	mov	x0, x19
  40245c:	mov	x1, x20
  402460:	bl	401e90 <strstr@plt>
  402464:	cbz	x0, 402494 <ferror@plt+0x534>
  402468:	ldurb	w8, [x0, #-1]
  40246c:	mov	x21, x0
  402470:	cmp	w8, #0x3a
  402474:	b.ne	402494 <ferror@plt+0x534>  // b.any
  402478:	mov	x0, x20
  40247c:	bl	401b60 <strlen@plt>
  402480:	ldrb	w8, [x21, x0]
  402484:	cmp	w8, #0x3a
  402488:	b.ne	402494 <ferror@plt+0x534>  // b.any
  40248c:	ldr	x8, [x23, #16]!
  402490:	cbnz	x8, 402454 <ferror@plt+0x4f4>
  402494:	ldr	x8, [x23]
  402498:	cmp	x8, #0x0
  40249c:	csel	x0, x22, x8, eq  // eq = none
  4024a0:	b	4024a8 <ferror@plt+0x548>
  4024a4:	mov	x0, xzr
  4024a8:	ldp	x20, x19, [sp, #48]
  4024ac:	ldp	x22, x21, [sp, #32]
  4024b0:	ldr	x23, [sp, #16]
  4024b4:	ldp	x29, x30, [sp], #64
  4024b8:	ret
  4024bc:	stp	x29, x30, [sp, #-64]!
  4024c0:	str	x23, [sp, #16]
  4024c4:	stp	x22, x21, [sp, #32]
  4024c8:	stp	x20, x19, [sp, #48]
  4024cc:	mov	x19, x2
  4024d0:	mov	x21, x1
  4024d4:	subs	x23, x1, #0x2
  4024d8:	mov	x20, x0
  4024dc:	mov	x29, sp
  4024e0:	b.cc	402500 <ferror@plt+0x5a0>  // b.lo, b.ul, b.last
  4024e4:	ldrb	w8, [x20]
  4024e8:	cmp	w8, #0x2d
  4024ec:	b.ne	402500 <ferror@plt+0x5a0>  // b.any
  4024f0:	add	x20, x20, #0x1
  4024f4:	sub	x21, x21, #0x1
  4024f8:	mov	w22, #0x1                   	// #1
  4024fc:	b	402534 <ferror@plt+0x5d4>
  402500:	cmp	x21, #0x3
  402504:	b.cc	402520 <ferror@plt+0x5c0>  // b.lo, b.ul, b.last
  402508:	adrp	x1, 40c000 <argp_failure@@Base+0x2da8>
  40250c:	add	x1, x1, #0x9a8
  402510:	mov	w2, #0x2                   	// #2
  402514:	mov	x0, x20
  402518:	bl	401dc0 <strncasecmp@plt>
  40251c:	cbz	w0, 402528 <ferror@plt+0x5c8>
  402520:	mov	w22, wzr
  402524:	b	402534 <ferror@plt+0x5d4>
  402528:	add	x20, x20, #0x2
  40252c:	mov	w22, #0x1                   	// #1
  402530:	mov	x21, x23
  402534:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  402538:	ldr	x0, [x8, #584]
  40253c:	cbz	x0, 402574 <ferror@plt+0x614>
  402540:	adrp	x23, 420000 <argp_failure@@Base+0x16da8>
  402544:	add	x23, x23, #0x258
  402548:	mov	x1, x20
  40254c:	mov	x2, x21
  402550:	bl	401dc0 <strncasecmp@plt>
  402554:	cbz	w0, 402564 <ferror@plt+0x604>
  402558:	ldr	x0, [x23], #16
  40255c:	cbnz	x0, 402548 <ferror@plt+0x5e8>
  402560:	b	402574 <ferror@plt+0x614>
  402564:	ldur	w8, [x23, #-4]
  402568:	eor	w8, w8, w22
  40256c:	str	w8, [x19]
  402570:	ldur	w0, [x23, #-8]
  402574:	ldp	x20, x19, [sp, #48]
  402578:	ldp	x22, x21, [sp, #32]
  40257c:	ldr	x23, [sp, #16]
  402580:	ldp	x29, x30, [sp], #64
  402584:	ret
  402588:	stp	x29, x30, [sp, #-32]!
  40258c:	stp	x20, x19, [sp, #16]
  402590:	mov	x29, sp
  402594:	mov	x19, x1
  402598:	mov	x20, x0
  40259c:	bl	401b60 <strlen@plt>
  4025a0:	mov	x1, x0
  4025a4:	mov	x0, x20
  4025a8:	mov	x2, x19
  4025ac:	bl	4024bc <ferror@plt+0x55c>
  4025b0:	ldp	x20, x19, [sp, #16]
  4025b4:	ldp	x29, x30, [sp], #32
  4025b8:	ret
  4025bc:	subs	x8, x2, #0x1
  4025c0:	b.eq	4025f8 <ferror@plt+0x698>  // b.none
  4025c4:	adrp	x9, 40c000 <argp_failure@@Base+0x2da8>
  4025c8:	add	x9, x9, #0x9d8
  4025cc:	b	4025d8 <ferror@plt+0x678>
  4025d0:	add	x9, x9, #0x8
  4025d4:	cbz	x8, 4025f8 <ferror@plt+0x698>
  4025d8:	ldur	w10, [x9, #-4]
  4025dc:	cbz	w10, 4025f8 <ferror@plt+0x698>
  4025e0:	tst	w10, w0
  4025e4:	b.eq	4025d0 <ferror@plt+0x670>  // b.none
  4025e8:	ldr	w10, [x9]
  4025ec:	sub	x8, x8, #0x1
  4025f0:	strb	w10, [x1], #1
  4025f4:	b	4025d0 <ferror@plt+0x670>
  4025f8:	strb	wzr, [x1]
  4025fc:	ret
  402600:	stp	x29, x30, [sp, #-96]!
  402604:	cmp	w0, #0x0
  402608:	stp	x22, x21, [sp, #64]
  40260c:	stp	x20, x19, [sp, #80]
  402610:	mov	w21, w2
  402614:	mov	w20, w0
  402618:	cset	w8, ne  // ne = any
  40261c:	str	x27, [sp, #16]
  402620:	stp	x26, x25, [sp, #32]
  402624:	stp	x24, x23, [sp, #48]
  402628:	mov	x29, sp
  40262c:	cbz	w0, 4026ac <ferror@plt+0x74c>
  402630:	adrp	x24, 40c000 <argp_failure@@Base+0x2da8>
  402634:	mov	x22, x1
  402638:	mov	w19, wzr
  40263c:	and	w23, w21, #0xff
  402640:	mov	w27, #0x1                   	// #1
  402644:	add	x24, x24, #0xa59
  402648:	mov	w25, #0x1                   	// #1
  40264c:	tst	w20, w25
  402650:	b.eq	402690 <ferror@plt+0x730>  // b.none
  402654:	mov	w0, w25
  402658:	mov	x1, x22
  40265c:	bl	402404 <ferror@plt+0x4a4>
  402660:	cbz	x0, 402690 <ferror@plt+0x730>
  402664:	mov	x26, x0
  402668:	cbnz	w27, 402678 <ferror@plt+0x718>
  40266c:	mov	w0, w23
  402670:	bl	401f30 <putchar@plt>
  402674:	add	w19, w19, #0x1
  402678:	mov	x0, x24
  40267c:	mov	x1, x26
  402680:	bl	401ef0 <printf@plt>
  402684:	mov	w27, wzr
  402688:	add	w19, w0, w19
  40268c:	bic	w20, w20, w25
  402690:	cmp	w20, #0x0
  402694:	lsl	w25, w25, #1
  402698:	cset	w8, ne  // ne = any
  40269c:	cbz	w25, 4026a4 <ferror@plt+0x744>
  4026a0:	cbnz	w20, 40264c <ferror@plt+0x6ec>
  4026a4:	cbnz	w8, 4026b8 <ferror@plt+0x758>
  4026a8:	b	4026dc <ferror@plt+0x77c>
  4026ac:	mov	w19, wzr
  4026b0:	mov	w27, #0x1                   	// #1
  4026b4:	cbz	w8, 4026dc <ferror@plt+0x77c>
  4026b8:	cbnz	w27, 4026c8 <ferror@plt+0x768>
  4026bc:	and	w0, w21, #0xff
  4026c0:	bl	401f30 <putchar@plt>
  4026c4:	add	w19, w19, #0x1
  4026c8:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  4026cc:	add	x0, x0, #0x9cf
  4026d0:	mov	w1, w20
  4026d4:	bl	401ef0 <printf@plt>
  4026d8:	add	w19, w0, w19
  4026dc:	mov	w0, w19
  4026e0:	ldp	x20, x19, [sp, #80]
  4026e4:	ldp	x22, x21, [sp, #64]
  4026e8:	ldp	x24, x23, [sp, #48]
  4026ec:	ldp	x26, x25, [sp, #32]
  4026f0:	ldr	x27, [sp, #16]
  4026f4:	ldp	x29, x30, [sp], #96
  4026f8:	ret
  4026fc:	sub	sp, sp, #0x80
  402700:	stp	x20, x19, [sp, #112]
  402704:	mov	x20, x2
  402708:	stp	x22, x21, [sp, #96]
  40270c:	mov	x19, x1
  402710:	mov	w21, w0
  402714:	movi	v0.2d, #0x0
  402718:	mov	w8, #0x2                   	// #2
  40271c:	add	x2, sp, #0x10
  402720:	add	x3, sp, #0x8
  402724:	mov	x0, x20
  402728:	mov	x1, xzr
  40272c:	stp	x29, x30, [sp, #80]
  402730:	add	x29, sp, #0x50
  402734:	stp	q0, q0, [sp, #16]
  402738:	str	q0, [sp, #48]
  40273c:	str	w8, [sp, #20]
  402740:	bl	401e30 <getaddrinfo@plt>
  402744:	cbz	w0, 40276c <ferror@plt+0x80c>
  402748:	bl	401b20 <gai_strerror@plt>
  40274c:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402750:	mov	x4, x0
  402754:	add	x2, x2, #0xa44
  402758:	mov	w0, wzr
  40275c:	mov	w1, wzr
  402760:	mov	x3, x20
  402764:	bl	401b90 <error@plt>
  402768:	b	4027a8 <ferror@plt+0x848>
  40276c:	ldr	x8, [sp, #8]
  402770:	cbz	x8, 402788 <ferror@plt+0x828>
  402774:	ldr	w9, [x8, #4]
  402778:	cmp	w9, #0x2
  40277c:	b.eq	4027c0 <ferror@plt+0x860>  // b.none
  402780:	ldr	x8, [x8, #40]
  402784:	cbnz	x8, 402774 <ferror@plt+0x814>
  402788:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  40278c:	add	x2, x2, #0xa5c
  402790:	mov	w0, wzr
  402794:	mov	w1, wzr
  402798:	mov	x3, x20
  40279c:	bl	401b90 <error@plt>
  4027a0:	ldr	x0, [sp, #8]
  4027a4:	bl	401b30 <freeaddrinfo@plt>
  4027a8:	mov	w0, #0xffffffff            	// #-1
  4027ac:	ldp	x20, x19, [sp, #112]
  4027b0:	ldp	x22, x21, [sp, #96]
  4027b4:	ldp	x29, x30, [sp, #80]
  4027b8:	add	sp, sp, #0x80
  4027bc:	ret
  4027c0:	ldr	x0, [x8, #24]
  4027c4:	ldr	w1, [x8, #16]
  4027c8:	sub	x2, x29, #0x10
  4027cc:	mov	w3, #0x10                  	// #16
  4027d0:	mov	w6, #0x1                   	// #1
  4027d4:	mov	x4, xzr
  4027d8:	mov	w5, wzr
  4027dc:	bl	401bb0 <getnameinfo@plt>
  4027e0:	ldr	x8, [sp, #8]
  4027e4:	mov	w22, w0
  4027e8:	mov	x0, x8
  4027ec:	bl	401b30 <freeaddrinfo@plt>
  4027f0:	cbz	w22, 4027fc <ferror@plt+0x89c>
  4027f4:	mov	w0, w22
  4027f8:	b	402748 <ferror@plt+0x7e8>
  4027fc:	mov	w8, #0x2                   	// #2
  402800:	add	x1, x19, #0x14
  402804:	sub	x0, x29, #0x10
  402808:	strh	w8, [x19, #16]
  40280c:	bl	401e50 <inet_aton@plt>
  402810:	cbz	w0, 402858 <ferror@plt+0x8f8>
  402814:	mov	w1, #0x8916                	// #35094
  402818:	mov	w0, w21
  40281c:	mov	x2, x19
  402820:	bl	408950 <argp_usage@@Base+0xab8>
  402824:	tbnz	w0, #31, 40286c <ferror@plt+0x90c>
  402828:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40282c:	ldr	w8, [x8, #1472]
  402830:	cbz	w8, 402850 <ferror@plt+0x8f0>
  402834:	ldr	w0, [x19, #20]
  402838:	bl	401bf0 <inet_ntoa@plt>
  40283c:	mov	x2, x0
  402840:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  402844:	add	x0, x0, #0xab5
  402848:	mov	x1, x19
  40284c:	bl	401ef0 <printf@plt>
  402850:	mov	w0, wzr
  402854:	b	4027ac <ferror@plt+0x84c>
  402858:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  40285c:	add	x2, x2, #0xa83
  402860:	sub	x3, x29, #0x10
  402864:	mov	w1, wzr
  402868:	b	402888 <ferror@plt+0x928>
  40286c:	bl	401f10 <__errno_location@plt>
  402870:	ldr	w1, [x0]
  402874:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402878:	adrp	x3, 40c000 <argp_failure@@Base+0x2da8>
  40287c:	add	x2, x2, #0xa9f
  402880:	add	x3, x3, #0xaa9
  402884:	mov	w0, wzr
  402888:	bl	401b90 <error@plt>
  40288c:	b	4027a8 <ferror@plt+0x848>
  402890:	stp	x29, x30, [sp, #-48]!
  402894:	mov	w8, #0x2                   	// #2
  402898:	str	x21, [sp, #16]
  40289c:	stp	x20, x19, [sp, #32]
  4028a0:	mov	x19, x1
  4028a4:	mov	w21, w0
  4028a8:	strh	w8, [x1, #16]
  4028ac:	add	x1, x1, #0x14
  4028b0:	mov	x0, x2
  4028b4:	mov	x29, sp
  4028b8:	mov	x20, x2
  4028bc:	bl	401e50 <inet_aton@plt>
  4028c0:	cbz	w0, 402908 <ferror@plt+0x9a8>
  4028c4:	mov	w1, #0x891c                	// #35100
  4028c8:	mov	w0, w21
  4028cc:	mov	x2, x19
  4028d0:	bl	408950 <argp_usage@@Base+0xab8>
  4028d4:	tbnz	w0, #31, 40291c <ferror@plt+0x9bc>
  4028d8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4028dc:	ldr	w8, [x8, #1472]
  4028e0:	cbz	w8, 402900 <ferror@plt+0x9a0>
  4028e4:	ldr	w0, [x19, #20]
  4028e8:	bl	401bf0 <inet_ntoa@plt>
  4028ec:	mov	x2, x0
  4028f0:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  4028f4:	add	x0, x0, #0xaea
  4028f8:	mov	x1, x19
  4028fc:	bl	401ef0 <printf@plt>
  402900:	mov	w0, wzr
  402904:	b	402940 <ferror@plt+0x9e0>
  402908:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  40290c:	add	x2, x2, #0xa83
  402910:	mov	w1, wzr
  402914:	mov	x3, x20
  402918:	b	402938 <ferror@plt+0x9d8>
  40291c:	bl	401f10 <__errno_location@plt>
  402920:	ldr	w1, [x0]
  402924:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402928:	adrp	x3, 40c000 <argp_failure@@Base+0x2da8>
  40292c:	add	x2, x2, #0xa9f
  402930:	add	x3, x3, #0xadb
  402934:	mov	w0, wzr
  402938:	bl	401b90 <error@plt>
  40293c:	mov	w0, #0xffffffff            	// #-1
  402940:	ldp	x20, x19, [sp, #32]
  402944:	ldr	x21, [sp, #16]
  402948:	ldp	x29, x30, [sp], #48
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-48]!
  402954:	mov	w8, #0x2                   	// #2
  402958:	str	x21, [sp, #16]
  40295c:	stp	x20, x19, [sp, #32]
  402960:	mov	x19, x1
  402964:	mov	w21, w0
  402968:	strh	w8, [x1, #16]
  40296c:	add	x1, x1, #0x14
  402970:	mov	x0, x2
  402974:	mov	x29, sp
  402978:	mov	x20, x2
  40297c:	bl	401e50 <inet_aton@plt>
  402980:	cbz	w0, 4029c8 <ferror@plt+0xa68>
  402984:	mov	w1, #0x8918                	// #35096
  402988:	mov	w0, w21
  40298c:	mov	x2, x19
  402990:	bl	408950 <argp_usage@@Base+0xab8>
  402994:	tbnz	w0, #31, 4029dc <ferror@plt+0xa7c>
  402998:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40299c:	ldr	w8, [x8, #1472]
  4029a0:	cbz	w8, 4029c0 <ferror@plt+0xa60>
  4029a4:	ldr	w0, [x19, #20]
  4029a8:	bl	401bf0 <inet_ntoa@plt>
  4029ac:	mov	x2, x0
  4029b0:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  4029b4:	add	x0, x0, #0xb1f
  4029b8:	mov	x1, x19
  4029bc:	bl	401ef0 <printf@plt>
  4029c0:	mov	w0, wzr
  4029c4:	b	402a00 <ferror@plt+0xaa0>
  4029c8:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  4029cc:	add	x2, x2, #0xa83
  4029d0:	mov	w1, wzr
  4029d4:	mov	x3, x20
  4029d8:	b	4029f8 <ferror@plt+0xa98>
  4029dc:	bl	401f10 <__errno_location@plt>
  4029e0:	ldr	w1, [x0]
  4029e4:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  4029e8:	adrp	x3, 40c000 <argp_failure@@Base+0x2da8>
  4029ec:	add	x2, x2, #0xa9f
  4029f0:	add	x3, x3, #0xb10
  4029f4:	mov	w0, wzr
  4029f8:	bl	401b90 <error@plt>
  4029fc:	mov	w0, #0xffffffff            	// #-1
  402a00:	ldp	x20, x19, [sp, #32]
  402a04:	ldr	x21, [sp, #16]
  402a08:	ldp	x29, x30, [sp], #48
  402a0c:	ret
  402a10:	stp	x29, x30, [sp, #-48]!
  402a14:	mov	w8, #0x2                   	// #2
  402a18:	str	x21, [sp, #16]
  402a1c:	stp	x20, x19, [sp, #32]
  402a20:	mov	x19, x1
  402a24:	mov	w21, w0
  402a28:	strh	w8, [x1, #16]
  402a2c:	add	x1, x1, #0x14
  402a30:	mov	x0, x2
  402a34:	mov	x29, sp
  402a38:	mov	x20, x2
  402a3c:	bl	401e50 <inet_aton@plt>
  402a40:	cbz	w0, 402a88 <ferror@plt+0xb28>
  402a44:	mov	w1, #0x891a                	// #35098
  402a48:	mov	w0, w21
  402a4c:	mov	x2, x19
  402a50:	bl	408950 <argp_usage@@Base+0xab8>
  402a54:	tbnz	w0, #31, 402a9c <ferror@plt+0xb3c>
  402a58:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  402a5c:	ldr	w8, [x8, #1472]
  402a60:	cbz	w8, 402a80 <ferror@plt+0xb20>
  402a64:	ldr	w0, [x19, #20]
  402a68:	bl	401bf0 <inet_ntoa@plt>
  402a6c:	mov	x2, x0
  402a70:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  402a74:	add	x0, x0, #0xb59
  402a78:	mov	x1, x19
  402a7c:	bl	401ef0 <printf@plt>
  402a80:	mov	w0, wzr
  402a84:	b	402ac0 <ferror@plt+0xb60>
  402a88:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402a8c:	add	x2, x2, #0xa83
  402a90:	mov	w1, wzr
  402a94:	mov	x3, x20
  402a98:	b	402ab8 <ferror@plt+0xb58>
  402a9c:	bl	401f10 <__errno_location@plt>
  402aa0:	ldr	w1, [x0]
  402aa4:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402aa8:	adrp	x3, 40c000 <argp_failure@@Base+0x2da8>
  402aac:	add	x2, x2, #0xa9f
  402ab0:	add	x3, x3, #0xb4a
  402ab4:	mov	w0, wzr
  402ab8:	bl	401b90 <error@plt>
  402abc:	mov	w0, #0xffffffff            	// #-1
  402ac0:	ldp	x20, x19, [sp, #32]
  402ac4:	ldr	x21, [sp, #16]
  402ac8:	ldp	x29, x30, [sp], #48
  402acc:	ret
  402ad0:	stp	x29, x30, [sp, #-32]!
  402ad4:	str	x19, [sp, #16]
  402ad8:	mov	x19, x1
  402adc:	str	w2, [x1, #16]
  402ae0:	mov	w1, #0x8922                	// #35106
  402ae4:	mov	x2, x19
  402ae8:	mov	x29, sp
  402aec:	bl	408950 <argp_usage@@Base+0xab8>
  402af0:	tbnz	w0, #31, 402b1c <ferror@plt+0xbbc>
  402af4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  402af8:	ldr	w8, [x8, #1472]
  402afc:	cbz	w8, 402b14 <ferror@plt+0xbb4>
  402b00:	ldr	w2, [x19, #16]
  402b04:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  402b08:	add	x0, x0, #0xb9b
  402b0c:	mov	x1, x19
  402b10:	bl	401ef0 <printf@plt>
  402b14:	mov	w0, wzr
  402b18:	b	402b38 <ferror@plt+0xbd8>
  402b1c:	bl	401f10 <__errno_location@plt>
  402b20:	ldr	w1, [x0]
  402b24:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402b28:	add	x2, x2, #0xb89
  402b2c:	mov	w0, wzr
  402b30:	bl	401b90 <error@plt>
  402b34:	mov	w0, #0xffffffff            	// #-1
  402b38:	ldr	x19, [sp, #16]
  402b3c:	ldp	x29, x30, [sp], #32
  402b40:	ret
  402b44:	stp	x29, x30, [sp, #-32]!
  402b48:	str	x19, [sp, #16]
  402b4c:	mov	x19, x1
  402b50:	str	w2, [x1, #16]
  402b54:	mov	w1, #0x891e                	// #35102
  402b58:	mov	x2, x19
  402b5c:	mov	x29, sp
  402b60:	bl	408950 <argp_usage@@Base+0xab8>
  402b64:	tbnz	w0, #31, 402b90 <ferror@plt+0xc30>
  402b68:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  402b6c:	ldr	w8, [x8, #1472]
  402b70:	cbz	w8, 402b88 <ferror@plt+0xc28>
  402b74:	ldr	w2, [x19, #16]
  402b78:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  402b7c:	add	x0, x0, #0xbd0
  402b80:	mov	x1, x19
  402b84:	bl	401ef0 <printf@plt>
  402b88:	mov	w0, wzr
  402b8c:	b	402bac <ferror@plt+0xc4c>
  402b90:	bl	401f10 <__errno_location@plt>
  402b94:	ldr	w1, [x0]
  402b98:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  402b9c:	add	x2, x2, #0xbbb
  402ba0:	mov	w0, wzr
  402ba4:	bl	401b90 <error@plt>
  402ba8:	mov	w0, #0xffffffff            	// #-1
  402bac:	ldr	x19, [sp, #16]
  402bb0:	ldp	x29, x30, [sp], #32
  402bb4:	ret
  402bb8:	sub	sp, sp, #0x60
  402bbc:	stp	x29, x30, [sp, #48]
  402bc0:	stp	x22, x21, [sp, #64]
  402bc4:	stp	x20, x19, [sp, #80]
  402bc8:	ldr	x8, [x1, #32]
  402bcc:	ldp	q1, q0, [x1]
  402bd0:	mov	w22, w2
  402bd4:	mov	x19, x1
  402bd8:	mov	x2, sp
  402bdc:	mov	w1, #0x8913                	// #35091
  402be0:	add	x29, sp, #0x30
  402be4:	mov	w21, w3
  402be8:	mov	w20, w0
  402bec:	str	x8, [sp, #32]
  402bf0:	stp	q1, q0, [sp]
  402bf4:	bl	408950 <argp_usage@@Base+0xab8>
  402bf8:	tbnz	w0, #31, 402c28 <ferror@plt+0xcc8>
  402bfc:	ldrh	w8, [sp, #16]
  402c00:	mov	w1, #0x8914                	// #35092
  402c04:	mov	w0, w20
  402c08:	mov	x2, x19
  402c0c:	orr	w8, w8, w22
  402c10:	bic	w8, w8, w21
  402c14:	strh	w8, [x19, #16]
  402c18:	bl	408950 <argp_usage@@Base+0xab8>
  402c1c:	tbnz	w0, #31, 402c34 <ferror@plt+0xcd4>
  402c20:	mov	w0, wzr
  402c24:	b	402c54 <ferror@plt+0xcf4>
  402c28:	adrp	x19, 40c000 <argp_failure@@Base+0x2da8>
  402c2c:	add	x19, x19, #0xbf3
  402c30:	b	402c3c <ferror@plt+0xcdc>
  402c34:	adrp	x19, 40c000 <argp_failure@@Base+0x2da8>
  402c38:	add	x19, x19, #0xc07
  402c3c:	bl	401f10 <__errno_location@plt>
  402c40:	ldr	w1, [x0]
  402c44:	mov	w0, wzr
  402c48:	mov	x2, x19
  402c4c:	bl	401b90 <error@plt>
  402c50:	mov	w0, #0xffffffff            	// #-1
  402c54:	ldp	x20, x19, [sp, #80]
  402c58:	ldp	x22, x21, [sp, #64]
  402c5c:	ldp	x29, x30, [sp, #48]
  402c60:	add	sp, sp, #0x60
  402c64:	ret
  402c68:	sub	sp, sp, #0x60
  402c6c:	movi	v0.2d, #0x0
  402c70:	stp	x29, x30, [sp, #48]
  402c74:	stp	x20, x19, [sp, #80]
  402c78:	str	xzr, [sp, #32]
  402c7c:	stp	q0, q0, [sp]
  402c80:	mov	x19, x1
  402c84:	ldr	x1, [x1]
  402c88:	mov	w20, w0
  402c8c:	mov	x0, sp
  402c90:	mov	w2, #0x10                  	// #16
  402c94:	str	x21, [sp, #64]
  402c98:	add	x29, sp, #0x30
  402c9c:	bl	401ed0 <strncpy@plt>
  402ca0:	strb	wzr, [sp, #15]
  402ca4:	ldrb	w8, [x19, #8]
  402ca8:	mov	w21, wzr
  402cac:	tbnz	w8, #3, 402cd4 <ferror@plt+0xd74>
  402cb0:	cbz	w21, 402cec <ferror@plt+0xd8c>
  402cb4:	cbz	w21, 402d18 <ferror@plt+0xdb8>
  402cb8:	cbz	w21, 402d44 <ferror@plt+0xde4>
  402cbc:	cbz	w21, 402d70 <ferror@plt+0xe10>
  402cc0:	cbz	w21, 402d9c <ferror@plt+0xe3c>
  402cc4:	cbz	w21, 402dc8 <ferror@plt+0xe68>
  402cc8:	cbz	w21, 402df4 <ferror@plt+0xe94>
  402ccc:	cbnz	w21, 402e38 <ferror@plt+0xed8>
  402cd0:	b	402e1c <ferror@plt+0xebc>
  402cd4:	ldr	x2, [x19, #40]
  402cd8:	mov	x1, sp
  402cdc:	mov	w0, w20
  402ce0:	bl	4026fc <ferror@plt+0x79c>
  402ce4:	mov	w21, w0
  402ce8:	cbnz	w21, 402cb4 <ferror@plt+0xd54>
  402cec:	ldrb	w8, [x19, #8]
  402cf0:	tbnz	w8, #4, 402d00 <ferror@plt+0xda0>
  402cf4:	mov	w21, wzr
  402cf8:	cbnz	w21, 402cb8 <ferror@plt+0xd58>
  402cfc:	b	402d18 <ferror@plt+0xdb8>
  402d00:	ldr	x2, [x19, #48]
  402d04:	mov	x1, sp
  402d08:	mov	w0, w20
  402d0c:	bl	402890 <ferror@plt+0x930>
  402d10:	mov	w21, w0
  402d14:	cbnz	w21, 402cb8 <ferror@plt+0xd58>
  402d18:	ldrb	w8, [x19, #8]
  402d1c:	tbnz	w8, #5, 402d2c <ferror@plt+0xdcc>
  402d20:	mov	w21, wzr
  402d24:	cbnz	w21, 402cbc <ferror@plt+0xd5c>
  402d28:	b	402d44 <ferror@plt+0xde4>
  402d2c:	ldr	x2, [x19, #56]
  402d30:	mov	x1, sp
  402d34:	mov	w0, w20
  402d38:	bl	402950 <ferror@plt+0x9f0>
  402d3c:	mov	w21, w0
  402d40:	cbnz	w21, 402cbc <ferror@plt+0xd5c>
  402d44:	ldrb	w8, [x19, #8]
  402d48:	tbnz	w8, #6, 402d58 <ferror@plt+0xdf8>
  402d4c:	mov	w21, wzr
  402d50:	cbnz	w21, 402cc0 <ferror@plt+0xd60>
  402d54:	b	402d70 <ferror@plt+0xe10>
  402d58:	ldr	x2, [x19, #64]
  402d5c:	mov	x1, sp
  402d60:	mov	w0, w20
  402d64:	bl	402a10 <ferror@plt+0xab0>
  402d68:	mov	w21, w0
  402d6c:	cbnz	w21, 402cc0 <ferror@plt+0xd60>
  402d70:	ldrb	w8, [x19, #8]
  402d74:	tbnz	w8, #7, 402d84 <ferror@plt+0xe24>
  402d78:	mov	w21, wzr
  402d7c:	cbnz	w21, 402cc4 <ferror@plt+0xd64>
  402d80:	b	402d9c <ferror@plt+0xe3c>
  402d84:	ldr	w2, [x19, #72]
  402d88:	mov	x1, sp
  402d8c:	mov	w0, w20
  402d90:	bl	402ad0 <ferror@plt+0xb70>
  402d94:	mov	w21, w0
  402d98:	cbnz	w21, 402cc4 <ferror@plt+0xd64>
  402d9c:	ldrb	w8, [x19, #9]
  402da0:	tbnz	w8, #0, 402db0 <ferror@plt+0xe50>
  402da4:	mov	w21, wzr
  402da8:	cbnz	w21, 402cc8 <ferror@plt+0xd68>
  402dac:	b	402dc8 <ferror@plt+0xe68>
  402db0:	ldr	w2, [x19, #76]
  402db4:	mov	x1, sp
  402db8:	mov	w0, w20
  402dbc:	bl	402b44 <ferror@plt+0xbe4>
  402dc0:	mov	w21, w0
  402dc4:	cbnz	w21, 402cc8 <ferror@plt+0xd68>
  402dc8:	ldrb	w8, [x19, #8]
  402dcc:	tbnz	w8, #0, 402ddc <ferror@plt+0xe7c>
  402dd0:	mov	w21, wzr
  402dd4:	cbnz	w21, 402ccc <ferror@plt+0xd6c>
  402dd8:	b	402df4 <ferror@plt+0xe94>
  402ddc:	ldr	x2, [x19, #16]
  402de0:	mov	x1, sp
  402de4:	mov	w0, w20
  402de8:	bl	40682c <ferror@plt+0x48cc>
  402dec:	mov	w21, w0
  402df0:	cbnz	w21, 402ccc <ferror@plt+0xd6c>
  402df4:	ldr	w2, [x19, #80]
  402df8:	cbnz	w2, 402e04 <ferror@plt+0xea4>
  402dfc:	ldr	w8, [x19, #84]
  402e00:	cbz	w8, 402e50 <ferror@plt+0xef0>
  402e04:	ldr	w3, [x19, #84]
  402e08:	mov	x1, sp
  402e0c:	mov	w0, w20
  402e10:	bl	402bb8 <ferror@plt+0xc58>
  402e14:	mov	w21, w0
  402e18:	cbnz	w21, 402e38 <ferror@plt+0xed8>
  402e1c:	ldrb	w8, [x19, #8]
  402e20:	tbz	w8, #1, 402e38 <ferror@plt+0xed8>
  402e24:	ldr	x1, [x19]
  402e28:	ldr	x3, [x19, #24]
  402e2c:	mov	x2, sp
  402e30:	mov	w0, w20
  402e34:	bl	405418 <ferror@plt+0x34b8>
  402e38:	mov	w0, w21
  402e3c:	ldp	x20, x19, [sp, #80]
  402e40:	ldr	x21, [sp, #64]
  402e44:	ldp	x29, x30, [sp, #48]
  402e48:	add	sp, sp, #0x60
  402e4c:	ret
  402e50:	mov	w21, wzr
  402e54:	cbnz	w21, 402e38 <ferror@plt+0xed8>
  402e58:	b	402e1c <ferror@plt+0xebc>
  402e5c:	stp	x29, x30, [sp, #-32]!
  402e60:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  402e64:	ldr	x8, [x8, #920]
  402e68:	stp	x20, x19, [sp, #16]
  402e6c:	mov	x29, sp
  402e70:	cbz	x8, 402e98 <ferror@plt+0xf38>
  402e74:	adrp	x19, 420000 <argp_failure@@Base+0x16da8>
  402e78:	mov	x20, x0
  402e7c:	add	x19, x19, #0x398
  402e80:	mov	x0, x8
  402e84:	mov	x1, x20
  402e88:	bl	401d60 <strcmp@plt>
  402e8c:	cbz	w0, 402e9c <ferror@plt+0xf3c>
  402e90:	ldr	x8, [x19, #24]!
  402e94:	cbnz	x8, 402e80 <ferror@plt+0xf20>
  402e98:	mov	x19, xzr
  402e9c:	mov	x0, x19
  402ea0:	ldp	x20, x19, [sp, #16]
  402ea4:	ldp	x29, x30, [sp], #32
  402ea8:	ret
  402eac:	stp	x29, x30, [sp, #-48]!
  402eb0:	str	x21, [sp, #16]
  402eb4:	adrp	x21, 421000 <argp_failure@@Base+0x17da8>
  402eb8:	ldrsw	x10, [x21, #1448]
  402ebc:	stp	x20, x19, [sp, #32]
  402ec0:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  402ec4:	mov	x19, x0
  402ec8:	ldr	x0, [x20, #1432]
  402ecc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  402ed0:	mov	w9, #0x1                   	// #1
  402ed4:	mov	w11, #0x58                  	// #88
  402ed8:	str	w9, [x8, #1468]
  402edc:	add	x8, x10, #0x1
  402ee0:	mul	x1, x8, x11
  402ee4:	mov	x29, sp
  402ee8:	str	w8, [x21, #1448]
  402eec:	bl	401cf0 <realloc@plt>
  402ef0:	str	x0, [x20, #1432]
  402ef4:	cbnz	x0, 402f10 <ferror@plt+0xfb0>
  402ef8:	bl	401f10 <__errno_location@plt>
  402efc:	ldr	w1, [x0]
  402f00:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  402f04:	add	x2, x2, #0xbe0
  402f08:	mov	w0, #0x1                   	// #1
  402f0c:	bl	401b90 <error@plt>
  402f10:	ldr	x8, [x20, #1432]
  402f14:	ldrsw	x9, [x21, #1448]
  402f18:	mov	w10, #0x58                  	// #88
  402f1c:	movi	v0.2d, #0x0
  402f20:	madd	x0, x9, x10, x8
  402f24:	str	q0, [x0, #-88]!
  402f28:	str	xzr, [x0, #80]
  402f2c:	stp	q0, q0, [x0, #48]
  402f30:	stp	q0, q0, [x0, #16]
  402f34:	str	x19, [x0]
  402f38:	ldp	x20, x19, [sp, #32]
  402f3c:	ldr	x21, [sp, #16]
  402f40:	ldp	x29, x30, [sp], #48
  402f44:	ret
  402f48:	stp	x29, x30, [sp, #-32]!
  402f4c:	stp	x20, x19, [sp, #16]
  402f50:	mov	x20, x1
  402f54:	mov	x19, x0
  402f58:	mov	x29, sp
  402f5c:	cbz	x0, 402fa4 <ferror@plt+0x1044>
  402f60:	ldrb	w8, [x19, #8]
  402f64:	tbz	w8, #3, 402f88 <ferror@plt+0x1028>
  402f68:	ldr	x4, [x19]
  402f6c:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  402f70:	adrp	x3, 40c000 <argp_failure@@Base+0x2da8>
  402f74:	add	x2, x2, #0xc30
  402f78:	add	x3, x3, #0xa97
  402f7c:	mov	w0, #0x1                   	// #1
  402f80:	mov	w1, wzr
  402f84:	bl	401b90 <error@plt>
  402f88:	ldr	w8, [x19, #8]
  402f8c:	str	x20, [x19, #40]
  402f90:	orr	w8, w8, #0x8
  402f94:	str	w8, [x19, #8]
  402f98:	ldp	x20, x19, [sp, #16]
  402f9c:	ldp	x29, x30, [sp], #32
  402fa0:	ret
  402fa4:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  402fa8:	adrp	x3, 40c000 <argp_failure@@Base+0x2da8>
  402fac:	add	x2, x2, #0xc0d
  402fb0:	add	x3, x3, #0xa97
  402fb4:	mov	w0, #0x1                   	// #1
  402fb8:	mov	w1, wzr
  402fbc:	mov	x4, x20
  402fc0:	bl	401b90 <error@plt>
  402fc4:	ldrb	w8, [x19, #8]
  402fc8:	tbnz	w8, #3, 402f68 <ferror@plt+0x1008>
  402fcc:	b	402f88 <ferror@plt+0x1028>
  402fd0:	stp	x29, x30, [sp, #-32]!
  402fd4:	stp	x20, x19, [sp, #16]
  402fd8:	mov	x20, x1
  402fdc:	mov	x19, x0
  402fe0:	mov	x29, sp
  402fe4:	cbz	x0, 40302c <ferror@plt+0x10cc>
  402fe8:	ldrb	w8, [x19, #8]
  402fec:	tbz	w8, #4, 403010 <ferror@plt+0x10b0>
  402ff0:	ldr	x4, [x19]
  402ff4:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  402ff8:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  402ffc:	add	x2, x2, #0xc30
  403000:	add	x3, x3, #0xc57
  403004:	mov	w0, #0x1                   	// #1
  403008:	mov	w1, wzr
  40300c:	bl	401b90 <error@plt>
  403010:	ldr	w8, [x19, #8]
  403014:	str	x20, [x19, #48]
  403018:	orr	w8, w8, #0x10
  40301c:	str	w8, [x19, #8]
  403020:	ldp	x20, x19, [sp, #16]
  403024:	ldp	x29, x30, [sp], #32
  403028:	ret
  40302c:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403030:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  403034:	add	x2, x2, #0xc0d
  403038:	add	x3, x3, #0xc57
  40303c:	mov	w0, #0x1                   	// #1
  403040:	mov	w1, wzr
  403044:	mov	x4, x20
  403048:	bl	401b90 <error@plt>
  40304c:	ldrb	w8, [x19, #8]
  403050:	tbnz	w8, #4, 402ff0 <ferror@plt+0x1090>
  403054:	b	403010 <ferror@plt+0x10b0>
  403058:	stp	x29, x30, [sp, #-32]!
  40305c:	stp	x20, x19, [sp, #16]
  403060:	mov	x20, x1
  403064:	mov	x19, x0
  403068:	mov	x29, sp
  40306c:	cbz	x0, 4030b4 <ferror@plt+0x1154>
  403070:	ldrb	w8, [x19, #8]
  403074:	tbz	w8, #5, 403098 <ferror@plt+0x1138>
  403078:	ldr	x4, [x19]
  40307c:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403080:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  403084:	add	x2, x2, #0xc30
  403088:	add	x3, x3, #0xc5f
  40308c:	mov	w0, #0x1                   	// #1
  403090:	mov	w1, wzr
  403094:	bl	401b90 <error@plt>
  403098:	ldr	w8, [x19, #8]
  40309c:	str	x20, [x19, #56]
  4030a0:	orr	w8, w8, #0x20
  4030a4:	str	w8, [x19, #8]
  4030a8:	ldp	x20, x19, [sp, #16]
  4030ac:	ldp	x29, x30, [sp], #32
  4030b0:	ret
  4030b4:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  4030b8:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  4030bc:	add	x2, x2, #0xc0d
  4030c0:	add	x3, x3, #0xc5f
  4030c4:	mov	w0, #0x1                   	// #1
  4030c8:	mov	w1, wzr
  4030cc:	mov	x4, x20
  4030d0:	bl	401b90 <error@plt>
  4030d4:	ldrb	w8, [x19, #8]
  4030d8:	tbnz	w8, #5, 403078 <ferror@plt+0x1118>
  4030dc:	b	403098 <ferror@plt+0x1138>
  4030e0:	stp	x29, x30, [sp, #-32]!
  4030e4:	stp	x20, x19, [sp, #16]
  4030e8:	mov	x20, x1
  4030ec:	mov	x19, x0
  4030f0:	mov	x29, sp
  4030f4:	cbz	x0, 40313c <ferror@plt+0x11dc>
  4030f8:	ldrb	w8, [x19, #8]
  4030fc:	tbz	w8, #6, 403120 <ferror@plt+0x11c0>
  403100:	ldr	x4, [x19]
  403104:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403108:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  40310c:	add	x2, x2, #0xc30
  403110:	add	x3, x3, #0xc7a
  403114:	mov	w0, #0x1                   	// #1
  403118:	mov	w1, wzr
  40311c:	bl	401b90 <error@plt>
  403120:	ldr	w8, [x19, #8]
  403124:	str	x20, [x19, #64]
  403128:	orr	w8, w8, #0x40
  40312c:	str	w8, [x19, #8]
  403130:	ldp	x20, x19, [sp, #16]
  403134:	ldp	x29, x30, [sp], #32
  403138:	ret
  40313c:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403140:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  403144:	add	x2, x2, #0xc0d
  403148:	add	x3, x3, #0xc7a
  40314c:	mov	w0, #0x1                   	// #1
  403150:	mov	w1, wzr
  403154:	mov	x4, x20
  403158:	bl	401b90 <error@plt>
  40315c:	ldrb	w8, [x19, #8]
  403160:	tbnz	w8, #6, 403100 <ferror@plt+0x11a0>
  403164:	b	403120 <ferror@plt+0x11c0>
  403168:	sub	sp, sp, #0x30
  40316c:	stp	x20, x19, [sp, #32]
  403170:	mov	x20, x1
  403174:	mov	x19, x0
  403178:	stp	x29, x30, [sp, #16]
  40317c:	add	x29, sp, #0x10
  403180:	cbz	x0, 40320c <ferror@plt+0x12ac>
  403184:	ldrb	w8, [x19, #8]
  403188:	tbz	w8, #7, 4031ac <ferror@plt+0x124c>
  40318c:	ldr	x4, [x19]
  403190:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403194:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  403198:	add	x2, x2, #0xc30
  40319c:	add	x3, x3, #0xcb0
  4031a0:	mov	w0, #0x1                   	// #1
  4031a4:	mov	w1, wzr
  4031a8:	bl	401b90 <error@plt>
  4031ac:	add	x1, sp, #0x8
  4031b0:	mov	x0, x20
  4031b4:	mov	w2, wzr
  4031b8:	bl	401d80 <strtol@plt>
  4031bc:	str	w0, [x19, #72]
  4031c0:	ldrb	w8, [x20]
  4031c4:	cbz	w8, 4031d4 <ferror@plt+0x1274>
  4031c8:	ldr	x8, [sp, #8]
  4031cc:	ldrb	w8, [x8]
  4031d0:	cbz	w8, 4031f0 <ferror@plt+0x1290>
  4031d4:	ldr	x4, [x19]
  4031d8:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  4031dc:	add	x2, x2, #0xcba
  4031e0:	mov	w0, #0x1                   	// #1
  4031e4:	mov	w1, wzr
  4031e8:	mov	x3, x20
  4031ec:	bl	401b90 <error@plt>
  4031f0:	ldr	w8, [x19, #8]
  4031f4:	orr	w8, w8, #0x80
  4031f8:	str	w8, [x19, #8]
  4031fc:	ldp	x20, x19, [sp, #32]
  403200:	ldp	x29, x30, [sp, #16]
  403204:	add	sp, sp, #0x30
  403208:	ret
  40320c:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403210:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  403214:	add	x2, x2, #0xc8c
  403218:	add	x3, x3, #0xcb0
  40321c:	mov	w0, #0x1                   	// #1
  403220:	mov	w1, wzr
  403224:	mov	x4, x20
  403228:	bl	401b90 <error@plt>
  40322c:	ldrb	w8, [x19, #8]
  403230:	tbnz	w8, #7, 40318c <ferror@plt+0x122c>
  403234:	b	4031ac <ferror@plt+0x124c>
  403238:	sub	sp, sp, #0x30
  40323c:	stp	x20, x19, [sp, #32]
  403240:	mov	x20, x1
  403244:	mov	x19, x0
  403248:	stp	x29, x30, [sp, #16]
  40324c:	add	x29, sp, #0x10
  403250:	cbz	x0, 4032dc <ferror@plt+0x137c>
  403254:	ldrb	w8, [x19, #9]
  403258:	tbz	w8, #0, 40327c <ferror@plt+0x131c>
  40325c:	ldr	x4, [x19]
  403260:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403264:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  403268:	add	x2, x2, #0xc30
  40326c:	add	x3, x3, #0xcec
  403270:	mov	w0, #0x1                   	// #1
  403274:	mov	w1, wzr
  403278:	bl	401b90 <error@plt>
  40327c:	add	x1, sp, #0x8
  403280:	mov	x0, x20
  403284:	mov	w2, wzr
  403288:	bl	401d80 <strtol@plt>
  40328c:	str	w0, [x19, #76]
  403290:	ldrb	w8, [x20]
  403294:	cbz	w8, 4032a4 <ferror@plt+0x1344>
  403298:	ldr	x8, [sp, #8]
  40329c:	ldrb	w8, [x8]
  4032a0:	cbz	w8, 4032c0 <ferror@plt+0x1360>
  4032a4:	ldr	x4, [x19]
  4032a8:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  4032ac:	add	x2, x2, #0xcba
  4032b0:	mov	w0, #0x1                   	// #1
  4032b4:	mov	w1, wzr
  4032b8:	mov	x3, x20
  4032bc:	bl	401b90 <error@plt>
  4032c0:	ldr	w8, [x19, #8]
  4032c4:	orr	w8, w8, #0x100
  4032c8:	str	w8, [x19, #8]
  4032cc:	ldp	x20, x19, [sp, #32]
  4032d0:	ldp	x29, x30, [sp, #16]
  4032d4:	add	sp, sp, #0x30
  4032d8:	ret
  4032dc:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  4032e0:	adrp	x3, 40d000 <argp_failure@@Base+0x3da8>
  4032e4:	add	x2, x2, #0xc8c
  4032e8:	add	x3, x3, #0xcec
  4032ec:	mov	w0, #0x1                   	// #1
  4032f0:	mov	w1, wzr
  4032f4:	mov	x4, x20
  4032f8:	bl	401b90 <error@plt>
  4032fc:	ldrb	w8, [x19, #9]
  403300:	tbnz	w8, #0, 40325c <ferror@plt+0x12fc>
  403304:	b	40327c <ferror@plt+0x131c>
  403308:	stp	x29, x30, [sp, #-32]!
  40330c:	stp	x20, x19, [sp, #16]
  403310:	mov	x20, x1
  403314:	mov	x19, x0
  403318:	mov	x29, sp
  40331c:	cbnz	x0, 403338 <ferror@plt+0x13d8>
  403320:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403324:	add	x2, x2, #0xcf9
  403328:	mov	w0, #0x1                   	// #1
  40332c:	mov	w1, wzr
  403330:	mov	x3, x20
  403334:	bl	401b90 <error@plt>
  403338:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  40333c:	add	x1, x1, #0xd28
  403340:	mov	x0, x20
  403344:	bl	401ce0 <strcasecmp@plt>
  403348:	cbz	w0, 40336c <ferror@plt+0x140c>
  40334c:	ldr	x4, [x19]
  403350:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403354:	add	x2, x2, #0xd2d
  403358:	mov	w0, #0x1                   	// #1
  40335c:	mov	w1, wzr
  403360:	mov	x3, x20
  403364:	bl	401b90 <error@plt>
  403368:	b	403374 <ferror@plt+0x1414>
  40336c:	mov	w8, #0x2                   	// #2
  403370:	strh	w8, [x19, #32]
  403374:	ldr	w8, [x19, #8]
  403378:	orr	w8, w8, #0x4
  40337c:	str	w8, [x19, #8]
  403380:	ldp	x20, x19, [sp, #16]
  403384:	ldp	x29, x30, [sp], #32
  403388:	ret
  40338c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403390:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  403394:	add	x8, x8, #0x5a0
  403398:	add	x9, x9, #0x5a4
  40339c:	cmp	w2, #0x0
  4033a0:	csel	x10, x9, x8, eq  // eq = none
  4033a4:	ldr	w11, [x10]
  4033a8:	csel	x8, x8, x9, eq  // eq = none
  4033ac:	orr	w9, w11, w1
  4033b0:	str	w9, [x10]
  4033b4:	ldr	w9, [x8]
  4033b8:	bic	w9, w9, w1
  4033bc:	str	w9, [x8]
  4033c0:	ret
  4033c4:	stp	x29, x30, [sp, #-64]!
  4033c8:	stp	x22, x21, [sp, #32]
  4033cc:	stp	x20, x19, [sp, #48]
  4033d0:	ldrb	w8, [x1]
  4033d4:	str	x23, [sp, #16]
  4033d8:	mov	x29, sp
  4033dc:	cbz	w8, 403470 <ferror@plt+0x1510>
  4033e0:	adrp	x20, 40d000 <argp_failure@@Base+0x3da8>
  4033e4:	mov	x19, x1
  4033e8:	add	x20, x20, #0xd6d
  4033ec:	b	403410 <ferror@plt+0x14b0>
  4033f0:	ldr	w2, [x29, #28]
  4033f4:	mov	w1, w23
  4033f8:	bl	40338c <ferror@plt+0x142c>
  4033fc:	add	x8, x19, x22
  403400:	cmp	x21, #0x0
  403404:	cinc	x19, x8, ne  // ne = any
  403408:	ldrb	w8, [x19]
  40340c:	cbz	w8, 403470 <ferror@plt+0x1510>
  403410:	mov	w1, #0x2c                  	// #44
  403414:	mov	x0, x19
  403418:	bl	401de0 <strchr@plt>
  40341c:	mov	x21, x0
  403420:	cbz	x0, 40342c <ferror@plt+0x14cc>
  403424:	sub	x22, x21, x19
  403428:	b	403438 <ferror@plt+0x14d8>
  40342c:	mov	x0, x19
  403430:	bl	401b60 <strlen@plt>
  403434:	mov	x22, x0
  403438:	add	x2, x29, #0x1c
  40343c:	mov	x0, x19
  403440:	mov	x1, x22
  403444:	bl	4024bc <ferror@plt+0x55c>
  403448:	mov	w23, w0
  40344c:	cbnz	w0, 4033f0 <ferror@plt+0x1490>
  403450:	mov	w0, #0x1                   	// #1
  403454:	mov	w1, wzr
  403458:	mov	x2, x20
  40345c:	mov	w3, w22
  403460:	mov	w4, w22
  403464:	mov	x5, x19
  403468:	bl	401b90 <error@plt>
  40346c:	b	4033f0 <ferror@plt+0x1490>
  403470:	ldp	x20, x19, [sp, #48]
  403474:	ldp	x22, x21, [sp, #32]
  403478:	ldr	x23, [sp, #16]
  40347c:	ldp	x29, x30, [sp], #64
  403480:	ret
  403484:	stp	x29, x30, [sp, #-16]!
  403488:	mov	x29, sp
  40348c:	bl	403058 <ferror@plt+0x10f8>
  403490:	mov	w1, #0x10                  	// #16
  403494:	mov	w2, wzr
  403498:	bl	40338c <ferror@plt+0x142c>
  40349c:	ldp	x29, x30, [sp], #16
  4034a0:	ret
  4034a4:	stp	x29, x30, [sp, #-32]!
  4034a8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4034ac:	ldr	x8, [x8, #856]
  4034b0:	stp	x20, x19, [sp, #16]
  4034b4:	adrp	x20, 420000 <argp_failure@@Base+0x16da8>
  4034b8:	add	x20, x20, #0x398
  4034bc:	adrp	x9, 40c000 <argp_failure@@Base+0x2da8>
  4034c0:	ldr	x1, [x20]
  4034c4:	add	x9, x9, #0xc73
  4034c8:	cmp	x8, #0x0
  4034cc:	csel	x8, x9, x8, eq  // eq = none
  4034d0:	cmp	x0, #0x0
  4034d4:	csel	x19, x8, x0, eq  // eq = none
  4034d8:	mov	x29, sp
  4034dc:	cbz	x1, 4034fc <ferror@plt+0x159c>
  4034e0:	adrp	x20, 420000 <argp_failure@@Base+0x16da8>
  4034e4:	add	x20, x20, #0x398
  4034e8:	mov	x0, x19
  4034ec:	bl	401d60 <strcmp@plt>
  4034f0:	cbz	w0, 4034fc <ferror@plt+0x159c>
  4034f4:	ldr	x1, [x20, #24]!
  4034f8:	cbnz	x1, 4034e8 <ferror@plt+0x1588>
  4034fc:	ldr	x8, [x20, #16]
  403500:	cbnz	x8, 40351c <ferror@plt+0x15bc>
  403504:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403508:	add	x2, x2, #0xd80
  40350c:	mov	w0, #0x1                   	// #1
  403510:	mov	w1, wzr
  403514:	mov	x3, x19
  403518:	bl	401b90 <error@plt>
  40351c:	ldr	x8, [x20, #16]
  403520:	ldp	x20, x19, [sp, #16]
  403524:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  403528:	str	x8, [x9, #1456]
  40352c:	ldp	x29, x30, [sp], #32
  403530:	ret
  403534:	sub	sp, sp, #0x50
  403538:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  40353c:	add	x1, x1, #0xf1b
  403540:	stp	x29, x30, [sp, #16]
  403544:	stp	x24, x23, [sp, #32]
  403548:	stp	x22, x21, [sp, #48]
  40354c:	stp	x20, x19, [sp, #64]
  403550:	add	x29, sp, #0x10
  403554:	mov	x20, x0
  403558:	stp	xzr, xzr, [sp]
  40355c:	bl	401c50 <fopen@plt>
  403560:	mov	x19, x0
  403564:	cbnz	x0, 403584 <ferror@plt+0x1624>
  403568:	bl	401f10 <__errno_location@plt>
  40356c:	ldr	w1, [x0]
  403570:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403574:	add	x2, x2, #0xd9a
  403578:	mov	w0, #0x1                   	// #1
  40357c:	mov	x3, x20
  403580:	bl	401b90 <error@plt>
  403584:	adrp	x0, 421000 <argp_failure@@Base+0x17da8>
  403588:	adrp	x3, 401000 <memcpy@plt-0xb00>
  40358c:	adrp	x4, 401000 <memcpy@plt-0xb00>
  403590:	add	x0, x0, #0x498
  403594:	add	x3, x3, #0xc60
  403598:	add	x4, x4, #0xdb0
  40359c:	mov	x1, xzr
  4035a0:	mov	x2, xzr
  4035a4:	bl	4089e8 <_obstack_begin@@Base>
  4035a8:	add	x0, sp, #0x8
  4035ac:	mov	x1, sp
  4035b0:	mov	x2, x19
  4035b4:	bl	401da0 <getline@plt>
  4035b8:	ldr	x22, [sp, #8]
  4035bc:	adrp	x23, 421000 <argp_failure@@Base+0x17da8>
  4035c0:	cmp	x0, #0x1
  4035c4:	add	x23, x23, #0x4b0
  4035c8:	b.lt	403668 <ferror@plt+0x1708>  // b.tstop
  4035cc:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  4035d0:	add	x20, x20, #0x498
  4035d4:	adrp	x24, 421000 <argp_failure@@Base+0x17da8>
  4035d8:	b	403614 <ferror@plt+0x16b4>
  4035dc:	ldr	x0, [x24, #1200]
  4035e0:	ldr	x1, [sp, #8]
  4035e4:	mov	x2, x21
  4035e8:	bl	401b00 <memcpy@plt>
  4035ec:	ldr	x8, [x24, #1200]
  4035f0:	add	x8, x8, x21
  4035f4:	str	x8, [x24, #1200]
  4035f8:	add	x0, sp, #0x8
  4035fc:	mov	x1, sp
  403600:	mov	x2, x19
  403604:	bl	401da0 <getline@plt>
  403608:	ldr	x22, [sp, #8]
  40360c:	cmp	x0, #0x0
  403610:	b.le	403668 <ferror@plt+0x1708>
  403614:	mov	x0, x22
  403618:	bl	401b60 <strlen@plt>
  40361c:	mov	x21, x0
  403620:	cbz	x0, 403634 <ferror@plt+0x16d4>
  403624:	sub	x8, x21, #0x1
  403628:	ldrb	w9, [x22, x8]
  40362c:	cmp	w9, #0xa
  403630:	csel	x21, x8, x21, eq  // eq = none
  403634:	cbz	x21, 4035f8 <ferror@plt+0x1698>
  403638:	mov	x0, x22
  40363c:	mov	x1, x21
  403640:	bl	403718 <ferror@plt+0x17b8>
  403644:	cbnz	w0, 4035f8 <ferror@plt+0x1698>
  403648:	ldp	x9, x8, [x23]
  40364c:	sub	x8, x8, x9
  403650:	cmp	x8, x21
  403654:	b.cs	4035dc <ferror@plt+0x167c>  // b.hs, b.nlast
  403658:	mov	x0, x20
  40365c:	mov	x1, x21
  403660:	bl	408ad4 <_obstack_newchunk@@Base>
  403664:	b	4035dc <ferror@plt+0x167c>
  403668:	mov	x0, x22
  40366c:	bl	401db0 <free@plt>
  403670:	mov	x0, x19
  403674:	bl	401c30 <fclose@plt>
  403678:	ldp	x9, x8, [x23]
  40367c:	cmp	x8, x9
  403680:	b.ne	403694 <ferror@plt+0x1734>  // b.any
  403684:	adrp	x0, 421000 <argp_failure@@Base+0x17da8>
  403688:	add	x0, x0, #0x498
  40368c:	mov	w1, #0x1                   	// #1
  403690:	bl	408ad4 <_obstack_newchunk@@Base>
  403694:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  403698:	add	x9, x9, #0x4a8
  40369c:	ldr	x8, [x9, #8]
  4036a0:	add	x10, x8, #0x1
  4036a4:	str	x10, [x9, #8]
  4036a8:	strb	wzr, [x8]
  4036ac:	ldp	x8, x9, [x9]
  4036b0:	cmp	x9, x8
  4036b4:	b.ne	4036c8 <ferror@plt+0x1768>  // b.any
  4036b8:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  4036bc:	ldrb	w10, [x9, #1256]
  4036c0:	orr	w10, w10, #0x2
  4036c4:	strb	w10, [x9, #1256]
  4036c8:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  4036cc:	add	x9, x9, #0x4a0
  4036d0:	ldr	x10, [x9, #40]
  4036d4:	ldp	x12, x13, [x9, #16]
  4036d8:	ldr	x11, [x9]
  4036dc:	ldp	x20, x19, [sp, #64]
  4036e0:	ldp	x22, x21, [sp, #48]
  4036e4:	add	x12, x10, x12
  4036e8:	bic	x10, x12, x10
  4036ec:	sub	x15, x13, x11
  4036f0:	sub	x11, x10, x11
  4036f4:	ldp	x24, x23, [sp, #32]
  4036f8:	ldp	x29, x30, [sp, #16]
  4036fc:	cmp	x11, x15
  403700:	adrp	x14, 421000 <argp_failure@@Base+0x17da8>
  403704:	csel	x10, x13, x10, hi  // hi = pmore
  403708:	stp	x10, x10, [x9, #8]
  40370c:	str	x8, [x14, #1456]
  403710:	add	sp, sp, #0x50
  403714:	ret
  403718:	b	403728 <ferror@plt+0x17c8>
  40371c:	mov	w8, wzr
  403720:	mov	w9, wzr
  403724:	tbz	w9, #0, 40375c <ferror@plt+0x17fc>
  403728:	cbz	x1, 403764 <ferror@plt+0x1804>
  40372c:	ldrb	w10, [x0], #1
  403730:	sub	x1, x1, #0x1
  403734:	mov	w9, #0x1                   	// #1
  403738:	cmp	w10, #0x9
  40373c:	b.eq	403724 <ferror@plt+0x17c4>  // b.none
  403740:	cmp	w10, #0x20
  403744:	b.eq	403724 <ferror@plt+0x17c4>  // b.none
  403748:	cmp	w10, #0x23
  40374c:	b.ne	40371c <ferror@plt+0x17bc>  // b.any
  403750:	mov	w9, wzr
  403754:	mov	w8, #0x1                   	// #1
  403758:	b	403724 <ferror@plt+0x17c4>
  40375c:	mov	w0, w8
  403760:	ret
  403764:	mov	w0, wzr
  403768:	ret
  40376c:	cbz	x0, 403778 <ferror@plt+0x1818>
  403770:	ldr	w8, [x0, #8]
  403774:	cbz	w8, 40377c <ferror@plt+0x181c>
  403778:	ret
  40377c:	mov	w8, #0x2                   	// #2
  403780:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  403784:	str	w8, [x0, #8]
  403788:	ldr	x8, [x9, #1456]
  40378c:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  403790:	str	x8, [x0, #24]
  403794:	ldr	w8, [x9, #1444]
  403798:	ldp	w9, w10, [x0, #80]
  40379c:	orr	w8, w9, w8
  4037a0:	str	w8, [x0, #80]
  4037a4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4037a8:	ldr	w8, [x8, #1440]
  4037ac:	orr	w8, w10, w8
  4037b0:	str	w8, [x0, #84]
  4037b4:	ret
  4037b8:	sub	sp, sp, #0x60
  4037bc:	stp	x22, x21, [sp, #64]
  4037c0:	adrp	x21, 421000 <argp_failure@@Base+0x17da8>
  4037c4:	ldr	x8, [x21, #1432]
  4037c8:	stp	x20, x19, [sp, #80]
  4037cc:	mov	w20, w0
  4037d0:	mov	x0, xzr
  4037d4:	stp	x29, x30, [sp, #16]
  4037d8:	str	x25, [sp, #32]
  4037dc:	stp	x24, x23, [sp, #48]
  4037e0:	add	x29, sp, #0x10
  4037e4:	mov	x19, x1
  4037e8:	str	x8, [sp, #8]
  4037ec:	bl	4034a4 <ferror@plt+0x1544>
  4037f0:	adrp	x9, 40d000 <argp_failure@@Base+0x3da8>
  4037f4:	adrp	x0, 40d000 <argp_failure@@Base+0x3da8>
  4037f8:	adrp	x1, 420000 <argp_failure@@Base+0x16da8>
  4037fc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403800:	add	x9, x9, #0xdb5
  403804:	add	x0, x0, #0xdcd
  403808:	add	x1, x1, #0x4b8
  40380c:	str	x9, [x8, #1520]
  403810:	bl	407f40 <argp_usage@@Base+0xa8>
  403814:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403818:	add	x8, x8, #0x3a0
  40381c:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  403820:	ldp	q0, q1, [x8]
  403824:	ldr	x8, [x10, #864]
  403828:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  40382c:	adrp	x0, 420000 <argp_failure@@Base+0x16da8>
  403830:	add	x9, x9, #0x4f0
  403834:	add	x0, x0, #0x4c8
  403838:	add	x4, x29, #0x1c
  40383c:	add	x5, sp, #0x8
  403840:	mov	w3, #0x8                   	// #8
  403844:	mov	w1, w20
  403848:	mov	x2, x19
  40384c:	str	x9, [x0, #32]
  403850:	stp	q0, q1, [x9]
  403854:	str	x8, [x0, #16]
  403858:	bl	406e50 <argp_parse@@Base>
  40385c:	ldr	x0, [sp, #8]
  403860:	bl	40376c <ferror@plt+0x180c>
  403864:	ldrsw	x8, [x29, #28]
  403868:	cmp	w8, w20
  40386c:	b.ge	4038a0 <ferror@plt+0x1940>  // b.tcont
  403870:	sub	w1, w20, w8
  403874:	add	x2, x19, x8, lsl #3
  403878:	add	x0, sp, #0x8
  40387c:	bl	4064f4 <ferror@plt+0x4594>
  403880:	cbnz	w0, 403898 <ferror@plt+0x1938>
  403884:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  403888:	add	x2, x2, #0xdd6
  40388c:	mov	w0, #0x1                   	// #1
  403890:	mov	w1, wzr
  403894:	bl	401b90 <error@plt>
  403898:	ldr	x0, [sp, #8]
  40389c:	bl	40376c <ferror@plt+0x180c>
  4038a0:	ldr	x8, [x21, #1432]
  4038a4:	cbnz	x8, 40398c <ferror@plt+0x1a2c>
  4038a8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4038ac:	ldr	x8, [x8, #960]
  4038b0:	blr	x8
  4038b4:	mov	x19, x0
  4038b8:	cbnz	x0, 4038d0 <ferror@plt+0x1970>
  4038bc:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  4038c0:	add	x2, x2, #0xde8
  4038c4:	mov	w0, #0x1                   	// #1
  4038c8:	mov	w1, wzr
  4038cc:	bl	401b90 <error@plt>
  4038d0:	add	x22, x19, #0x8
  4038d4:	adrp	x19, 40d000 <argp_failure@@Base+0x3da8>
  4038d8:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  4038dc:	mov	w23, #0x58                  	// #88
  4038e0:	add	x19, x19, #0xbe0
  4038e4:	mov	w24, #0x2                   	// #2
  4038e8:	adrp	x25, 421000 <argp_failure@@Base+0x17da8>
  4038ec:	b	40392c <ferror@plt+0x19cc>
  4038f0:	ldr	x8, [x21, #1432]
  4038f4:	ldrsw	x9, [x20, #1448]
  4038f8:	movi	v0.2d, #0x0
  4038fc:	madd	x8, x9, x23, x8
  403900:	stur	xzr, [x8, #-8]
  403904:	stur	q0, [x8, #-24]
  403908:	stur	q0, [x8, #-40]
  40390c:	stur	q0, [x8, #-56]
  403910:	stur	q0, [x8, #-72]
  403914:	stur	q0, [x8, #-88]
  403918:	ldr	x9, [x22], #16
  40391c:	stur	w24, [x8, #-80]
  403920:	stur	x9, [x8, #-88]
  403924:	ldr	x9, [x25, #1456]
  403928:	stur	x9, [x8, #-64]
  40392c:	ldur	w8, [x22, #-8]
  403930:	cbnz	w8, 40393c <ferror@plt+0x19dc>
  403934:	ldr	x8, [x22]
  403938:	cbz	x8, 403974 <ferror@plt+0x1a14>
  40393c:	ldrsw	x8, [x20, #1448]
  403940:	ldr	x0, [x21, #1432]
  403944:	add	x8, x8, #0x1
  403948:	mul	x1, x8, x23
  40394c:	str	w8, [x20, #1448]
  403950:	bl	401cf0 <realloc@plt>
  403954:	str	x0, [x21, #1432]
  403958:	cbnz	x0, 4038f0 <ferror@plt+0x1990>
  40395c:	bl	401f10 <__errno_location@plt>
  403960:	ldr	w1, [x0]
  403964:	mov	w0, #0x1                   	// #1
  403968:	mov	x2, x19
  40396c:	bl	401b90 <error@plt>
  403970:	b	4038f0 <ferror@plt+0x1990>
  403974:	ldr	x0, [x21, #1432]
  403978:	ldrsw	x1, [x20, #1448]
  40397c:	adrp	x3, 403000 <ferror@plt+0x10a0>
  403980:	add	x3, x3, #0x9a8
  403984:	mov	w2, #0x58                  	// #88
  403988:	bl	401be0 <qsort@plt>
  40398c:	ldp	x20, x19, [sp, #80]
  403990:	ldp	x22, x21, [sp, #64]
  403994:	ldp	x24, x23, [sp, #48]
  403998:	ldr	x25, [sp, #32]
  40399c:	ldp	x29, x30, [sp, #16]
  4039a0:	add	sp, sp, #0x60
  4039a4:	ret
  4039a8:	stp	x29, x30, [sp, #-16]!
  4039ac:	ldr	x0, [x0]
  4039b0:	ldr	x1, [x1]
  4039b4:	mov	x29, sp
  4039b8:	bl	401d60 <strcmp@plt>
  4039bc:	ldp	x29, x30, [sp], #16
  4039c0:	ret
  4039c4:	stp	x29, x30, [sp, #-32]!
  4039c8:	stp	x20, x19, [sp, #16]
  4039cc:	ldr	x10, [x2, #40]
  4039d0:	sub	w11, w0, #0x41
  4039d4:	mov	x20, x2
  4039d8:	mov	x19, x1
  4039dc:	ldr	x8, [x10]
  4039e0:	mov	w9, w0
  4039e4:	cmp	w11, #0x35
  4039e8:	mov	w0, #0x7                   	// #7
  4039ec:	mov	x29, sp
  4039f0:	b.hi	403a1c <ferror@plt+0x1abc>  // b.pmore
  4039f4:	adrp	x9, 40c000 <argp_failure@@Base+0x2da8>
  4039f8:	add	x9, x9, #0xc1b
  4039fc:	adr	x10, 403a0c <ferror@plt+0x1aac>
  403a00:	ldrb	w12, [x9, x11]
  403a04:	add	x10, x10, x12, lsl #2
  403a08:	br	x10
  403a0c:	mov	x0, x8
  403a10:	mov	x1, x19
  403a14:	bl	4030e0 <ferror@plt+0x1180>
  403a18:	b	403b70 <ferror@plt+0x1c10>
  403a1c:	sub	w11, w9, #0x100
  403a20:	cmp	w11, #0x3
  403a24:	b.hi	403a60 <ferror@plt+0x1b00>  // b.pmore
  403a28:	adrp	x9, 40c000 <argp_failure@@Base+0x2da8>
  403a2c:	add	x9, x9, #0xc51
  403a30:	adr	x10, 403a40 <ferror@plt+0x1ae0>
  403a34:	ldrb	w12, [x9, x11]
  403a38:	add	x10, x10, x12, lsl #2
  403a3c:	br	x10
  403a40:	mov	x0, x8
  403a44:	mov	x1, x19
  403a48:	bl	403238 <ferror@plt+0x12d8>
  403a4c:	b	403b70 <ferror@plt+0x1c10>
  403a50:	mov	x0, x8
  403a54:	mov	x1, x19
  403a58:	bl	403484 <ferror@plt+0x1524>
  403a5c:	b	403b70 <ferror@plt+0x1c10>
  403a60:	mov	w8, #0x3                   	// #3
  403a64:	movk	w8, #0x100, lsl #16
  403a68:	cmp	w9, w8
  403a6c:	b.ne	403b74 <ferror@plt+0x1c14>  // b.any
  403a70:	ldr	x8, [x20, #48]
  403a74:	mov	w0, wzr
  403a78:	str	x10, [x8]
  403a7c:	b	403b74 <ferror@plt+0x1c14>
  403a80:	mov	x0, x8
  403a84:	mov	x1, x19
  403a88:	bl	402f48 <ferror@plt+0xfe8>
  403a8c:	b	403b70 <ferror@plt+0x1c10>
  403a90:	mov	x1, x19
  403a94:	bl	4033c4 <ferror@plt+0x1464>
  403a98:	b	403b70 <ferror@plt+0x1c10>
  403a9c:	mov	x0, x8
  403aa0:	mov	x1, x19
  403aa4:	bl	403168 <ferror@plt+0x1208>
  403aa8:	b	403b70 <ferror@plt+0x1c10>
  403aac:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403ab0:	mov	w9, #0x1                   	// #1
  403ab4:	mov	w0, wzr
  403ab8:	str	w9, [x8, #1464]
  403abc:	b	403b74 <ferror@plt+0x1c14>
  403ac0:	mov	x0, x8
  403ac4:	bl	40376c <ferror@plt+0x180c>
  403ac8:	mov	x0, x19
  403acc:	bl	402eac <ferror@plt+0xf4c>
  403ad0:	ldr	x9, [x20, #40]
  403ad4:	mov	x8, x0
  403ad8:	mov	w0, wzr
  403adc:	str	x8, [x9]
  403ae0:	b	403b74 <ferror@plt+0x1c14>
  403ae4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403ae8:	ldr	w9, [x8, #1476]
  403aec:	mov	w0, wzr
  403af0:	add	w9, w9, #0x1
  403af4:	str	w9, [x8, #1476]
  403af8:	b	403b74 <ferror@plt+0x1c14>
  403afc:	mov	x0, x8
  403b00:	mov	x1, x19
  403b04:	bl	402fd0 <ferror@plt+0x1070>
  403b08:	b	403b70 <ferror@plt+0x1c10>
  403b0c:	adrp	x0, 40d000 <argp_failure@@Base+0x3da8>
  403b10:	add	x0, x0, #0x4c1
  403b14:	b	403b6c <ferror@plt+0x1c0c>
  403b18:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403b1c:	ldr	w9, [x8, #1472]
  403b20:	mov	w0, wzr
  403b24:	add	w9, w9, #0x1
  403b28:	str	w9, [x8, #1472]
  403b2c:	b	403b74 <ferror@plt+0x1c14>
  403b30:	cbz	x19, 403b68 <ferror@plt+0x1c08>
  403b34:	ldrb	w8, [x19]
  403b38:	cmp	w8, #0x40
  403b3c:	b.ne	403b68 <ferror@plt+0x1c08>  // b.any
  403b40:	add	x0, x19, #0x1
  403b44:	bl	403534 <ferror@plt+0x15d4>
  403b48:	b	403b70 <ferror@plt+0x1c10>
  403b4c:	mov	w1, #0x41                  	// #65
  403b50:	mov	w2, wzr
  403b54:	b	403b60 <ferror@plt+0x1c00>
  403b58:	mov	w1, #0x1                   	// #1
  403b5c:	mov	w2, #0x1                   	// #1
  403b60:	bl	40338c <ferror@plt+0x142c>
  403b64:	b	403b70 <ferror@plt+0x1c10>
  403b68:	mov	x0, x19
  403b6c:	bl	4034a4 <ferror@plt+0x1544>
  403b70:	mov	w0, wzr
  403b74:	ldp	x20, x19, [sp, #16]
  403b78:	ldp	x29, x30, [sp], #32
  403b7c:	ret
  403b80:	mov	w8, #0x4                   	// #4
  403b84:	movk	w8, #0x200, lsl #16
  403b88:	cmp	w0, w8
  403b8c:	mov	x0, x1
  403b90:	b.ne	403bac <ferror@plt+0x1c4c>  // b.any
  403b94:	stp	x29, x30, [sp, #-16]!
  403b98:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  403b9c:	add	x0, x0, #0x5c
  403ba0:	mov	x29, sp
  403ba4:	bl	4021c0 <ferror@plt+0x260>
  403ba8:	ldp	x29, x30, [sp], #16
  403bac:	ret
  403bb0:	ret
  403bb4:	cmp	w1, #0x1
  403bb8:	b.lt	403c08 <ferror@plt+0x1ca8>  // b.tstop
  403bbc:	stp	x29, x30, [sp, #-48]!
  403bc0:	stp	x20, x19, [sp, #32]
  403bc4:	str	x21, [sp, #16]
  403bc8:	mov	x21, x0
  403bcc:	ldr	x0, [x2]
  403bd0:	mov	x29, sp
  403bd4:	mov	x19, x2
  403bd8:	mov	w20, w1
  403bdc:	bl	402e5c <ferror@plt+0xefc>
  403be0:	cmp	x0, #0x0
  403be4:	mov	w8, #0x1                   	// #1
  403be8:	cinc	w3, w8, eq  // eq = none
  403bec:	mov	x0, x21
  403bf0:	mov	w1, w20
  403bf4:	mov	x2, x19
  403bf8:	bl	404e78 <ferror@plt+0x2f18>
  403bfc:	ldp	x20, x19, [sp, #32]
  403c00:	ldr	x21, [sp, #16]
  403c04:	ldp	x29, x30, [sp], #48
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-32]!
  403c10:	cmp	w1, #0x0
  403c14:	stp	x20, x19, [sp, #16]
  403c18:	csel	x8, x0, x2, eq  // eq = none
  403c1c:	ldr	x19, [x8]
  403c20:	mov	x29, sp
  403c24:	mov	x0, x19
  403c28:	bl	402e5c <ferror@plt+0xefc>
  403c2c:	mov	x20, x0
  403c30:	cbnz	x0, 403c50 <ferror@plt+0x1cf0>
  403c34:	bl	401f10 <__errno_location@plt>
  403c38:	ldr	w1, [x0]
  403c3c:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  403c40:	add	x2, x2, #0x2a2
  403c44:	mov	w0, #0x1                   	// #1
  403c48:	mov	x3, x19
  403c4c:	bl	401b90 <error@plt>
  403c50:	ldr	x1, [x20, #8]
  403c54:	bl	404c0c <ferror@plt+0x2cac>
  403c58:	ldp	x20, x19, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #32
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-32]!
  403c68:	cmp	w1, #0x0
  403c6c:	stp	x20, x19, [sp, #16]
  403c70:	csel	x8, x0, x2, eq  // eq = none
  403c74:	ldr	x19, [x8]
  403c78:	mov	x29, sp
  403c7c:	mov	x0, x19
  403c80:	bl	402e5c <ferror@plt+0xefc>
  403c84:	mov	x20, x0
  403c88:	cbnz	x0, 403ca8 <ferror@plt+0x1d48>
  403c8c:	bl	401f10 <__errno_location@plt>
  403c90:	ldr	w1, [x0]
  403c94:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  403c98:	add	x2, x2, #0x2a2
  403c9c:	mov	w0, #0x1                   	// #1
  403ca0:	mov	x3, x19
  403ca4:	bl	401b90 <error@plt>
  403ca8:	ldr	x1, [x20, #16]
  403cac:	bl	404c0c <ferror@plt+0x2cac>
  403cb0:	ldp	x20, x19, [sp, #16]
  403cb4:	ldp	x29, x30, [sp], #32
  403cb8:	ret
  403cbc:	cbz	w1, 403d24 <ferror@plt+0x1dc4>
  403cc0:	stp	x29, x30, [sp, #-48]!
  403cc4:	stp	x22, x21, [sp, #16]
  403cc8:	stp	x20, x19, [sp, #32]
  403ccc:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  403cd0:	ldr	x8, [x8, #920]
  403cd4:	ldr	x21, [x0]
  403cd8:	mov	x20, x0
  403cdc:	mov	x29, sp
  403ce0:	cbz	x8, 403d14 <ferror@plt+0x1db4>
  403ce4:	adrp	x9, 420000 <argp_failure@@Base+0x16da8>
  403ce8:	add	x9, x9, #0x398
  403cec:	mov	x19, x2
  403cf0:	add	x22, x9, #0x18
  403cf4:	str	x8, [x20]
  403cf8:	ldr	x8, [x19]
  403cfc:	mov	x0, x20
  403d00:	mov	w1, wzr
  403d04:	str	x8, [x20, #24]
  403d08:	bl	404ea0 <ferror@plt+0x2f40>
  403d0c:	ldr	x8, [x22], #24
  403d10:	cbnz	x8, 403cf4 <ferror@plt+0x1d94>
  403d14:	str	x21, [x20]
  403d18:	ldp	x20, x19, [sp, #32]
  403d1c:	ldp	x22, x21, [sp, #16]
  403d20:	ldp	x29, x30, [sp], #48
  403d24:	ret
  403d28:	stp	x29, x30, [sp, #-16]!
  403d2c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403d30:	ldr	w8, [x8, #1472]
  403d34:	mov	x29, sp
  403d38:	cmp	w8, #0x0
  403d3c:	cset	w3, eq  // eq = none
  403d40:	bl	404e78 <ferror@plt+0x2f18>
  403d44:	ldp	x29, x30, [sp], #16
  403d48:	ret
  403d4c:	stp	x29, x30, [sp, #-16]!
  403d50:	mov	w1, #0xa                   	// #10
  403d54:	mov	x29, sp
  403d58:	bl	404b90 <ferror@plt+0x2c30>
  403d5c:	ldp	x29, x30, [sp], #16
  403d60:	ret
  403d64:	stp	x29, x30, [sp, #-16]!
  403d68:	mov	w1, #0x9                   	// #9
  403d6c:	mov	x29, sp
  403d70:	bl	404b90 <ferror@plt+0x2c30>
  403d74:	ldp	x29, x30, [sp], #16
  403d78:	ret
  403d7c:	stp	x29, x30, [sp, #-48]!
  403d80:	cmp	w1, #0x2
  403d84:	str	x21, [sp, #16]
  403d88:	stp	x20, x19, [sp, #32]
  403d8c:	mov	x29, sp
  403d90:	b.lt	403df0 <ferror@plt+0x1e90>  // b.tstop
  403d94:	mov	x20, x0
  403d98:	ldr	x0, [x2]
  403d9c:	mov	x19, x2
  403da0:	add	x1, x29, #0x18
  403da4:	mov	w2, #0xa                   	// #10
  403da8:	bl	401b50 <strtoul@plt>
  403dac:	ldr	x8, [x29, #24]
  403db0:	mov	x21, x0
  403db4:	ldrb	w8, [x8]
  403db8:	cbz	w8, 403dd0 <ferror@plt+0x1e70>
  403dbc:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  403dc0:	add	x2, x2, #0x2b7
  403dc4:	mov	w0, #0x1                   	// #1
  403dc8:	mov	w1, wzr
  403dcc:	bl	401b90 <error@plt>
  403dd0:	cbz	w21, 403df0 <ferror@plt+0x1e90>
  403dd4:	ldr	x8, [x19, #8]
  403dd8:	mov	x0, x20
  403ddc:	mov	w1, wzr
  403de0:	sub	w21, w21, #0x1
  403de4:	str	x8, [x20, #24]
  403de8:	bl	404ea0 <ferror@plt+0x2f40>
  403dec:	cbnz	w21, 403dd4 <ferror@plt+0x1e74>
  403df0:	ldp	x20, x19, [sp, #32]
  403df4:	ldr	x21, [sp, #16]
  403df8:	ldp	x29, x30, [sp], #48
  403dfc:	ret
  403e00:	stp	x29, x30, [sp, #-16]!
  403e04:	ldr	w8, [x0, #20]
  403e08:	mov	x29, sp
  403e0c:	cmp	w8, #0x0
  403e10:	cset	w3, eq  // eq = none
  403e14:	bl	404e78 <ferror@plt+0x2f18>
  403e18:	ldp	x29, x30, [sp], #16
  403e1c:	ret
  403e20:	sub	sp, sp, #0x40
  403e24:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  403e28:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  403e2c:	ldr	w8, [x8, #1464]
  403e30:	ldr	w9, [x9, #1468]
  403e34:	stp	x22, x21, [sp, #32]
  403e38:	stp	x20, x19, [sp, #48]
  403e3c:	mov	x19, x2
  403e40:	orr	w9, w9, w8
  403e44:	cmp	w9, #0x0
  403e48:	mov	w20, w1
  403e4c:	mov	x21, x0
  403e50:	cset	w8, ne  // ne = any
  403e54:	stp	x29, x30, [sp, #16]
  403e58:	add	x29, sp, #0x10
  403e5c:	cbnz	w9, 403ea8 <ferror@plt+0x1f48>
  403e60:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  403e64:	add	x0, x0, #0x925
  403e68:	sub	x1, x29, #0x4
  403e6c:	stur	wzr, [x29, #-4]
  403e70:	bl	402588 <ferror@plt+0x628>
  403e74:	mov	w22, w0
  403e78:	cbz	w0, 403ed0 <ferror@plt+0x1f70>
  403e7c:	ldr	w0, [x21, #16]
  403e80:	ldr	x2, [x21, #8]
  403e84:	mov	w1, #0x8913                	// #35091
  403e88:	bl	408950 <argp_usage@@Base+0xab8>
  403e8c:	cmp	w0, #0x0
  403e90:	cset	w8, eq  // eq = none
  403e94:	cbz	w8, 403ea8 <ferror@plt+0x1f48>
  403e98:	ldr	x8, [x21, #8]
  403e9c:	ldrh	w8, [x8, #16]
  403ea0:	tst	w22, w8
  403ea4:	cset	w8, ne  // ne = any
  403ea8:	eor	w3, w8, #0x1
  403eac:	mov	x0, x21
  403eb0:	mov	w1, w20
  403eb4:	mov	x2, x19
  403eb8:	bl	404e78 <ferror@plt+0x2f18>
  403ebc:	ldp	x20, x19, [sp, #48]
  403ec0:	ldp	x22, x21, [sp, #32]
  403ec4:	ldp	x29, x30, [sp, #16]
  403ec8:	add	sp, sp, #0x40
  403ecc:	ret
  403ed0:	mov	w8, wzr
  403ed4:	cbnz	w8, 403e98 <ferror@plt+0x1f38>
  403ed8:	b	403ea8 <ferror@plt+0x1f48>
  403edc:	stp	x29, x30, [sp, #-32]!
  403ee0:	stp	x20, x19, [sp, #16]
  403ee4:	mov	x29, sp
  403ee8:	mov	x19, x2
  403eec:	mov	w20, w1
  403ef0:	bl	401f10 <__errno_location@plt>
  403ef4:	cmp	w20, #0x1
  403ef8:	str	wzr, [x0]
  403efc:	b.lt	403f18 <ferror@plt+0x1fb8>  // b.tstop
  403f00:	ldr	x0, [x19]
  403f04:	mov	x1, xzr
  403f08:	mov	w2, wzr
  403f0c:	bl	401d80 <strtol@plt>
  403f10:	mov	x19, x0
  403f14:	b	403f1c <ferror@plt+0x1fbc>
  403f18:	mov	x19, xzr
  403f1c:	cmp	x19, #0x0
  403f20:	adrp	x20, 420000 <argp_failure@@Base+0x16da8>
  403f24:	b.gt	403f54 <ferror@plt+0x1ff4>
  403f28:	ldr	x8, [x20, #2144]
  403f2c:	ldr	w8, [x8]
  403f30:	add	w9, w8, #0x7
  403f34:	cmp	w8, #0x0
  403f38:	csel	w8, w9, w8, lt  // lt = tstop
  403f3c:	and	w8, w8, #0xfffffff8
  403f40:	add	w8, w8, #0x8
  403f44:	sxtw	x19, w8
  403f48:	b	403f54 <ferror@plt+0x1ff4>
  403f4c:	mov	w1, #0x20                  	// #32
  403f50:	bl	404b90 <ferror@plt+0x2c30>
  403f54:	ldr	x8, [x20, #2144]
  403f58:	ldrsw	x8, [x8]
  403f5c:	cmp	x19, x8
  403f60:	b.gt	403f4c <ferror@plt+0x1fec>
  403f64:	ldp	x20, x19, [sp, #16]
  403f68:	ldp	x29, x30, [sp], #32
  403f6c:	ret
  403f70:	cmp	w1, #0x2
  403f74:	b.lt	403ffc <ferror@plt+0x209c>  // b.tstop
  403f78:	stp	x29, x30, [sp, #-64]!
  403f7c:	stp	x22, x21, [sp, #32]
  403f80:	adrp	x21, 421000 <argp_failure@@Base+0x17da8>
  403f84:	stp	x24, x23, [sp, #16]
  403f88:	ldr	w24, [x21, #1480]
  403f8c:	stp	x20, x19, [sp, #48]
  403f90:	mov	x19, x2
  403f94:	mov	x20, x0
  403f98:	mov	w22, w1
  403f9c:	mov	w23, #0x1                   	// #1
  403fa0:	mov	x29, sp
  403fa4:	str	wzr, [x21, #1480]
  403fa8:	b	403fcc <ferror@plt+0x206c>
  403fac:	ldr	x8, [x19, x23, lsl #3]
  403fb0:	mov	x0, x20
  403fb4:	mov	w1, wzr
  403fb8:	str	x8, [x20, #24]
  403fbc:	bl	404ea0 <ferror@plt+0x2f40>
  403fc0:	add	x23, x23, #0x1
  403fc4:	cmp	x22, x23
  403fc8:	b.eq	403fe8 <ferror@plt+0x2088>  // b.none
  403fcc:	ldr	w8, [x21, #1480]
  403fd0:	cbz	w8, 403fac <ferror@plt+0x204c>
  403fd4:	ldr	x1, [x19]
  403fd8:	bl	404c0c <ferror@plt+0x2cac>
  403fdc:	mov	w24, #0x1                   	// #1
  403fe0:	str	wzr, [x21, #1480]
  403fe4:	b	403fac <ferror@plt+0x204c>
  403fe8:	str	w24, [x21, #1480]
  403fec:	ldp	x20, x19, [sp, #48]
  403ff0:	ldp	x22, x21, [sp, #32]
  403ff4:	ldp	x24, x23, [sp, #16]
  403ff8:	ldp	x29, x30, [sp], #64
  403ffc:	ret
  404000:	cmp	w1, #0x1
  404004:	b.lt	404080 <ferror@plt+0x2120>  // b.tstop
  404008:	stp	x29, x30, [sp, #-64]!
  40400c:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  404010:	stp	x22, x21, [sp, #32]
  404014:	mov	x21, x0
  404018:	ldr	x0, [x8, #2152]
  40401c:	stp	x20, x19, [sp, #48]
  404020:	mov	x19, x2
  404024:	mov	w20, w1
  404028:	str	x23, [sp, #16]
  40402c:	mov	x29, sp
  404030:	cbz	x0, 404054 <ferror@plt+0x20f4>
  404034:	ldr	x22, [x19]
  404038:	adrp	x23, 420000 <argp_failure@@Base+0x16da8>
  40403c:	add	x23, x23, #0x878
  404040:	mov	x1, x22
  404044:	bl	401d60 <strcmp@plt>
  404048:	cbz	w0, 40405c <ferror@plt+0x20fc>
  40404c:	ldr	x0, [x23], #16
  404050:	cbnz	x0, 404040 <ferror@plt+0x20e0>
  404054:	mov	w3, #0x2                   	// #2
  404058:	b	404060 <ferror@plt+0x2100>
  40405c:	mov	w3, #0x1                   	// #1
  404060:	mov	x0, x21
  404064:	mov	w1, w20
  404068:	mov	x2, x19
  40406c:	bl	404e78 <ferror@plt+0x2f18>
  404070:	ldp	x20, x19, [sp, #48]
  404074:	ldp	x22, x21, [sp, #32]
  404078:	ldr	x23, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #64
  404080:	ret
  404084:	stp	x29, x30, [sp, #-48]!
  404088:	cmp	w1, #0x1
  40408c:	str	x21, [sp, #16]
  404090:	stp	x20, x19, [sp, #32]
  404094:	mov	x29, sp
  404098:	b.lt	4040d8 <ferror@plt+0x2178>  // b.tstop
  40409c:	mov	x20, x2
  4040a0:	mov	x19, x0
  4040a4:	mov	w21, w1
  4040a8:	ldr	x0, [x20]
  4040ac:	bl	402e5c <ferror@plt+0xefc>
  4040b0:	cbnz	x0, 4040c4 <ferror@plt+0x2164>
  4040b4:	subs	x21, x21, #0x1
  4040b8:	add	x20, x20, #0x8
  4040bc:	b.ne	4040a8 <ferror@plt+0x2148>  // b.any
  4040c0:	b	4040d8 <ferror@plt+0x2178>
  4040c4:	ldr	x8, [x0, #16]
  4040c8:	mov	x0, x19
  4040cc:	mov	w1, wzr
  4040d0:	str	x8, [x19, #24]
  4040d4:	bl	404ea0 <ferror@plt+0x2f40>
  4040d8:	ldp	x20, x19, [sp, #32]
  4040dc:	ldr	x21, [sp, #16]
  4040e0:	ldp	x29, x30, [sp], #48
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-80]!
  4040ec:	stp	x24, x23, [sp, #32]
  4040f0:	adrp	x23, 421000 <argp_failure@@Base+0x17da8>
  4040f4:	adrp	x24, 420000 <argp_failure@@Base+0x16da8>
  4040f8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4040fc:	stp	x26, x25, [sp, #16]
  404100:	ldr	x8, [x8, #1144]
  404104:	ldr	x26, [x23, #1496]
  404108:	ldr	x25, [x24, #2144]
  40410c:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  404110:	add	x9, x9, #0x5cc
  404114:	cmp	w1, #0x1
  404118:	stp	x22, x21, [sp, #48]
  40411c:	stp	x20, x19, [sp, #64]
  404120:	mov	x29, sp
  404124:	str	x8, [x23, #1496]
  404128:	str	x9, [x24, #2144]
  40412c:	b.lt	404160 <ferror@plt+0x2200>  // b.tstop
  404130:	mov	x19, x2
  404134:	mov	w20, w1
  404138:	mov	x21, x0
  40413c:	mov	w22, wzr
  404140:	mov	x0, x21
  404144:	mov	w1, w20
  404148:	mov	x2, x19
  40414c:	mov	w3, w22
  404150:	bl	404e78 <ferror@plt+0x2f18>
  404154:	add	w22, w22, #0x1
  404158:	cmp	w20, w22
  40415c:	b.ne	404140 <ferror@plt+0x21e0>  // b.any
  404160:	str	x26, [x23, #1496]
  404164:	str	x25, [x24, #2144]
  404168:	ldp	x20, x19, [sp, #64]
  40416c:	ldp	x22, x21, [sp, #48]
  404170:	ldp	x24, x23, [sp, #32]
  404174:	ldp	x26, x25, [sp, #16]
  404178:	ldp	x29, x30, [sp], #80
  40417c:	ret
  404180:	stp	x29, x30, [sp, #-16]!
  404184:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  404188:	ldr	x1, [x8, #1368]
  40418c:	mov	x29, sp
  404190:	bl	404c0c <ferror@plt+0x2cac>
  404194:	ldp	x29, x30, [sp], #16
  404198:	ret
  40419c:	stp	x29, x30, [sp, #-16]!
  4041a0:	cmp	w1, #0x1
  4041a4:	mov	x29, sp
  4041a8:	b.lt	4041c0 <ferror@plt+0x2260>  // b.tstop
  4041ac:	ldr	x0, [x2]
  4041b0:	mov	x1, xzr
  4041b4:	mov	w2, wzr
  4041b8:	bl	401b50 <strtoul@plt>
  4041bc:	bl	401b80 <exit@plt>
  4041c0:	mov	w0, wzr
  4041c4:	bl	401b80 <exit@plt>
  4041c8:	stp	x29, x30, [sp, #-16]!
  4041cc:	ldr	x1, [x0]
  4041d0:	mov	x29, sp
  4041d4:	bl	404c0c <ferror@plt+0x2cac>
  4041d8:	ldp	x29, x30, [sp], #16
  4041dc:	ret
  4041e0:	stp	x29, x30, [sp, #-48]!
  4041e4:	stp	x20, x19, [sp, #32]
  4041e8:	mov	x20, x0
  4041ec:	ldr	x0, [x0]
  4041f0:	str	x21, [sp, #16]
  4041f4:	mov	x29, sp
  4041f8:	mov	x19, x2
  4041fc:	mov	w21, w1
  404200:	bl	401e70 <if_nametoindex@plt>
  404204:	cmp	w0, #0x0
  404208:	cset	w3, eq  // eq = none
  40420c:	mov	x0, x20
  404210:	mov	w1, w21
  404214:	mov	x2, x19
  404218:	bl	404e78 <ferror@plt+0x2f18>
  40421c:	ldp	x20, x19, [sp, #32]
  404220:	ldr	x21, [sp, #16]
  404224:	ldp	x29, x30, [sp], #48
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-32]!
  404230:	stp	x20, x19, [sp, #16]
  404234:	mov	x20, x0
  404238:	ldr	x0, [x0]
  40423c:	mov	x29, sp
  404240:	bl	401e70 <if_nametoindex@plt>
  404244:	mov	w19, w0
  404248:	cbnz	w0, 404268 <ferror@plt+0x2308>
  40424c:	bl	401f10 <__errno_location@plt>
  404250:	ldr	w1, [x0]
  404254:	ldr	x3, [x20]
  404258:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  40425c:	add	x2, x2, #0x2cc
  404260:	mov	w0, #0x1                   	// #1
  404264:	bl	401b90 <error@plt>
  404268:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  40426c:	add	x0, x0, #0xca9
  404270:	mov	w1, w19
  404274:	bl	401ef0 <printf@plt>
  404278:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  40427c:	ldr	x8, [x8, #2144]
  404280:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  404284:	mov	w11, #0x1                   	// #1
  404288:	ldr	w9, [x8]
  40428c:	add	w9, w9, w0
  404290:	str	w9, [x8]
  404294:	ldp	x20, x19, [sp, #16]
  404298:	str	w11, [x10, #1480]
  40429c:	ldp	x29, x30, [sp], #32
  4042a0:	ret
  4042a4:	stp	x29, x30, [sp, #-48]!
  4042a8:	stp	x20, x19, [sp, #32]
  4042ac:	mov	x20, x0
  4042b0:	mov	x19, x2
  4042b4:	ldr	w0, [x0, #16]
  4042b8:	ldr	x2, [x20, #8]
  4042bc:	str	x21, [sp, #16]
  4042c0:	mov	w21, w1
  4042c4:	mov	w1, #0x8915                	// #35093
  4042c8:	mov	x29, sp
  4042cc:	bl	408950 <argp_usage@@Base+0xab8>
  4042d0:	lsr	w3, w0, #31
  4042d4:	mov	x0, x20
  4042d8:	mov	w1, w21
  4042dc:	mov	x2, x19
  4042e0:	bl	404e78 <ferror@plt+0x2f18>
  4042e4:	ldp	x20, x19, [sp, #32]
  4042e8:	ldr	x21, [sp, #16]
  4042ec:	ldp	x29, x30, [sp], #48
  4042f0:	ret
  4042f4:	stp	x29, x30, [sp, #-48]!
  4042f8:	stp	x20, x19, [sp, #32]
  4042fc:	mov	x19, x0
  404300:	mov	x20, x2
  404304:	ldr	w0, [x0, #16]
  404308:	ldr	x2, [x19, #8]
  40430c:	str	x21, [sp, #16]
  404310:	mov	w21, w1
  404314:	mov	w1, #0x8915                	// #35093
  404318:	mov	x29, sp
  40431c:	bl	408950 <argp_usage@@Base+0xab8>
  404320:	tbnz	w0, #31, 40433c <ferror@plt+0x23dc>
  404324:	ldr	x8, [x19, #8]
  404328:	mov	w1, w21
  40432c:	mov	x2, x20
  404330:	add	x3, x8, #0x10
  404334:	bl	405124 <ferror@plt+0x31c4>
  404338:	b	404358 <ferror@plt+0x23f8>
  40433c:	bl	401f10 <__errno_location@plt>
  404340:	ldr	w1, [x0]
  404344:	ldr	x3, [x19, #8]
  404348:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  40434c:	add	x2, x2, #0x2f5
  404350:	mov	w0, #0x1                   	// #1
  404354:	bl	401b90 <error@plt>
  404358:	ldp	x20, x19, [sp, #32]
  40435c:	ldr	x21, [sp, #16]
  404360:	ldp	x29, x30, [sp], #48
  404364:	ret
  404368:	stp	x29, x30, [sp, #-48]!
  40436c:	stp	x20, x19, [sp, #32]
  404370:	mov	x20, x0
  404374:	mov	x19, x2
  404378:	ldr	w0, [x0, #16]
  40437c:	ldr	x2, [x20, #8]
  404380:	str	x21, [sp, #16]
  404384:	mov	w21, w1
  404388:	mov	w1, #0x891b                	// #35099
  40438c:	mov	x29, sp
  404390:	bl	408950 <argp_usage@@Base+0xab8>
  404394:	lsr	w3, w0, #31
  404398:	mov	x0, x20
  40439c:	mov	w1, w21
  4043a0:	mov	x2, x19
  4043a4:	bl	404e78 <ferror@plt+0x2f18>
  4043a8:	ldp	x20, x19, [sp, #32]
  4043ac:	ldr	x21, [sp, #16]
  4043b0:	ldp	x29, x30, [sp], #48
  4043b4:	ret
  4043b8:	stp	x29, x30, [sp, #-48]!
  4043bc:	stp	x20, x19, [sp, #32]
  4043c0:	mov	x19, x0
  4043c4:	mov	x20, x2
  4043c8:	ldr	w0, [x0, #16]
  4043cc:	ldr	x2, [x19, #8]
  4043d0:	str	x21, [sp, #16]
  4043d4:	mov	w21, w1
  4043d8:	mov	w1, #0x891b                	// #35099
  4043dc:	mov	x29, sp
  4043e0:	bl	408950 <argp_usage@@Base+0xab8>
  4043e4:	tbnz	w0, #31, 404400 <ferror@plt+0x24a0>
  4043e8:	ldr	x8, [x19, #8]
  4043ec:	mov	w1, w21
  4043f0:	mov	x2, x20
  4043f4:	add	x3, x8, #0x10
  4043f8:	bl	405124 <ferror@plt+0x31c4>
  4043fc:	b	40441c <ferror@plt+0x24bc>
  404400:	bl	401f10 <__errno_location@plt>
  404404:	ldr	w1, [x0]
  404408:	ldr	x3, [x19, #8]
  40440c:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  404410:	add	x2, x2, #0x31b
  404414:	mov	w0, #0x1                   	// #1
  404418:	bl	401b90 <error@plt>
  40441c:	ldp	x20, x19, [sp, #32]
  404420:	ldr	x21, [sp, #16]
  404424:	ldp	x29, x30, [sp], #48
  404428:	ret
  40442c:	stp	x29, x30, [sp, #-64]!
  404430:	stp	x22, x21, [sp, #32]
  404434:	stp	x20, x19, [sp, #48]
  404438:	ldr	x8, [x0, #8]
  40443c:	str	x23, [sp, #16]
  404440:	mov	x29, sp
  404444:	mov	x20, x0
  404448:	ldrh	w23, [x8, #16]
  40444c:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  404450:	mov	w21, w1
  404454:	add	x0, x0, #0x928
  404458:	add	x1, x29, #0x1c
  40445c:	mov	x19, x2
  404460:	bl	402588 <ferror@plt+0x628>
  404464:	cbz	w0, 4044a4 <ferror@plt+0x2544>
  404468:	mov	w22, w0
  40446c:	ldr	w0, [x20, #16]
  404470:	ldr	x2, [x20, #8]
  404474:	mov	w1, #0x8913                	// #35091
  404478:	bl	408950 <argp_usage@@Base+0xab8>
  40447c:	tst	w22, w23
  404480:	mov	w3, #0x1                   	// #1
  404484:	b.eq	4044a8 <ferror@plt+0x2548>  // b.none
  404488:	tbnz	w0, #31, 4044a8 <ferror@plt+0x2548>
  40448c:	ldr	w0, [x20, #16]
  404490:	ldr	x2, [x20, #8]
  404494:	mov	w1, #0x8919                	// #35097
  404498:	bl	408950 <argp_usage@@Base+0xab8>
  40449c:	lsr	w3, w0, #31
  4044a0:	b	4044a8 <ferror@plt+0x2548>
  4044a4:	mov	w3, #0x1                   	// #1
  4044a8:	mov	x0, x20
  4044ac:	mov	w1, w21
  4044b0:	mov	x2, x19
  4044b4:	bl	404e78 <ferror@plt+0x2f18>
  4044b8:	ldp	x20, x19, [sp, #48]
  4044bc:	ldp	x22, x21, [sp, #32]
  4044c0:	ldr	x23, [sp, #16]
  4044c4:	ldp	x29, x30, [sp], #64
  4044c8:	ret
  4044cc:	stp	x29, x30, [sp, #-48]!
  4044d0:	stp	x20, x19, [sp, #32]
  4044d4:	mov	x19, x0
  4044d8:	mov	x20, x2
  4044dc:	ldr	w0, [x0, #16]
  4044e0:	ldr	x2, [x19, #8]
  4044e4:	str	x21, [sp, #16]
  4044e8:	mov	w21, w1
  4044ec:	mov	w1, #0x8919                	// #35097
  4044f0:	mov	x29, sp
  4044f4:	bl	408950 <argp_usage@@Base+0xab8>
  4044f8:	tbnz	w0, #31, 404514 <ferror@plt+0x25b4>
  4044fc:	ldr	x8, [x19, #8]
  404500:	mov	w1, w21
  404504:	mov	x2, x20
  404508:	add	x3, x8, #0x10
  40450c:	bl	405124 <ferror@plt+0x31c4>
  404510:	b	404530 <ferror@plt+0x25d0>
  404514:	bl	401f10 <__errno_location@plt>
  404518:	ldr	w1, [x0]
  40451c:	ldr	x3, [x19, #8]
  404520:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  404524:	add	x2, x2, #0x344
  404528:	mov	w0, #0x1                   	// #1
  40452c:	bl	401b90 <error@plt>
  404530:	ldp	x20, x19, [sp, #32]
  404534:	ldr	x21, [sp, #16]
  404538:	ldp	x29, x30, [sp], #48
  40453c:	ret
  404540:	stp	x29, x30, [sp, #-64]!
  404544:	stp	x22, x21, [sp, #32]
  404548:	stp	x20, x19, [sp, #48]
  40454c:	ldr	x8, [x0, #8]
  404550:	str	x23, [sp, #16]
  404554:	mov	x29, sp
  404558:	mov	x20, x0
  40455c:	ldrh	w23, [x8, #16]
  404560:	adrp	x0, 40c000 <argp_failure@@Base+0x2da8>
  404564:	mov	w21, w1
  404568:	add	x0, x0, #0x941
  40456c:	add	x1, x29, #0x1c
  404570:	mov	x19, x2
  404574:	bl	402588 <ferror@plt+0x628>
  404578:	cbz	w0, 4045b8 <ferror@plt+0x2658>
  40457c:	mov	w22, w0
  404580:	ldr	w0, [x20, #16]
  404584:	ldr	x2, [x20, #8]
  404588:	mov	w1, #0x8913                	// #35091
  40458c:	bl	408950 <argp_usage@@Base+0xab8>
  404590:	tst	w22, w23
  404594:	mov	w3, #0x1                   	// #1
  404598:	b.eq	4045bc <ferror@plt+0x265c>  // b.none
  40459c:	tbnz	w0, #31, 4045bc <ferror@plt+0x265c>
  4045a0:	ldr	w0, [x20, #16]
  4045a4:	ldr	x2, [x20, #8]
  4045a8:	mov	w1, #0x8917                	// #35095
  4045ac:	bl	408950 <argp_usage@@Base+0xab8>
  4045b0:	lsr	w3, w0, #31
  4045b4:	b	4045bc <ferror@plt+0x265c>
  4045b8:	mov	w3, #0x1                   	// #1
  4045bc:	mov	x0, x20
  4045c0:	mov	w1, w21
  4045c4:	mov	x2, x19
  4045c8:	bl	404e78 <ferror@plt+0x2f18>
  4045cc:	ldp	x20, x19, [sp, #48]
  4045d0:	ldp	x22, x21, [sp, #32]
  4045d4:	ldr	x23, [sp, #16]
  4045d8:	ldp	x29, x30, [sp], #64
  4045dc:	ret
  4045e0:	stp	x29, x30, [sp, #-48]!
  4045e4:	stp	x20, x19, [sp, #32]
  4045e8:	mov	x19, x0
  4045ec:	mov	x20, x2
  4045f0:	ldr	w0, [x0, #16]
  4045f4:	ldr	x2, [x19, #8]
  4045f8:	str	x21, [sp, #16]
  4045fc:	mov	w21, w1
  404600:	mov	w1, #0x8917                	// #35095
  404604:	mov	x29, sp
  404608:	bl	408950 <argp_usage@@Base+0xab8>
  40460c:	tbnz	w0, #31, 404628 <ferror@plt+0x26c8>
  404610:	ldr	x8, [x19, #8]
  404614:	mov	w1, w21
  404618:	mov	x2, x20
  40461c:	add	x3, x8, #0x10
  404620:	bl	405124 <ferror@plt+0x31c4>
  404624:	b	404644 <ferror@plt+0x26e4>
  404628:	bl	401f10 <__errno_location@plt>
  40462c:	ldr	w1, [x0]
  404630:	ldr	x3, [x19, #8]
  404634:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  404638:	add	x2, x2, #0x36d
  40463c:	mov	w0, #0x1                   	// #1
  404640:	bl	401b90 <error@plt>
  404644:	ldp	x20, x19, [sp, #32]
  404648:	ldr	x21, [sp, #16]
  40464c:	ldp	x29, x30, [sp], #48
  404650:	ret
  404654:	stp	x29, x30, [sp, #-48]!
  404658:	stp	x20, x19, [sp, #32]
  40465c:	mov	x20, x0
  404660:	mov	x19, x2
  404664:	ldr	w0, [x0, #16]
  404668:	ldr	x2, [x20, #8]
  40466c:	str	x21, [sp, #16]
  404670:	mov	w21, w1
  404674:	mov	w1, #0x8913                	// #35091
  404678:	mov	x29, sp
  40467c:	bl	408950 <argp_usage@@Base+0xab8>
  404680:	lsr	w3, w0, #31
  404684:	mov	x0, x20
  404688:	mov	w1, w21
  40468c:	mov	x2, x19
  404690:	bl	404e78 <ferror@plt+0x2f18>
  404694:	ldp	x20, x19, [sp, #32]
  404698:	ldr	x21, [sp, #16]
  40469c:	ldp	x29, x30, [sp], #48
  4046a0:	ret
  4046a4:	stp	x29, x30, [sp, #-48]!
  4046a8:	stp	x22, x21, [sp, #16]
  4046ac:	stp	x20, x19, [sp, #32]
  4046b0:	mov	x20, x0
  4046b4:	mov	x19, x2
  4046b8:	ldr	w0, [x0, #16]
  4046bc:	ldr	x2, [x20, #8]
  4046c0:	mov	w22, w1
  4046c4:	mov	w1, #0x8913                	// #35091
  4046c8:	mov	x29, sp
  4046cc:	bl	408950 <argp_usage@@Base+0xab8>
  4046d0:	tbnz	w0, #31, 404730 <ferror@plt+0x27d0>
  4046d4:	ldr	x8, [x20, #8]
  4046d8:	subs	w21, w22, #0x1
  4046dc:	ldrh	w20, [x8, #16]
  4046e0:	b.lt	404750 <ferror@plt+0x27f0>  // b.tstop
  4046e4:	ldr	x22, [x19]
  4046e8:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  4046ec:	add	x1, x1, #0xb1c
  4046f0:	mov	x0, x22
  4046f4:	bl	401d60 <strcmp@plt>
  4046f8:	cbz	w0, 404764 <ferror@plt+0x2804>
  4046fc:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404700:	add	x1, x1, #0x42
  404704:	mov	x0, x22
  404708:	bl	401d60 <strcmp@plt>
  40470c:	cbz	w0, 404778 <ferror@plt+0x2818>
  404710:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404714:	add	x1, x1, #0x40a
  404718:	mov	x0, x22
  40471c:	bl	401d60 <strcmp@plt>
  404720:	cbnz	w0, 404780 <ferror@plt+0x2820>
  404724:	add	x2, x19, #0x8
  404728:	mov	w1, w21
  40472c:	b	404758 <ferror@plt+0x27f8>
  404730:	bl	401f10 <__errno_location@plt>
  404734:	ldr	w1, [x0]
  404738:	ldr	x3, [x20, #8]
  40473c:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  404740:	add	x2, x2, #0x3e3
  404744:	mov	w0, #0x1                   	// #1
  404748:	bl	401b90 <error@plt>
  40474c:	b	404780 <ferror@plt+0x2820>
  404750:	mov	w1, w22
  404754:	mov	x2, x19
  404758:	mov	w3, w20
  40475c:	bl	40523c <ferror@plt+0x32dc>
  404760:	b	404780 <ferror@plt+0x2820>
  404764:	add	x2, x19, #0x8
  404768:	mov	w1, w21
  40476c:	mov	w3, w20
  404770:	bl	404c40 <ferror@plt+0x2ce0>
  404774:	b	404780 <ferror@plt+0x2820>
  404778:	mov	w3, w20
  40477c:	bl	405318 <ferror@plt+0x33b8>
  404780:	ldp	x20, x19, [sp, #32]
  404784:	ldp	x22, x21, [sp, #16]
  404788:	ldp	x29, x30, [sp], #48
  40478c:	ret
  404790:	stp	x29, x30, [sp, #-48]!
  404794:	stp	x20, x19, [sp, #32]
  404798:	mov	x20, x0
  40479c:	mov	x19, x2
  4047a0:	ldr	w0, [x0, #16]
  4047a4:	ldr	x2, [x20, #8]
  4047a8:	str	x21, [sp, #16]
  4047ac:	mov	w21, w1
  4047b0:	mov	w1, #0x8921                	// #35105
  4047b4:	mov	x29, sp
  4047b8:	bl	408950 <argp_usage@@Base+0xab8>
  4047bc:	lsr	w3, w0, #31
  4047c0:	mov	x0, x20
  4047c4:	mov	w1, w21
  4047c8:	mov	x2, x19
  4047cc:	bl	404e78 <ferror@plt+0x2f18>
  4047d0:	ldp	x20, x19, [sp, #32]
  4047d4:	ldr	x21, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #48
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-48]!
  4047e4:	stp	x20, x19, [sp, #32]
  4047e8:	mov	x19, x0
  4047ec:	mov	x20, x2
  4047f0:	ldr	w0, [x0, #16]
  4047f4:	ldr	x2, [x19, #8]
  4047f8:	str	x21, [sp, #16]
  4047fc:	mov	w21, w1
  404800:	mov	w1, #0x8921                	// #35105
  404804:	mov	x29, sp
  404808:	bl	408950 <argp_usage@@Base+0xab8>
  40480c:	tbnz	w0, #31, 404828 <ferror@plt+0x28c8>
  404810:	ldr	x8, [x19, #8]
  404814:	mov	w1, w21
  404818:	mov	x2, x20
  40481c:	ldr	w3, [x8, #16]
  404820:	bl	404c40 <ferror@plt+0x2ce0>
  404824:	b	404844 <ferror@plt+0x28e4>
  404828:	bl	401f10 <__errno_location@plt>
  40482c:	ldr	w1, [x0]
  404830:	ldr	x3, [x19, #8]
  404834:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  404838:	add	x2, x2, #0x396
  40483c:	mov	w0, #0x1                   	// #1
  404840:	bl	401b90 <error@plt>
  404844:	ldp	x20, x19, [sp, #32]
  404848:	ldr	x21, [sp, #16]
  40484c:	ldp	x29, x30, [sp], #48
  404850:	ret
  404854:	stp	x29, x30, [sp, #-48]!
  404858:	stp	x20, x19, [sp, #32]
  40485c:	mov	x20, x0
  404860:	mov	x19, x2
  404864:	ldr	w0, [x0, #16]
  404868:	ldr	x2, [x20, #8]
  40486c:	str	x21, [sp, #16]
  404870:	mov	w21, w1
  404874:	mov	w1, #0x891d                	// #35101
  404878:	mov	x29, sp
  40487c:	bl	408950 <argp_usage@@Base+0xab8>
  404880:	tbnz	w0, #31, 40489c <ferror@plt+0x293c>
  404884:	ldr	x8, [x20, #8]
  404888:	ldr	w8, [x8, #16]
  40488c:	cmp	w8, #0x0
  404890:	b.le	40489c <ferror@plt+0x293c>
  404894:	mov	w3, wzr
  404898:	b	4048a0 <ferror@plt+0x2940>
  40489c:	mov	w3, #0x1                   	// #1
  4048a0:	mov	x0, x20
  4048a4:	mov	w1, w21
  4048a8:	mov	x2, x19
  4048ac:	bl	404e78 <ferror@plt+0x2f18>
  4048b0:	ldp	x20, x19, [sp, #32]
  4048b4:	ldr	x21, [sp, #16]
  4048b8:	ldp	x29, x30, [sp], #48
  4048bc:	ret
  4048c0:	stp	x29, x30, [sp, #-48]!
  4048c4:	stp	x20, x19, [sp, #32]
  4048c8:	mov	x19, x0
  4048cc:	mov	x20, x2
  4048d0:	ldr	w0, [x0, #16]
  4048d4:	ldr	x2, [x19, #8]
  4048d8:	str	x21, [sp, #16]
  4048dc:	mov	w21, w1
  4048e0:	mov	w1, #0x891d                	// #35101
  4048e4:	mov	x29, sp
  4048e8:	bl	408950 <argp_usage@@Base+0xab8>
  4048ec:	tbnz	w0, #31, 404908 <ferror@plt+0x29a8>
  4048f0:	ldr	x8, [x19, #8]
  4048f4:	mov	w1, w21
  4048f8:	mov	x2, x20
  4048fc:	ldr	w3, [x8, #16]
  404900:	bl	404c40 <ferror@plt+0x2ce0>
  404904:	b	404924 <ferror@plt+0x29c4>
  404908:	bl	401f10 <__errno_location@plt>
  40490c:	ldr	w1, [x0]
  404910:	ldr	x3, [x19, #8]
  404914:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  404918:	add	x2, x2, #0x3bb
  40491c:	mov	w0, #0x1                   	// #1
  404920:	bl	401b90 <error@plt>
  404924:	ldp	x20, x19, [sp, #32]
  404928:	ldr	x21, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #48
  404930:	ret
  404934:	stp	x29, x30, [sp, #-16]!
  404938:	mov	w3, #0x1                   	// #1
  40493c:	mov	x29, sp
  404940:	bl	404e78 <ferror@plt+0x2f18>
  404944:	ldp	x29, x30, [sp], #16
  404948:	ret
  40494c:	stp	x29, x30, [sp, #-16]!
  404950:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404954:	add	x1, x1, #0x411
  404958:	mov	x29, sp
  40495c:	bl	404c0c <ferror@plt+0x2cac>
  404960:	ldp	x29, x30, [sp], #16
  404964:	ret
  404968:	stp	x29, x30, [sp, #-16]!
  40496c:	mov	w3, #0x1                   	// #1
  404970:	mov	x29, sp
  404974:	bl	404e78 <ferror@plt+0x2f18>
  404978:	ldp	x29, x30, [sp], #16
  40497c:	ret
  404980:	stp	x29, x30, [sp, #-16]!
  404984:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404988:	add	x1, x1, #0x411
  40498c:	mov	x29, sp
  404990:	bl	404c0c <ferror@plt+0x2cac>
  404994:	ldp	x29, x30, [sp], #16
  404998:	ret
  40499c:	stp	x29, x30, [sp, #-48]!
  4049a0:	stp	x20, x19, [sp, #32]
  4049a4:	mov	x20, x0
  4049a8:	mov	x19, x2
  4049ac:	ldr	w0, [x0, #16]
  4049b0:	ldr	x2, [x20, #8]
  4049b4:	str	x21, [sp, #16]
  4049b8:	mov	w21, w1
  4049bc:	mov	w1, #0x8970                	// #35184
  4049c0:	mov	x29, sp
  4049c4:	bl	408950 <argp_usage@@Base+0xab8>
  4049c8:	lsr	w3, w0, #31
  4049cc:	mov	x0, x20
  4049d0:	mov	w1, w21
  4049d4:	mov	x2, x19
  4049d8:	bl	404e78 <ferror@plt+0x2f18>
  4049dc:	ldp	x20, x19, [sp, #32]
  4049e0:	ldr	x21, [sp, #16]
  4049e4:	ldp	x29, x30, [sp], #48
  4049e8:	ret
  4049ec:	stp	x29, x30, [sp, #-16]!
  4049f0:	ldr	x8, [x0, #8]
  4049f4:	mov	x29, sp
  4049f8:	ldrb	w8, [x8, #34]
  4049fc:	cmp	w8, #0x0
  404a00:	cset	w3, eq  // eq = none
  404a04:	bl	404e78 <ferror@plt+0x2f18>
  404a08:	ldp	x29, x30, [sp], #16
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-16]!
  404a14:	ldr	x8, [x0, #8]
  404a18:	mov	x29, sp
  404a1c:	ldrb	w3, [x8, #34]
  404a20:	bl	404c40 <ferror@plt+0x2ce0>
  404a24:	ldp	x29, x30, [sp], #16
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-16]!
  404a30:	ldr	x8, [x0, #8]
  404a34:	mov	x29, sp
  404a38:	ldrh	w8, [x8, #32]
  404a3c:	cmp	w8, #0x100
  404a40:	cset	w3, cc  // cc = lo, ul, last
  404a44:	bl	404e78 <ferror@plt+0x2f18>
  404a48:	ldp	x29, x30, [sp], #16
  404a4c:	ret
  404a50:	stp	x29, x30, [sp, #-16]!
  404a54:	ldr	x8, [x0, #8]
  404a58:	mov	x29, sp
  404a5c:	ldrh	w3, [x8, #32]
  404a60:	cmp	w3, #0x100
  404a64:	b.cc	404a74 <ferror@plt+0x2b14>  // b.lo, b.ul, b.last
  404a68:	bl	404c40 <ferror@plt+0x2ce0>
  404a6c:	ldp	x29, x30, [sp], #16
  404a70:	ret
  404a74:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404a78:	add	x1, x1, #0x41d
  404a7c:	bl	404c0c <ferror@plt+0x2cac>
  404a80:	ldp	x29, x30, [sp], #16
  404a84:	ret
  404a88:	stp	x29, x30, [sp, #-16]!
  404a8c:	ldr	x8, [x0, #8]
  404a90:	mov	x29, sp
  404a94:	ldr	x8, [x8, #16]
  404a98:	cmp	x8, #0x0
  404a9c:	cset	w3, eq  // eq = none
  404aa0:	bl	404e78 <ferror@plt+0x2f18>
  404aa4:	ldp	x29, x30, [sp], #16
  404aa8:	ret
  404aac:	stp	x29, x30, [sp, #-16]!
  404ab0:	ldr	x8, [x0, #8]
  404ab4:	mov	x29, sp
  404ab8:	ldr	x3, [x8, #16]
  404abc:	cbz	x3, 404acc <ferror@plt+0x2b6c>
  404ac0:	bl	404d60 <ferror@plt+0x2e00>
  404ac4:	ldp	x29, x30, [sp], #16
  404ac8:	ret
  404acc:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404ad0:	add	x1, x1, #0x41d
  404ad4:	bl	404c0c <ferror@plt+0x2cac>
  404ad8:	ldp	x29, x30, [sp], #16
  404adc:	ret
  404ae0:	stp	x29, x30, [sp, #-16]!
  404ae4:	ldr	x8, [x0, #8]
  404ae8:	mov	x29, sp
  404aec:	ldr	x8, [x8, #24]
  404af0:	cmp	x8, #0x0
  404af4:	cset	w3, eq  // eq = none
  404af8:	bl	404e78 <ferror@plt+0x2f18>
  404afc:	ldp	x29, x30, [sp], #16
  404b00:	ret
  404b04:	stp	x29, x30, [sp, #-16]!
  404b08:	ldr	x8, [x0, #8]
  404b0c:	mov	x29, sp
  404b10:	ldr	x3, [x8, #24]
  404b14:	cbz	x3, 404b24 <ferror@plt+0x2bc4>
  404b18:	bl	404d60 <ferror@plt+0x2e00>
  404b1c:	ldp	x29, x30, [sp], #16
  404b20:	ret
  404b24:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404b28:	add	x1, x1, #0x41d
  404b2c:	bl	404c0c <ferror@plt+0x2cac>
  404b30:	ldp	x29, x30, [sp], #16
  404b34:	ret
  404b38:	stp	x29, x30, [sp, #-16]!
  404b3c:	ldr	x8, [x0, #8]
  404b40:	mov	x29, sp
  404b44:	ldrb	w8, [x8, #35]
  404b48:	cmp	w8, #0x0
  404b4c:	cset	w3, eq  // eq = none
  404b50:	bl	404e78 <ferror@plt+0x2f18>
  404b54:	ldp	x29, x30, [sp], #16
  404b58:	ret
  404b5c:	stp	x29, x30, [sp, #-16]!
  404b60:	ldr	x8, [x0, #8]
  404b64:	mov	x29, sp
  404b68:	ldrb	w3, [x8, #35]
  404b6c:	cbz	w3, 404b7c <ferror@plt+0x2c1c>
  404b70:	bl	404c40 <ferror@plt+0x2ce0>
  404b74:	ldp	x29, x30, [sp], #16
  404b78:	ret
  404b7c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  404b80:	add	x1, x1, #0x41d
  404b84:	bl	404c0c <ferror@plt+0x2cac>
  404b88:	ldp	x29, x30, [sp], #16
  404b8c:	ret
  404b90:	stp	x29, x30, [sp, #-16]!
  404b94:	and	w0, w1, #0xff
  404b98:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  404b9c:	cmp	w0, #0x9
  404ba0:	mov	x29, sp
  404ba4:	b.eq	404bbc <ferror@plt+0x2c5c>  // b.none
  404ba8:	cmp	w0, #0xa
  404bac:	b.ne	404bdc <ferror@plt+0x2c7c>  // b.any
  404bb0:	ldr	x8, [x8, #2144]
  404bb4:	str	wzr, [x8]
  404bb8:	b	404bec <ferror@plt+0x2c8c>
  404bbc:	ldr	x8, [x8, #2144]
  404bc0:	ldr	w9, [x8]
  404bc4:	add	w10, w9, #0x7
  404bc8:	cmp	w9, #0x0
  404bcc:	csel	w9, w10, w9, lt  // lt = tstop
  404bd0:	and	w9, w9, #0xfffffff8
  404bd4:	add	w9, w9, #0x8
  404bd8:	b	404be8 <ferror@plt+0x2c88>
  404bdc:	ldr	x8, [x8, #2144]
  404be0:	ldr	w9, [x8]
  404be4:	add	w9, w9, #0x1
  404be8:	str	w9, [x8]
  404bec:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  404bf0:	ldr	x1, [x8, #1496]
  404bf4:	bl	401bc0 <putc@plt>
  404bf8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  404bfc:	mov	w9, #0x1                   	// #1
  404c00:	str	w9, [x8, #1480]
  404c04:	ldp	x29, x30, [sp], #16
  404c08:	ret
  404c0c:	stp	x29, x30, [sp, #-32]!
  404c10:	mov	x8, x1
  404c14:	ldrb	w1, [x1]
  404c18:	str	x19, [sp, #16]
  404c1c:	mov	x29, sp
  404c20:	cbz	w1, 404c34 <ferror@plt+0x2cd4>
  404c24:	add	x19, x8, #0x1
  404c28:	bl	404b90 <ferror@plt+0x2c30>
  404c2c:	ldrb	w1, [x19], #1
  404c30:	cbnz	w1, 404c28 <ferror@plt+0x2cc8>
  404c34:	ldr	x19, [sp, #16]
  404c38:	ldp	x29, x30, [sp], #32
  404c3c:	ret
  404c40:	stp	x29, x30, [sp, #-48]!
  404c44:	stp	x20, x19, [sp, #32]
  404c48:	mov	w19, w3
  404c4c:	cmp	w1, #0x1
  404c50:	str	x21, [sp, #16]
  404c54:	mov	x29, sp
  404c58:	b.lt	404d04 <ferror@plt+0x2da4>  // b.tstop
  404c5c:	ldr	x8, [x2]
  404c60:	mov	x20, x2
  404c64:	ldrb	w9, [x8]
  404c68:	cmp	w9, #0x25
  404c6c:	b.ne	404d04 <ferror@plt+0x2da4>  // b.any
  404c70:	ldrb	w9, [x8, #1]!
  404c74:	cmp	w9, #0x23
  404c78:	cinc	x21, x8, eq  // eq = none
  404c7c:	bl	401d70 <__ctype_b_loc@plt>
  404c80:	ldr	x8, [x0]
  404c84:	ldrb	w9, [x21], #1
  404c88:	ldrh	w10, [x8, x9, lsl #1]
  404c8c:	tbnz	w10, #11, 404c84 <ferror@plt+0x2d24>
  404c90:	orr	w8, w9, #0x20
  404c94:	cmp	w8, #0x68
  404c98:	sub	x8, x21, #0x1
  404c9c:	b.ne	404cac <ferror@plt+0x2d4c>  // b.any
  404ca0:	ldrb	w9, [x21]
  404ca4:	cmp	w9, #0x0
  404ca8:	csel	x8, x8, x21, eq  // eq = none
  404cac:	ldrb	w9, [x8]
  404cb0:	sub	w10, w9, #0x48
  404cb4:	cmp	w10, #0x30
  404cb8:	mov	w9, #0x69                  	// #105
  404cbc:	b.hi	404d1c <ferror@plt+0x2dbc>  // b.pmore
  404cc0:	mov	w11, #0x1                   	// #1
  404cc4:	lsl	x11, x11, x10
  404cc8:	mov	w12, #0x10001               	// #65537
  404ccc:	tst	x11, x12
  404cd0:	b.ne	404d10 <ferror@plt+0x2db0>  // b.any
  404cd4:	mov	w11, #0x1                   	// #1
  404cd8:	lsl	x11, x11, x10
  404cdc:	tst	x11, #0x8000000080
  404ce0:	b.ne	404d18 <ferror@plt+0x2db8>  // b.any
  404ce4:	mov	w11, #0x1                   	// #1
  404ce8:	lsl	x10, x11, x10
  404cec:	mov	x11, #0x100000000           	// #4294967296
  404cf0:	movk	x11, #0x1, lsl #48
  404cf4:	tst	x10, x11
  404cf8:	b.eq	404d1c <ferror@plt+0x2dbc>  // b.none
  404cfc:	mov	w9, #0x78                  	// #120
  404d00:	b	404d1c <ferror@plt+0x2dbc>
  404d04:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  404d08:	add	x0, x0, #0xca9
  404d0c:	b	404d28 <ferror@plt+0x2dc8>
  404d10:	mov	w9, #0x58                  	// #88
  404d14:	b	404d1c <ferror@plt+0x2dbc>
  404d18:	mov	w9, #0x6f                  	// #111
  404d1c:	strb	w9, [x8]
  404d20:	strb	wzr, [x8, #1]
  404d24:	ldr	x0, [x20]
  404d28:	mov	w1, w19
  404d2c:	bl	401ef0 <printf@plt>
  404d30:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  404d34:	ldr	x8, [x8, #2144]
  404d38:	ldr	x21, [sp, #16]
  404d3c:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  404d40:	mov	w11, #0x1                   	// #1
  404d44:	ldr	w9, [x8]
  404d48:	add	w9, w9, w0
  404d4c:	str	w9, [x8]
  404d50:	ldp	x20, x19, [sp, #32]
  404d54:	str	w11, [x10, #1480]
  404d58:	ldp	x29, x30, [sp], #48
  404d5c:	ret
  404d60:	stp	x29, x30, [sp, #-48]!
  404d64:	stp	x20, x19, [sp, #32]
  404d68:	mov	x19, x3
  404d6c:	cmp	w1, #0x1
  404d70:	str	x21, [sp, #16]
  404d74:	mov	x29, sp
  404d78:	b.lt	404e1c <ferror@plt+0x2ebc>  // b.tstop
  404d7c:	ldr	x21, [x2]
  404d80:	mov	x20, x2
  404d84:	ldrb	w8, [x21]
  404d88:	cmp	w8, #0x25
  404d8c:	b.ne	404e1c <ferror@plt+0x2ebc>  // b.any
  404d90:	bl	401d70 <__ctype_b_loc@plt>
  404d94:	ldr	x9, [x0]
  404d98:	add	x8, x21, #0x1
  404d9c:	ldrb	w10, [x8], #1
  404da0:	ldrh	w11, [x9, x10, lsl #1]
  404da4:	tbnz	w11, #11, 404d9c <ferror@plt+0x2e3c>
  404da8:	sub	x9, x8, #0x1
  404dac:	cmp	w10, #0x23
  404db0:	csel	x8, x8, x9, eq  // eq = none
  404db4:	mov	x9, x8
  404db8:	ldrb	w10, [x9], #1
  404dbc:	cmp	w10, #0x6c
  404dc0:	csel	x8, x9, x8, eq  // eq = none
  404dc4:	ldrb	w9, [x8]
  404dc8:	sub	w10, w9, #0x48
  404dcc:	cmp	w10, #0x30
  404dd0:	mov	w9, #0x69                  	// #105
  404dd4:	b.hi	404e34 <ferror@plt+0x2ed4>  // b.pmore
  404dd8:	mov	w11, #0x1                   	// #1
  404ddc:	lsl	x11, x11, x10
  404de0:	mov	w12, #0x10001               	// #65537
  404de4:	tst	x11, x12
  404de8:	b.ne	404e28 <ferror@plt+0x2ec8>  // b.any
  404dec:	mov	w11, #0x1                   	// #1
  404df0:	lsl	x11, x11, x10
  404df4:	tst	x11, #0x8000000080
  404df8:	b.ne	404e30 <ferror@plt+0x2ed0>  // b.any
  404dfc:	mov	w11, #0x1                   	// #1
  404e00:	lsl	x10, x11, x10
  404e04:	mov	x11, #0x100000000           	// #4294967296
  404e08:	movk	x11, #0x1, lsl #48
  404e0c:	tst	x10, x11
  404e10:	b.eq	404e34 <ferror@plt+0x2ed4>  // b.none
  404e14:	mov	w9, #0x78                  	// #120
  404e18:	b	404e34 <ferror@plt+0x2ed4>
  404e1c:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  404e20:	add	x0, x0, #0xdaf
  404e24:	b	404e40 <ferror@plt+0x2ee0>
  404e28:	mov	w9, #0x58                  	// #88
  404e2c:	b	404e34 <ferror@plt+0x2ed4>
  404e30:	mov	w9, #0x6f                  	// #111
  404e34:	strb	w9, [x8]
  404e38:	strb	wzr, [x8, #1]
  404e3c:	ldr	x0, [x20]
  404e40:	mov	x1, x19
  404e44:	bl	401ef0 <printf@plt>
  404e48:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  404e4c:	ldr	x8, [x8, #2144]
  404e50:	ldr	x21, [sp, #16]
  404e54:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  404e58:	mov	w11, #0x1                   	// #1
  404e5c:	ldr	w9, [x8]
  404e60:	add	w9, w9, w0
  404e64:	str	w9, [x8]
  404e68:	ldp	x20, x19, [sp, #32]
  404e6c:	str	w11, [x10, #1480]
  404e70:	ldp	x29, x30, [sp], #48
  404e74:	ret
  404e78:	cmp	w3, w1
  404e7c:	b.ge	404e9c <ferror@plt+0x2f3c>  // b.tcont
  404e80:	stp	x29, x30, [sp, #-16]!
  404e84:	ldr	x8, [x2, w3, sxtw #3]
  404e88:	mov	w1, wzr
  404e8c:	mov	x29, sp
  404e90:	str	x8, [x0, #24]
  404e94:	bl	404ea0 <ferror@plt+0x2f40>
  404e98:	ldp	x29, x30, [sp], #16
  404e9c:	ret
  404ea0:	stp	x29, x30, [sp, #-96]!
  404ea4:	stp	x26, x25, [sp, #32]
  404ea8:	stp	x24, x23, [sp, #48]
  404eac:	stp	x22, x21, [sp, #64]
  404eb0:	stp	x20, x19, [sp, #80]
  404eb4:	ldr	w8, [x0, #32]
  404eb8:	ldr	x21, [x0, #24]
  404ebc:	mov	x19, x0
  404ec0:	str	x27, [sp, #16]
  404ec4:	add	w8, w8, #0x1
  404ec8:	str	w8, [x0, #32]
  404ecc:	ldrb	w8, [x21]
  404ed0:	mov	x29, sp
  404ed4:	cbz	w8, 4050f4 <ferror@plt+0x3194>
  404ed8:	mov	w20, w1
  404edc:	and	w8, w8, #0xff
  404ee0:	cmp	w8, #0x7d
  404ee4:	b.ne	404f00 <ferror@plt+0x2fa0>  // b.any
  404ee8:	ldr	w8, [x19, #32]
  404eec:	cmp	w8, #0x1
  404ef0:	b.le	404f00 <ferror@plt+0x2fa0>
  404ef4:	b	4050f4 <ferror@plt+0x3194>
  404ef8:	cbz	w20, 404f28 <ferror@plt+0x2fc8>
  404efc:	add	x21, x21, #0x1
  404f00:	ldrb	w1, [x21]
  404f04:	cbz	w1, 4050f4 <ferror@plt+0x3194>
  404f08:	cmp	w1, #0x24
  404f0c:	b.eq	404f30 <ferror@plt+0x2fd0>  // b.none
  404f10:	cmp	w1, #0x7d
  404f14:	b.ne	404ef8 <ferror@plt+0x2f98>  // b.any
  404f18:	ldr	w8, [x19, #32]
  404f1c:	cmp	w8, #0x1
  404f20:	b.le	404ef8 <ferror@plt+0x2f98>
  404f24:	b	4050f4 <ferror@plt+0x3194>
  404f28:	bl	404b90 <ferror@plt+0x2c30>
  404f2c:	b	404efc <ferror@plt+0x2f9c>
  404f30:	ldrb	w8, [x21, #1]
  404f34:	cmp	w8, #0x24
  404f38:	b.eq	404f58 <ferror@plt+0x2ff8>  // b.none
  404f3c:	cmp	w8, #0x7b
  404f40:	b.eq	404f74 <ferror@plt+0x3014>  // b.none
  404f44:	cmp	w8, #0x7d
  404f48:	b.eq	404f58 <ferror@plt+0x2ff8>  // b.none
  404f4c:	cbnz	w20, 404f64 <ferror@plt+0x3004>
  404f50:	mov	w1, #0x24                  	// #36
  404f54:	bl	404b90 <ferror@plt+0x2c30>
  404f58:	cbnz	w20, 404f64 <ferror@plt+0x3004>
  404f5c:	ldrb	w1, [x21, #1]
  404f60:	bl	404b90 <ferror@plt+0x2c30>
  404f64:	add	x21, x21, #0x2
  404f68:	ldrb	w8, [x21]
  404f6c:	cbnz	w8, 404edc <ferror@plt+0x2f7c>
  404f70:	b	4050f4 <ferror@plt+0x3194>
  404f74:	add	x23, x21, #0x2
  404f78:	mov	w1, #0x7d                  	// #125
  404f7c:	mov	x0, x23
  404f80:	bl	401de0 <strchr@plt>
  404f84:	cbz	x0, 405008 <ferror@plt+0x30a8>
  404f88:	sub	x21, x0, x23
  404f8c:	add	x8, x21, #0x10
  404f90:	and	x8, x8, #0xfffffffffffffff0
  404f94:	mov	x9, sp
  404f98:	mov	x24, x0
  404f9c:	sub	x22, x9, x8
  404fa0:	mov	sp, x22
  404fa4:	mov	x0, x22
  404fa8:	mov	x1, x23
  404fac:	mov	x2, x21
  404fb0:	bl	401b00 <memcpy@plt>
  404fb4:	strb	wzr, [x22, x21]
  404fb8:	add	x21, x24, #0x1
  404fbc:	cbz	w20, 405020 <ferror@plt+0x30c0>
  404fc0:	str	x21, [x19, #24]
  404fc4:	b	404fcc <ferror@plt+0x306c>
  404fc8:	ldr	x21, [x19, #24]
  404fcc:	ldrb	w8, [x21]
  404fd0:	cmp	w8, #0x7b
  404fd4:	b.ne	404f68 <ferror@plt+0x3008>  // b.any
  404fd8:	add	x8, x21, #0x1
  404fdc:	mov	w1, #0x1                   	// #1
  404fe0:	mov	x0, x19
  404fe4:	str	x8, [x19, #24]
  404fe8:	bl	404ea0 <ferror@plt+0x2f40>
  404fec:	ldr	x8, [x19, #24]
  404ff0:	ldrb	w9, [x8]
  404ff4:	cmp	w9, #0x7d
  404ff8:	b.ne	404fc8 <ferror@plt+0x3068>  // b.any
  404ffc:	add	x8, x8, #0x1
  405000:	str	x8, [x19, #24]
  405004:	b	404fc8 <ferror@plt+0x3068>
  405008:	mov	x1, x21
  40500c:	bl	404c0c <ferror@plt+0x2cac>
  405010:	mov	x0, x21
  405014:	bl	401b60 <strlen@plt>
  405018:	add	x21, x21, x0
  40501c:	b	404f68 <ferror@plt+0x3008>
  405020:	mov	x0, x24
  405024:	bl	401b60 <strlen@plt>
  405028:	lsr	x8, x0, #1
  40502c:	add	x8, x8, #0xf
  405030:	mov	x9, sp
  405034:	and	x8, x8, #0xfffffffffffffff0
  405038:	sub	x23, x9, x8
  40503c:	mov	sp, x23
  405040:	ldrb	w8, [x24, #1]
  405044:	cmp	w8, #0x7b
  405048:	b.ne	4050b4 <ferror@plt+0x3154>  // b.any
  40504c:	mov	x24, xzr
  405050:	add	x21, x21, #0x1
  405054:	mov	w1, #0x1                   	// #1
  405058:	mov	x0, x19
  40505c:	str	x21, [x19, #24]
  405060:	bl	404ea0 <ferror@plt+0x2f40>
  405064:	ldr	x27, [x19, #24]
  405068:	sub	x25, x27, x21
  40506c:	add	x0, x25, #0x1
  405070:	bl	4086d4 <argp_usage@@Base+0x83c>
  405074:	mov	x1, x21
  405078:	mov	x2, x25
  40507c:	mov	x26, x0
  405080:	str	x0, [x23, x24, lsl #3]
  405084:	bl	401b00 <memcpy@plt>
  405088:	strb	wzr, [x26, x25]
  40508c:	mov	x8, x27
  405090:	ldrb	w9, [x8], #1
  405094:	add	x24, x24, #0x1
  405098:	cmp	w9, #0x7d
  40509c:	csel	x9, x27, x8, ne  // ne = any
  4050a0:	ldrb	w9, [x9]
  4050a4:	csel	x21, x8, x27, eq  // eq = none
  4050a8:	cmp	w9, #0x7b
  4050ac:	b.eq	405050 <ferror@plt+0x30f0>  // b.none
  4050b0:	b	4050b8 <ferror@plt+0x3158>
  4050b4:	mov	w24, wzr
  4050b8:	mov	x0, x22
  4050bc:	mov	x1, x19
  4050c0:	mov	w2, w24
  4050c4:	mov	x3, x23
  4050c8:	bl	405348 <ferror@plt+0x33e8>
  4050cc:	cmp	w24, #0x1
  4050d0:	str	x21, [x19, #24]
  4050d4:	b.lt	404f68 <ferror@plt+0x3008>  // b.tstop
  4050d8:	sxtw	x22, w24
  4050dc:	sub	x23, x23, #0x8
  4050e0:	ldr	x0, [x23, x22, lsl #3]
  4050e4:	bl	401db0 <free@plt>
  4050e8:	subs	x22, x22, #0x1
  4050ec:	b.gt	4050e0 <ferror@plt+0x3180>
  4050f0:	b	404f68 <ferror@plt+0x3008>
  4050f4:	ldr	w8, [x19, #32]
  4050f8:	str	x21, [x19, #24]
  4050fc:	sub	w8, w8, #0x1
  405100:	str	w8, [x19, #32]
  405104:	mov	sp, x29
  405108:	ldp	x20, x19, [sp, #80]
  40510c:	ldp	x22, x21, [sp, #64]
  405110:	ldp	x24, x23, [sp, #48]
  405114:	ldp	x26, x25, [sp, #32]
  405118:	ldr	x27, [sp, #16]
  40511c:	ldp	x29, x30, [sp], #96
  405120:	ret
  405124:	sub	sp, sp, #0x60
  405128:	stp	x29, x30, [sp, #32]
  40512c:	stp	x22, x21, [sp, #64]
  405130:	stp	x20, x19, [sp, #80]
  405134:	ldr	w0, [x3, #4]
  405138:	str	x23, [sp, #48]
  40513c:	add	x29, sp, #0x20
  405140:	mov	x21, x3
  405144:	mov	x19, x2
  405148:	mov	w20, w1
  40514c:	bl	401bf0 <inet_ntoa@plt>
  405150:	mov	w1, #0x2e                  	// #46
  405154:	mov	x22, x0
  405158:	bl	401de0 <strchr@plt>
  40515c:	mov	x23, x0
  405160:	mov	x0, x22
  405164:	mov	x1, xzr
  405168:	mov	w2, wzr
  40516c:	strb	wzr, [x23], #1
  405170:	bl	401d80 <strtol@plt>
  405174:	str	x0, [sp]
  405178:	mov	w1, #0x2e                  	// #46
  40517c:	mov	x0, x23
  405180:	bl	401de0 <strchr@plt>
  405184:	mov	x22, x0
  405188:	mov	x0, x23
  40518c:	mov	x1, xzr
  405190:	mov	w2, wzr
  405194:	strb	wzr, [x22], #1
  405198:	bl	401d80 <strtol@plt>
  40519c:	str	x0, [sp, #8]
  4051a0:	mov	w1, #0x2e                  	// #46
  4051a4:	mov	x0, x22
  4051a8:	bl	401de0 <strchr@plt>
  4051ac:	mov	x23, x0
  4051b0:	mov	x0, x22
  4051b4:	mov	x1, xzr
  4051b8:	mov	w2, wzr
  4051bc:	strb	wzr, [x23], #1
  4051c0:	bl	401d80 <strtol@plt>
  4051c4:	str	x0, [sp, #16]
  4051c8:	mov	x0, x23
  4051cc:	mov	x1, xzr
  4051d0:	mov	w2, wzr
  4051d4:	bl	401d80 <strtol@plt>
  4051d8:	str	x0, [sp, #24]
  4051dc:	ldr	w0, [x21, #4]
  4051e0:	bl	401bf0 <inet_ntoa@plt>
  4051e4:	subs	w20, w20, #0x1
  4051e8:	b.lt	40521c <ferror@plt+0x32bc>  // b.tstop
  4051ec:	ldr	x0, [x19]
  4051f0:	mov	x1, xzr
  4051f4:	mov	w2, wzr
  4051f8:	bl	401d80 <strtol@plt>
  4051fc:	cmp	x0, #0x3
  405200:	b.hi	405224 <ferror@plt+0x32c4>  // b.pmore
  405204:	mov	x8, sp
  405208:	ldr	x3, [x8, x0, lsl #3]
  40520c:	add	x2, x19, #0x8
  405210:	mov	w1, w20
  405214:	bl	404c40 <ferror@plt+0x2ce0>
  405218:	b	405224 <ferror@plt+0x32c4>
  40521c:	mov	x1, x0
  405220:	bl	404c0c <ferror@plt+0x2cac>
  405224:	ldp	x20, x19, [sp, #80]
  405228:	ldp	x22, x21, [sp, #64]
  40522c:	ldr	x23, [sp, #48]
  405230:	ldp	x29, x30, [sp, #32]
  405234:	add	sp, sp, #0x60
  405238:	ret
  40523c:	stp	x29, x30, [sp, #-64]!
  405240:	cmp	w3, #0x0
  405244:	stp	x24, x23, [sp, #16]
  405248:	stp	x22, x21, [sp, #32]
  40524c:	stp	x20, x19, [sp, #48]
  405250:	mov	w19, w3
  405254:	mov	x20, x2
  405258:	mov	w21, w1
  40525c:	cset	w8, ne  // ne = any
  405260:	mov	w24, #0x1                   	// #1
  405264:	mov	x29, sp
  405268:	cbz	w3, 4052d0 <ferror@plt+0x3370>
  40526c:	mov	w22, #0x1                   	// #1
  405270:	tst	w19, w22
  405274:	b.eq	4052bc <ferror@plt+0x335c>  // b.none
  405278:	mov	w0, w22
  40527c:	mov	x1, xzr
  405280:	bl	402404 <ferror@plt+0x4a4>
  405284:	cbz	x0, 4052bc <ferror@plt+0x335c>
  405288:	mov	x23, x0
  40528c:	cbnz	w24, 4052ac <ferror@plt+0x334c>
  405290:	cmp	w21, #0x1
  405294:	b.lt	4052a4 <ferror@plt+0x3344>  // b.tstop
  405298:	ldr	x1, [x20]
  40529c:	bl	404c0c <ferror@plt+0x2cac>
  4052a0:	b	4052ac <ferror@plt+0x334c>
  4052a4:	mov	w1, #0x20                  	// #32
  4052a8:	bl	404b90 <ferror@plt+0x2c30>
  4052ac:	mov	x1, x23
  4052b0:	bl	404c0c <ferror@plt+0x2cac>
  4052b4:	mov	w24, wzr
  4052b8:	bic	w19, w19, w22
  4052bc:	cmp	w19, #0x0
  4052c0:	lsl	w22, w22, #1
  4052c4:	cset	w8, ne  // ne = any
  4052c8:	cbz	w22, 4052d0 <ferror@plt+0x3370>
  4052cc:	cbnz	w19, 405270 <ferror@plt+0x3310>
  4052d0:	cbz	w8, 405304 <ferror@plt+0x33a4>
  4052d4:	cbnz	w24, 4052f4 <ferror@plt+0x3394>
  4052d8:	cmp	w21, #0x1
  4052dc:	b.lt	4052ec <ferror@plt+0x338c>  // b.tstop
  4052e0:	ldr	x1, [x20]
  4052e4:	bl	404c0c <ferror@plt+0x2cac>
  4052e8:	b	4052f4 <ferror@plt+0x3394>
  4052ec:	mov	w1, #0x20                  	// #32
  4052f0:	bl	404b90 <ferror@plt+0x2c30>
  4052f4:	sub	w1, w21, #0x1
  4052f8:	add	x2, x20, #0x8
  4052fc:	mov	w3, w19
  405300:	bl	404c40 <ferror@plt+0x2ce0>
  405304:	ldp	x20, x19, [sp, #48]
  405308:	ldp	x22, x21, [sp, #32]
  40530c:	ldp	x24, x23, [sp, #16]
  405310:	ldp	x29, x30, [sp], #64
  405314:	ret
  405318:	sub	sp, sp, #0x20
  40531c:	mov	w0, w3
  405320:	mov	x1, sp
  405324:	mov	w2, #0xf                   	// #15
  405328:	stp	x29, x30, [sp, #16]
  40532c:	add	x29, sp, #0x10
  405330:	bl	4025bc <ferror@plt+0x65c>
  405334:	mov	x1, sp
  405338:	bl	404c0c <ferror@plt+0x2cac>
  40533c:	ldp	x29, x30, [sp, #16]
  405340:	add	sp, sp, #0x20
  405344:	ret
  405348:	stp	x29, x30, [sp, #-64]!
  40534c:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  405350:	ldr	x8, [x8, #2152]
  405354:	stp	x20, x19, [sp, #48]
  405358:	mov	x20, x0
  40535c:	str	x23, [sp, #16]
  405360:	stp	x22, x21, [sp, #32]
  405364:	mov	x29, sp
  405368:	cbz	x8, 405398 <ferror@plt+0x3438>
  40536c:	adrp	x23, 420000 <argp_failure@@Base+0x16da8>
  405370:	mov	x19, x3
  405374:	mov	w21, w2
  405378:	mov	x22, x1
  40537c:	add	x23, x23, #0x878
  405380:	mov	x0, x8
  405384:	mov	x1, x20
  405388:	bl	401d60 <strcmp@plt>
  40538c:	cbz	w0, 4053ec <ferror@plt+0x348c>
  405390:	ldr	x8, [x23], #16
  405394:	cbnz	x8, 405380 <ferror@plt+0x3420>
  405398:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  40539c:	add	x0, x0, #0x2a0
  4053a0:	bl	401ef0 <printf@plt>
  4053a4:	adrp	x19, 420000 <argp_failure@@Base+0x16da8>
  4053a8:	ldr	x8, [x19, #2144]
  4053ac:	mov	x1, x20
  4053b0:	ldr	w9, [x8]
  4053b4:	add	w9, w9, w0
  4053b8:	str	w9, [x8]
  4053bc:	bl	404c0c <ferror@plt+0x2cac>
  4053c0:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  4053c4:	add	x0, x0, #0x7d5
  4053c8:	bl	401ef0 <printf@plt>
  4053cc:	ldr	x8, [x19, #2144]
  4053d0:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  4053d4:	mov	w11, #0x1                   	// #1
  4053d8:	ldr	w9, [x8]
  4053dc:	add	w9, w9, w0
  4053e0:	str	w9, [x8]
  4053e4:	str	w11, [x10, #1480]
  4053e8:	b	405404 <ferror@plt+0x34a4>
  4053ec:	ldur	x8, [x23, #-8]
  4053f0:	cbz	x8, 405404 <ferror@plt+0x34a4>
  4053f4:	mov	x0, x22
  4053f8:	mov	w1, w21
  4053fc:	mov	x2, x19
  405400:	blr	x8
  405404:	ldp	x20, x19, [sp, #48]
  405408:	ldp	x22, x21, [sp, #32]
  40540c:	ldr	x23, [sp, #16]
  405410:	ldp	x29, x30, [sp], #64
  405414:	ret
  405418:	sub	sp, sp, #0x40
  40541c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  405420:	ldr	x9, [x8, #1496]
  405424:	stp	x29, x30, [sp, #48]
  405428:	add	x29, sp, #0x30
  40542c:	cbnz	x9, 40543c <ferror@plt+0x34dc>
  405430:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  405434:	ldr	x9, [x9, #1152]
  405438:	str	x9, [x8, #1496]
  40543c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  405440:	ldrb	w9, [x8, #1328]
  405444:	tbz	w9, #0, 405450 <ferror@plt+0x34f0>
  405448:	str	wzr, [sp, #28]
  40544c:	b	40545c <ferror@plt+0x34fc>
  405450:	mov	w9, #0x1                   	// #1
  405454:	str	w9, [sp, #28]
  405458:	strb	w9, [x8, #1328]
  40545c:	stp	x1, x2, [sp, #8]
  405460:	str	w0, [sp, #24]
  405464:	add	x0, sp, #0x8
  405468:	mov	w1, wzr
  40546c:	str	x3, [sp, #32]
  405470:	str	wzr, [sp, #40]
  405474:	bl	404ea0 <ferror@plt+0x2f40>
  405478:	ldp	x29, x30, [sp, #48]
  40547c:	add	sp, sp, #0x40
  405480:	ret
  405484:	stp	x29, x30, [sp, #-48]!
  405488:	str	x21, [sp, #16]
  40548c:	stp	x20, x19, [sp, #32]
  405490:	mov	x19, x1
  405494:	mov	x20, x0
  405498:	mov	x21, xzr
  40549c:	mov	x29, sp
  4054a0:	ldrb	w8, [x19, x21]
  4054a4:	lsr	w1, w8, #1
  4054a8:	cmp	w1, #0x20
  4054ac:	b.eq	4054c4 <ferror@plt+0x3564>  // b.none
  4054b0:	mov	x0, x20
  4054b4:	bl	404b90 <ferror@plt+0x2c30>
  4054b8:	add	x21, x21, #0x1
  4054bc:	cmp	x21, #0x6
  4054c0:	b.ne	4054a0 <ferror@plt+0x3540>  // b.any
  4054c4:	ldrb	w8, [x19, #6]
  4054c8:	ubfx	w1, w8, #1, #4
  4054cc:	cbz	w1, 4054fc <ferror@plt+0x359c>
  4054d0:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  4054d4:	add	x0, x0, #0xca8
  4054d8:	bl	401ef0 <printf@plt>
  4054dc:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  4054e0:	ldr	x8, [x8, #2144]
  4054e4:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  4054e8:	mov	w11, #0x1                   	// #1
  4054ec:	ldr	w9, [x8]
  4054f0:	add	w9, w9, w0
  4054f4:	str	w9, [x8]
  4054f8:	str	w11, [x10, #1480]
  4054fc:	ldp	x20, x19, [sp, #32]
  405500:	ldr	x21, [sp, #16]
  405504:	ldp	x29, x30, [sp], #48
  405508:	ret
  40550c:	stp	x29, x30, [sp, #-16]!
  405510:	ldrb	w8, [x1]
  405514:	ldrb	w2, [x1, #1]
  405518:	ldrb	w3, [x1, #2]
  40551c:	ldrb	w4, [x1, #3]
  405520:	ldrb	w5, [x1, #4]
  405524:	ldrb	w6, [x1, #5]
  405528:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  40552c:	add	x0, x0, #0xcac
  405530:	mov	w1, w8
  405534:	mov	x29, sp
  405538:	bl	401ef0 <printf@plt>
  40553c:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  405540:	ldr	x8, [x8, #2144]
  405544:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  405548:	mov	w11, #0x1                   	// #1
  40554c:	ldr	w9, [x8]
  405550:	add	w9, w9, w0
  405554:	str	w9, [x8]
  405558:	str	w11, [x10, #1480]
  40555c:	ldp	x29, x30, [sp], #16
  405560:	ret
  405564:	stp	x29, x30, [sp, #-16]!
  405568:	ldrb	w1, [x1]
  40556c:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  405570:	add	x0, x0, #0xcc5
  405574:	mov	x29, sp
  405578:	bl	401ef0 <printf@plt>
  40557c:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  405580:	ldr	x8, [x8, #2144]
  405584:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  405588:	mov	w11, #0x1                   	// #1
  40558c:	ldr	w9, [x8]
  405590:	add	w9, w9, w0
  405594:	str	w9, [x8]
  405598:	str	w11, [x10, #1480]
  40559c:	ldp	x29, x30, [sp], #16
  4055a0:	ret
  4055a4:	stp	x29, x30, [sp, #-16]!
  4055a8:	ldrsh	w1, [x1]
  4055ac:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  4055b0:	add	x0, x0, #0xca9
  4055b4:	mov	x29, sp
  4055b8:	bl	401ef0 <printf@plt>
  4055bc:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  4055c0:	ldr	x8, [x8, #2144]
  4055c4:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  4055c8:	mov	w11, #0x1                   	// #1
  4055cc:	ldr	w9, [x8]
  4055d0:	add	w9, w9, w0
  4055d4:	str	w9, [x8]
  4055d8:	str	w11, [x10, #1480]
  4055dc:	ldp	x29, x30, [sp], #16
  4055e0:	ret
  4055e4:	stp	x29, x30, [sp, #-16]!
  4055e8:	ldrb	w8, [x1]
  4055ec:	ldrb	w2, [x1, #1]
  4055f0:	ldrb	w3, [x1, #2]
  4055f4:	ldrb	w4, [x1, #3]
  4055f8:	ldrb	w5, [x1, #4]
  4055fc:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  405600:	add	x0, x0, #0xcca
  405604:	mov	w1, w8
  405608:	mov	x29, sp
  40560c:	bl	401ef0 <printf@plt>
  405610:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  405614:	ldr	x8, [x8, #2144]
  405618:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  40561c:	mov	w11, #0x1                   	// #1
  405620:	ldr	w9, [x8]
  405624:	add	w9, w9, w0
  405628:	str	w9, [x8]
  40562c:	str	w11, [x10, #1480]
  405630:	ldp	x29, x30, [sp], #16
  405634:	ret
  405638:	stp	x29, x30, [sp, #-16]!
  40563c:	ldrb	w8, [x1, #3]
  405640:	ldrb	w2, [x1, #2]
  405644:	ldrb	w3, [x1, #1]
  405648:	ldrb	w4, [x1]
  40564c:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  405650:	add	x0, x0, #0xcb6
  405654:	mov	w1, w8
  405658:	mov	x29, sp
  40565c:	bl	401ef0 <printf@plt>
  405660:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  405664:	ldr	x8, [x8, #2144]
  405668:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  40566c:	mov	w11, #0x1                   	// #1
  405670:	ldr	w9, [x8]
  405674:	add	w9, w9, w0
  405678:	str	w9, [x8]
  40567c:	str	w11, [x10, #1480]
  405680:	ldp	x29, x30, [sp], #16
  405684:	ret
  405688:	adrp	x8, 420000 <argp_failure@@Base+0x16da8>
  40568c:	add	x8, x8, #0xdb8
  405690:	ldr	x10, [x8]
  405694:	cmp	x10, #0x0
  405698:	cset	w9, eq  // eq = none
  40569c:	cbz	x10, 4056d8 <ferror@plt+0x3778>
  4056a0:	ldr	w10, [x8, #16]
  4056a4:	cmp	w10, w0
  4056a8:	b.eq	4056d8 <ferror@plt+0x3778>  // b.none
  4056ac:	adrp	x10, 420000 <argp_failure@@Base+0x16da8>
  4056b0:	add	x10, x10, #0xdd8
  4056b4:	mov	x8, x10
  4056b8:	ldr	x10, [x10]
  4056bc:	cmp	x10, #0x0
  4056c0:	cset	w9, eq  // eq = none
  4056c4:	cbz	x10, 4056d8 <ferror@plt+0x3778>
  4056c8:	ldr	w10, [x8, #16]
  4056cc:	cmp	w10, w0
  4056d0:	add	x10, x8, #0x20
  4056d4:	b.ne	4056b4 <ferror@plt+0x3754>  // b.any
  4056d8:	cmp	w9, #0x0
  4056dc:	csel	x0, xzr, x8, ne  // ne = any
  4056e0:	ret
  4056e4:	stp	x29, x30, [sp, #-32]!
  4056e8:	stp	x20, x19, [sp, #16]
  4056ec:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  4056f0:	ldrb	w8, [x20, #1332]
  4056f4:	mov	x19, x0
  4056f8:	mov	x29, sp
  4056fc:	tbnz	w8, #0, 40570c <ferror@plt+0x37ac>
  405700:	bl	406a5c <ferror@plt+0x4afc>
  405704:	mov	w8, #0x1                   	// #1
  405708:	strb	w8, [x20, #1332]
  40570c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  405710:	ldr	x20, [x8, #1512]
  405714:	cbz	x20, 405730 <ferror@plt+0x37d0>
  405718:	ldr	x0, [x20, #8]
  40571c:	mov	x1, x19
  405720:	bl	401d60 <strcmp@plt>
  405724:	cbz	w0, 405730 <ferror@plt+0x37d0>
  405728:	ldr	x20, [x20]
  40572c:	cbnz	x20, 405718 <ferror@plt+0x37b8>
  405730:	mov	x0, x20
  405734:	ldp	x20, x19, [sp, #16]
  405738:	ldp	x29, x30, [sp], #32
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-48]!
  405744:	stp	x20, x19, [sp, #32]
  405748:	mov	x20, x0
  40574c:	ldr	x0, [x0, #8]
  405750:	str	x21, [sp, #16]
  405754:	mov	x29, sp
  405758:	mov	x19, x2
  40575c:	mov	w21, w1
  405760:	bl	4056e4 <ferror@plt+0x3784>
  405764:	cmp	x0, #0x0
  405768:	cset	w3, eq  // eq = none
  40576c:	mov	x0, x20
  405770:	mov	w1, w21
  405774:	mov	x2, x19
  405778:	bl	404e78 <ferror@plt+0x2f18>
  40577c:	ldp	x20, x19, [sp, #32]
  405780:	ldr	x21, [sp, #16]
  405784:	ldp	x29, x30, [sp], #48
  405788:	ret
  40578c:	stp	x29, x30, [sp, #-48]!
  405790:	stp	x20, x19, [sp, #32]
  405794:	mov	x20, x0
  405798:	ldr	x0, [x0, #8]
  40579c:	str	x21, [sp, #16]
  4057a0:	mov	x29, sp
  4057a4:	mov	x19, x2
  4057a8:	mov	w21, w1
  4057ac:	bl	4056e4 <ferror@plt+0x3784>
  4057b0:	cbz	x0, 4057cc <ferror@plt+0x386c>
  4057b4:	ldr	x3, [x0, #16]
  4057b8:	mov	x0, x20
  4057bc:	mov	w1, w21
  4057c0:	mov	x2, x19
  4057c4:	bl	404d60 <ferror@plt+0x2e00>
  4057c8:	b	4057dc <ferror@plt+0x387c>
  4057cc:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  4057d0:	add	x1, x1, #0x752
  4057d4:	mov	x0, x20
  4057d8:	bl	404c0c <ferror@plt+0x2cac>
  4057dc:	ldp	x20, x19, [sp, #32]
  4057e0:	ldr	x21, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #48
  4057e8:	ret
  4057ec:	stp	x29, x30, [sp, #-48]!
  4057f0:	stp	x20, x19, [sp, #32]
  4057f4:	mov	x20, x0
  4057f8:	ldr	x0, [x0, #8]
  4057fc:	str	x21, [sp, #16]
  405800:	mov	x29, sp
  405804:	mov	x19, x2
  405808:	mov	w21, w1
  40580c:	bl	4056e4 <ferror@plt+0x3784>
  405810:	cbz	x0, 40582c <ferror@plt+0x38cc>
  405814:	ldr	x3, [x0, #24]
  405818:	mov	x0, x20
  40581c:	mov	w1, w21
  405820:	mov	x2, x19
  405824:	bl	404d60 <ferror@plt+0x2e00>
  405828:	b	40583c <ferror@plt+0x38dc>
  40582c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405830:	add	x1, x1, #0x767
  405834:	mov	x0, x20
  405838:	bl	404c0c <ferror@plt+0x2cac>
  40583c:	ldp	x20, x19, [sp, #32]
  405840:	ldr	x21, [sp, #16]
  405844:	ldp	x29, x30, [sp], #48
  405848:	ret
  40584c:	stp	x29, x30, [sp, #-48]!
  405850:	stp	x20, x19, [sp, #32]
  405854:	mov	x20, x0
  405858:	ldr	x0, [x0, #8]
  40585c:	str	x21, [sp, #16]
  405860:	mov	x29, sp
  405864:	mov	x19, x2
  405868:	mov	w21, w1
  40586c:	bl	4056e4 <ferror@plt+0x3784>
  405870:	cbz	x0, 40588c <ferror@plt+0x392c>
  405874:	ldr	x3, [x0, #32]
  405878:	mov	x0, x20
  40587c:	mov	w1, w21
  405880:	mov	x2, x19
  405884:	bl	404d60 <ferror@plt+0x2e00>
  405888:	b	40589c <ferror@plt+0x393c>
  40588c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405890:	add	x1, x1, #0x77c
  405894:	mov	x0, x20
  405898:	bl	404c0c <ferror@plt+0x2cac>
  40589c:	ldp	x20, x19, [sp, #32]
  4058a0:	ldr	x21, [sp, #16]
  4058a4:	ldp	x29, x30, [sp], #48
  4058a8:	ret
  4058ac:	stp	x29, x30, [sp, #-48]!
  4058b0:	stp	x20, x19, [sp, #32]
  4058b4:	mov	x20, x0
  4058b8:	ldr	x0, [x0, #8]
  4058bc:	str	x21, [sp, #16]
  4058c0:	mov	x29, sp
  4058c4:	mov	x19, x2
  4058c8:	mov	w21, w1
  4058cc:	bl	4056e4 <ferror@plt+0x3784>
  4058d0:	cbz	x0, 4058ec <ferror@plt+0x398c>
  4058d4:	ldr	x3, [x0, #40]
  4058d8:	mov	x0, x20
  4058dc:	mov	w1, w21
  4058e0:	mov	x2, x19
  4058e4:	bl	404d60 <ferror@plt+0x2e00>
  4058e8:	b	4058fc <ferror@plt+0x399c>
  4058ec:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  4058f0:	add	x1, x1, #0x78f
  4058f4:	mov	x0, x20
  4058f8:	bl	404c0c <ferror@plt+0x2cac>
  4058fc:	ldp	x20, x19, [sp, #32]
  405900:	ldr	x21, [sp, #16]
  405904:	ldp	x29, x30, [sp], #48
  405908:	ret
  40590c:	stp	x29, x30, [sp, #-48]!
  405910:	stp	x20, x19, [sp, #32]
  405914:	mov	x20, x0
  405918:	ldr	x0, [x0, #8]
  40591c:	str	x21, [sp, #16]
  405920:	mov	x29, sp
  405924:	mov	x19, x2
  405928:	mov	w21, w1
  40592c:	bl	4056e4 <ferror@plt+0x3784>
  405930:	cbz	x0, 40594c <ferror@plt+0x39ec>
  405934:	ldr	x3, [x0, #48]
  405938:	mov	x0, x20
  40593c:	mov	w1, w21
  405940:	mov	x2, x19
  405944:	bl	404d60 <ferror@plt+0x2e00>
  405948:	b	40595c <ferror@plt+0x39fc>
  40594c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405950:	add	x1, x1, #0x7a2
  405954:	mov	x0, x20
  405958:	bl	404c0c <ferror@plt+0x2cac>
  40595c:	ldp	x20, x19, [sp, #32]
  405960:	ldr	x21, [sp, #16]
  405964:	ldp	x29, x30, [sp], #48
  405968:	ret
  40596c:	stp	x29, x30, [sp, #-48]!
  405970:	stp	x20, x19, [sp, #32]
  405974:	mov	x20, x0
  405978:	ldr	x0, [x0, #8]
  40597c:	str	x21, [sp, #16]
  405980:	mov	x29, sp
  405984:	mov	x19, x2
  405988:	mov	w21, w1
  40598c:	bl	4056e4 <ferror@plt+0x3784>
  405990:	cbz	x0, 4059ac <ferror@plt+0x3a4c>
  405994:	ldr	x3, [x0, #56]
  405998:	mov	x0, x20
  40599c:	mov	w1, w21
  4059a0:	mov	x2, x19
  4059a4:	bl	404d60 <ferror@plt+0x2e00>
  4059a8:	b	4059bc <ferror@plt+0x3a5c>
  4059ac:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  4059b0:	add	x1, x1, #0x7b6
  4059b4:	mov	x0, x20
  4059b8:	bl	404c0c <ferror@plt+0x2cac>
  4059bc:	ldp	x20, x19, [sp, #32]
  4059c0:	ldr	x21, [sp, #16]
  4059c4:	ldp	x29, x30, [sp], #48
  4059c8:	ret
  4059cc:	stp	x29, x30, [sp, #-48]!
  4059d0:	stp	x20, x19, [sp, #32]
  4059d4:	mov	x20, x0
  4059d8:	ldr	x0, [x0, #8]
  4059dc:	str	x21, [sp, #16]
  4059e0:	mov	x29, sp
  4059e4:	mov	x19, x2
  4059e8:	mov	w21, w1
  4059ec:	bl	4056e4 <ferror@plt+0x3784>
  4059f0:	cbz	x0, 405a0c <ferror@plt+0x3aac>
  4059f4:	ldr	x3, [x0, #64]
  4059f8:	mov	x0, x20
  4059fc:	mov	w1, w21
  405a00:	mov	x2, x19
  405a04:	bl	404d60 <ferror@plt+0x2e00>
  405a08:	b	405a1c <ferror@plt+0x3abc>
  405a0c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405a10:	add	x1, x1, #0x7ca
  405a14:	mov	x0, x20
  405a18:	bl	404c0c <ferror@plt+0x2cac>
  405a1c:	ldp	x20, x19, [sp, #32]
  405a20:	ldr	x21, [sp, #16]
  405a24:	ldp	x29, x30, [sp], #48
  405a28:	ret
  405a2c:	stp	x29, x30, [sp, #-48]!
  405a30:	stp	x20, x19, [sp, #32]
  405a34:	mov	x20, x0
  405a38:	ldr	x0, [x0, #8]
  405a3c:	str	x21, [sp, #16]
  405a40:	mov	x29, sp
  405a44:	mov	x19, x2
  405a48:	mov	w21, w1
  405a4c:	bl	4056e4 <ferror@plt+0x3784>
  405a50:	cbz	x0, 405a6c <ferror@plt+0x3b0c>
  405a54:	ldr	x3, [x0, #72]
  405a58:	mov	x0, x20
  405a5c:	mov	w1, w21
  405a60:	mov	x2, x19
  405a64:	bl	404d60 <ferror@plt+0x2e00>
  405a68:	b	405a7c <ferror@plt+0x3b1c>
  405a6c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405a70:	add	x1, x1, #0x7df
  405a74:	mov	x0, x20
  405a78:	bl	404c0c <ferror@plt+0x2cac>
  405a7c:	ldp	x20, x19, [sp, #32]
  405a80:	ldr	x21, [sp, #16]
  405a84:	ldp	x29, x30, [sp], #48
  405a88:	ret
  405a8c:	stp	x29, x30, [sp, #-48]!
  405a90:	stp	x20, x19, [sp, #32]
  405a94:	mov	x20, x0
  405a98:	ldr	x0, [x0, #8]
  405a9c:	str	x21, [sp, #16]
  405aa0:	mov	x29, sp
  405aa4:	mov	x19, x2
  405aa8:	mov	w21, w1
  405aac:	bl	4056e4 <ferror@plt+0x3784>
  405ab0:	cbz	x0, 405acc <ferror@plt+0x3b6c>
  405ab4:	ldr	x3, [x0, #80]
  405ab8:	mov	x0, x20
  405abc:	mov	w1, w21
  405ac0:	mov	x2, x19
  405ac4:	bl	404d60 <ferror@plt+0x2e00>
  405ac8:	b	405adc <ferror@plt+0x3b7c>
  405acc:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405ad0:	add	x1, x1, #0x7f4
  405ad4:	mov	x0, x20
  405ad8:	bl	404c0c <ferror@plt+0x2cac>
  405adc:	ldp	x20, x19, [sp, #32]
  405ae0:	ldr	x21, [sp, #16]
  405ae4:	ldp	x29, x30, [sp], #48
  405ae8:	ret
  405aec:	stp	x29, x30, [sp, #-48]!
  405af0:	stp	x20, x19, [sp, #32]
  405af4:	mov	x20, x0
  405af8:	ldr	x0, [x0, #8]
  405afc:	str	x21, [sp, #16]
  405b00:	mov	x29, sp
  405b04:	mov	x19, x2
  405b08:	mov	w21, w1
  405b0c:	bl	4056e4 <ferror@plt+0x3784>
  405b10:	cbz	x0, 405b2c <ferror@plt+0x3bcc>
  405b14:	ldr	x3, [x0, #88]
  405b18:	mov	x0, x20
  405b1c:	mov	w1, w21
  405b20:	mov	x2, x19
  405b24:	bl	404d60 <ferror@plt+0x2e00>
  405b28:	b	405b3c <ferror@plt+0x3bdc>
  405b2c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405b30:	add	x1, x1, #0x80b
  405b34:	mov	x0, x20
  405b38:	bl	404c0c <ferror@plt+0x2cac>
  405b3c:	ldp	x20, x19, [sp, #32]
  405b40:	ldr	x21, [sp, #16]
  405b44:	ldp	x29, x30, [sp], #48
  405b48:	ret
  405b4c:	stp	x29, x30, [sp, #-48]!
  405b50:	stp	x20, x19, [sp, #32]
  405b54:	mov	x20, x0
  405b58:	ldr	x0, [x0, #8]
  405b5c:	str	x21, [sp, #16]
  405b60:	mov	x29, sp
  405b64:	mov	x19, x2
  405b68:	mov	w21, w1
  405b6c:	bl	4056e4 <ferror@plt+0x3784>
  405b70:	cbz	x0, 405b8c <ferror@plt+0x3c2c>
  405b74:	ldr	x3, [x0, #96]
  405b78:	mov	x0, x20
  405b7c:	mov	w1, w21
  405b80:	mov	x2, x19
  405b84:	bl	404d60 <ferror@plt+0x2e00>
  405b88:	b	405b9c <ferror@plt+0x3c3c>
  405b8c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405b90:	add	x1, x1, #0x823
  405b94:	mov	x0, x20
  405b98:	bl	404c0c <ferror@plt+0x2cac>
  405b9c:	ldp	x20, x19, [sp, #32]
  405ba0:	ldr	x21, [sp, #16]
  405ba4:	ldp	x29, x30, [sp], #48
  405ba8:	ret
  405bac:	stp	x29, x30, [sp, #-48]!
  405bb0:	stp	x20, x19, [sp, #32]
  405bb4:	mov	x20, x0
  405bb8:	ldr	x0, [x0, #8]
  405bbc:	str	x21, [sp, #16]
  405bc0:	mov	x29, sp
  405bc4:	mov	x19, x2
  405bc8:	mov	w21, w1
  405bcc:	bl	4056e4 <ferror@plt+0x3784>
  405bd0:	cbz	x0, 405bec <ferror@plt+0x3c8c>
  405bd4:	ldr	x3, [x0, #104]
  405bd8:	mov	x0, x20
  405bdc:	mov	w1, w21
  405be0:	mov	x2, x19
  405be4:	bl	404d60 <ferror@plt+0x2e00>
  405be8:	b	405bfc <ferror@plt+0x3c9c>
  405bec:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405bf0:	add	x1, x1, #0x83b
  405bf4:	mov	x0, x20
  405bf8:	bl	404c0c <ferror@plt+0x2cac>
  405bfc:	ldp	x20, x19, [sp, #32]
  405c00:	ldr	x21, [sp, #16]
  405c04:	ldp	x29, x30, [sp], #48
  405c08:	ret
  405c0c:	stp	x29, x30, [sp, #-48]!
  405c10:	stp	x20, x19, [sp, #32]
  405c14:	mov	x20, x0
  405c18:	ldr	x0, [x0, #8]
  405c1c:	str	x21, [sp, #16]
  405c20:	mov	x29, sp
  405c24:	mov	x19, x2
  405c28:	mov	w21, w1
  405c2c:	bl	4056e4 <ferror@plt+0x3784>
  405c30:	cbz	x0, 405c4c <ferror@plt+0x3cec>
  405c34:	ldr	x3, [x0, #112]
  405c38:	mov	x0, x20
  405c3c:	mov	w1, w21
  405c40:	mov	x2, x19
  405c44:	bl	404d60 <ferror@plt+0x2e00>
  405c48:	b	405c5c <ferror@plt+0x3cfc>
  405c4c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405c50:	add	x1, x1, #0x850
  405c54:	mov	x0, x20
  405c58:	bl	404c0c <ferror@plt+0x2cac>
  405c5c:	ldp	x20, x19, [sp, #32]
  405c60:	ldr	x21, [sp, #16]
  405c64:	ldp	x29, x30, [sp], #48
  405c68:	ret
  405c6c:	stp	x29, x30, [sp, #-48]!
  405c70:	stp	x20, x19, [sp, #32]
  405c74:	mov	x20, x0
  405c78:	ldr	x0, [x0, #8]
  405c7c:	str	x21, [sp, #16]
  405c80:	mov	x29, sp
  405c84:	mov	x19, x2
  405c88:	mov	w21, w1
  405c8c:	bl	4056e4 <ferror@plt+0x3784>
  405c90:	cbz	x0, 405cac <ferror@plt+0x3d4c>
  405c94:	ldr	x3, [x0, #120]
  405c98:	mov	x0, x20
  405c9c:	mov	w1, w21
  405ca0:	mov	x2, x19
  405ca4:	bl	404d60 <ferror@plt+0x2e00>
  405ca8:	b	405cbc <ferror@plt+0x3d5c>
  405cac:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405cb0:	add	x1, x1, #0x86b
  405cb4:	mov	x0, x20
  405cb8:	bl	404c0c <ferror@plt+0x2cac>
  405cbc:	ldp	x20, x19, [sp, #32]
  405cc0:	ldr	x21, [sp, #16]
  405cc4:	ldp	x29, x30, [sp], #48
  405cc8:	ret
  405ccc:	stp	x29, x30, [sp, #-48]!
  405cd0:	stp	x20, x19, [sp, #32]
  405cd4:	mov	x20, x0
  405cd8:	ldr	x0, [x0, #8]
  405cdc:	str	x21, [sp, #16]
  405ce0:	mov	x29, sp
  405ce4:	mov	x19, x2
  405ce8:	mov	w21, w1
  405cec:	bl	4056e4 <ferror@plt+0x3784>
  405cf0:	cbz	x0, 405d0c <ferror@plt+0x3dac>
  405cf4:	ldr	x3, [x0, #128]
  405cf8:	mov	x0, x20
  405cfc:	mov	w1, w21
  405d00:	mov	x2, x19
  405d04:	bl	404d60 <ferror@plt+0x2e00>
  405d08:	b	405d1c <ferror@plt+0x3dbc>
  405d0c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405d10:	add	x1, x1, #0x884
  405d14:	mov	x0, x20
  405d18:	bl	404c0c <ferror@plt+0x2cac>
  405d1c:	ldp	x20, x19, [sp, #32]
  405d20:	ldr	x21, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #48
  405d28:	ret
  405d2c:	stp	x29, x30, [sp, #-48]!
  405d30:	stp	x20, x19, [sp, #32]
  405d34:	mov	x20, x0
  405d38:	ldr	x0, [x0, #8]
  405d3c:	str	x21, [sp, #16]
  405d40:	mov	x29, sp
  405d44:	mov	x19, x2
  405d48:	mov	w21, w1
  405d4c:	bl	4056e4 <ferror@plt+0x3784>
  405d50:	cbz	x0, 405d6c <ferror@plt+0x3e0c>
  405d54:	ldr	x3, [x0, #136]
  405d58:	mov	x0, x20
  405d5c:	mov	w1, w21
  405d60:	mov	x2, x19
  405d64:	bl	404d60 <ferror@plt+0x2e00>
  405d68:	b	405d7c <ferror@plt+0x3e1c>
  405d6c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405d70:	add	x1, x1, #0x89c
  405d74:	mov	x0, x20
  405d78:	bl	404c0c <ferror@plt+0x2cac>
  405d7c:	ldp	x20, x19, [sp, #32]
  405d80:	ldr	x21, [sp, #16]
  405d84:	ldp	x29, x30, [sp], #48
  405d88:	ret
  405d8c:	stp	x29, x30, [sp, #-48]!
  405d90:	stp	x20, x19, [sp, #32]
  405d94:	mov	x20, x0
  405d98:	ldr	x0, [x0, #8]
  405d9c:	str	x21, [sp, #16]
  405da0:	mov	x29, sp
  405da4:	mov	x19, x2
  405da8:	mov	w21, w1
  405dac:	bl	4056e4 <ferror@plt+0x3784>
  405db0:	cbz	x0, 405dcc <ferror@plt+0x3e6c>
  405db4:	ldr	x3, [x0, #144]
  405db8:	mov	x0, x20
  405dbc:	mov	w1, w21
  405dc0:	mov	x2, x19
  405dc4:	bl	404d60 <ferror@plt+0x2e00>
  405dc8:	b	405ddc <ferror@plt+0x3e7c>
  405dcc:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405dd0:	add	x1, x1, #0x8b6
  405dd4:	mov	x0, x20
  405dd8:	bl	404c0c <ferror@plt+0x2cac>
  405ddc:	ldp	x20, x19, [sp, #32]
  405de0:	ldr	x21, [sp, #16]
  405de4:	ldp	x29, x30, [sp], #48
  405de8:	ret
  405dec:	stp	x29, x30, [sp, #-48]!
  405df0:	stp	x20, x19, [sp, #32]
  405df4:	mov	x20, x0
  405df8:	ldr	x0, [x0, #8]
  405dfc:	str	x21, [sp, #16]
  405e00:	mov	x29, sp
  405e04:	mov	x19, x2
  405e08:	mov	w21, w1
  405e0c:	bl	4056e4 <ferror@plt+0x3784>
  405e10:	cbz	x0, 405e2c <ferror@plt+0x3ecc>
  405e14:	ldr	x3, [x0, #152]
  405e18:	mov	x0, x20
  405e1c:	mov	w1, w21
  405e20:	mov	x2, x19
  405e24:	bl	404d60 <ferror@plt+0x2e00>
  405e28:	b	405e3c <ferror@plt+0x3edc>
  405e2c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405e30:	add	x1, x1, #0x8cf
  405e34:	mov	x0, x20
  405e38:	bl	404c0c <ferror@plt+0x2cac>
  405e3c:	ldp	x20, x19, [sp, #32]
  405e40:	ldr	x21, [sp, #16]
  405e44:	ldp	x29, x30, [sp], #48
  405e48:	ret
  405e4c:	stp	x29, x30, [sp, #-48]!
  405e50:	stp	x20, x19, [sp, #32]
  405e54:	mov	x20, x0
  405e58:	ldr	x0, [x0, #8]
  405e5c:	str	x21, [sp, #16]
  405e60:	mov	x29, sp
  405e64:	mov	x19, x2
  405e68:	mov	w21, w1
  405e6c:	bl	4056e4 <ferror@plt+0x3784>
  405e70:	cbz	x0, 405e8c <ferror@plt+0x3f2c>
  405e74:	ldr	x3, [x0, #160]
  405e78:	mov	x0, x20
  405e7c:	mov	w1, w21
  405e80:	mov	x2, x19
  405e84:	bl	404d60 <ferror@plt+0x2e00>
  405e88:	b	405e9c <ferror@plt+0x3f3c>
  405e8c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405e90:	add	x1, x1, #0x8ea
  405e94:	mov	x0, x20
  405e98:	bl	404c0c <ferror@plt+0x2cac>
  405e9c:	ldp	x20, x19, [sp, #32]
  405ea0:	ldr	x21, [sp, #16]
  405ea4:	ldp	x29, x30, [sp], #48
  405ea8:	ret
  405eac:	stp	x29, x30, [sp, #-48]!
  405eb0:	stp	x20, x19, [sp, #32]
  405eb4:	mov	x20, x0
  405eb8:	ldr	x0, [x0, #8]
  405ebc:	str	x21, [sp, #16]
  405ec0:	mov	x29, sp
  405ec4:	mov	x19, x2
  405ec8:	mov	w21, w1
  405ecc:	bl	4056e4 <ferror@plt+0x3784>
  405ed0:	cbz	x0, 405eec <ferror@plt+0x3f8c>
  405ed4:	ldr	x3, [x0, #168]
  405ed8:	mov	x0, x20
  405edc:	mov	w1, w21
  405ee0:	mov	x2, x19
  405ee4:	bl	404d60 <ferror@plt+0x2e00>
  405ee8:	b	405efc <ferror@plt+0x3f9c>
  405eec:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405ef0:	add	x1, x1, #0x906
  405ef4:	mov	x0, x20
  405ef8:	bl	404c0c <ferror@plt+0x2cac>
  405efc:	ldp	x20, x19, [sp, #32]
  405f00:	ldr	x21, [sp, #16]
  405f04:	ldp	x29, x30, [sp], #48
  405f08:	ret
  405f0c:	stp	x29, x30, [sp, #-48]!
  405f10:	stp	x20, x19, [sp, #32]
  405f14:	mov	x20, x0
  405f18:	ldr	x0, [x0, #8]
  405f1c:	str	x21, [sp, #16]
  405f20:	mov	x29, sp
  405f24:	mov	x19, x2
  405f28:	mov	w21, w1
  405f2c:	bl	4056e4 <ferror@plt+0x3784>
  405f30:	cbz	x0, 405f4c <ferror@plt+0x3fec>
  405f34:	ldr	x3, [x0, #176]
  405f38:	mov	x0, x20
  405f3c:	mov	w1, w21
  405f40:	mov	x2, x19
  405f44:	bl	404d60 <ferror@plt+0x2e00>
  405f48:	b	405f5c <ferror@plt+0x3ffc>
  405f4c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405f50:	add	x1, x1, #0x922
  405f54:	mov	x0, x20
  405f58:	bl	404c0c <ferror@plt+0x2cac>
  405f5c:	ldp	x20, x19, [sp, #32]
  405f60:	ldr	x21, [sp, #16]
  405f64:	ldp	x29, x30, [sp], #48
  405f68:	ret
  405f6c:	stp	x29, x30, [sp, #-48]!
  405f70:	stp	x20, x19, [sp, #32]
  405f74:	mov	x20, x0
  405f78:	ldr	x0, [x0, #8]
  405f7c:	str	x21, [sp, #16]
  405f80:	mov	x29, sp
  405f84:	mov	x19, x2
  405f88:	mov	w21, w1
  405f8c:	bl	4056e4 <ferror@plt+0x3784>
  405f90:	cbz	x0, 405fac <ferror@plt+0x404c>
  405f94:	ldr	x3, [x0, #184]
  405f98:	mov	x0, x20
  405f9c:	mov	w1, w21
  405fa0:	mov	x2, x19
  405fa4:	bl	404d60 <ferror@plt+0x2e00>
  405fa8:	b	405fbc <ferror@plt+0x405c>
  405fac:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  405fb0:	add	x1, x1, #0x93b
  405fb4:	mov	x0, x20
  405fb8:	bl	404c0c <ferror@plt+0x2cac>
  405fbc:	ldp	x20, x19, [sp, #32]
  405fc0:	ldr	x21, [sp, #16]
  405fc4:	ldp	x29, x30, [sp], #48
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-48]!
  405fd0:	stp	x20, x19, [sp, #32]
  405fd4:	mov	x20, x0
  405fd8:	ldr	x0, [x0, #8]
  405fdc:	str	x21, [sp, #16]
  405fe0:	mov	x29, sp
  405fe4:	mov	x19, x2
  405fe8:	mov	w21, w1
  405fec:	bl	4056e4 <ferror@plt+0x3784>
  405ff0:	cbz	x0, 40600c <ferror@plt+0x40ac>
  405ff4:	ldr	x3, [x0, #192]
  405ff8:	mov	x0, x20
  405ffc:	mov	w1, w21
  406000:	mov	x2, x19
  406004:	bl	404d60 <ferror@plt+0x2e00>
  406008:	b	40601c <ferror@plt+0x40bc>
  40600c:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406010:	add	x1, x1, #0x959
  406014:	mov	x0, x20
  406018:	bl	404c0c <ferror@plt+0x2cac>
  40601c:	ldp	x20, x19, [sp, #32]
  406020:	ldr	x21, [sp, #16]
  406024:	ldp	x29, x30, [sp], #48
  406028:	ret
  40602c:	stp	x29, x30, [sp, #-48]!
  406030:	stp	x20, x19, [sp, #32]
  406034:	mov	x20, x0
  406038:	mov	x19, x2
  40603c:	ldr	w0, [x0, #16]
  406040:	ldr	x2, [x20, #8]
  406044:	str	x21, [sp, #16]
  406048:	mov	w21, w1
  40604c:	mov	w1, #0x8927                	// #35111
  406050:	mov	x29, sp
  406054:	bl	408950 <argp_usage@@Base+0xab8>
  406058:	tbz	w0, #31, 406070 <ferror@plt+0x4110>
  40605c:	mov	w3, #0x1                   	// #1
  406060:	mov	x0, x20
  406064:	mov	w1, w21
  406068:	mov	x2, x19
  40606c:	bl	404e78 <ferror@plt+0x2f18>
  406070:	ldr	x8, [x20, #8]
  406074:	ldrh	w0, [x8, #16]
  406078:	bl	405688 <ferror@plt+0x3728>
  40607c:	cbz	x0, 406090 <ferror@plt+0x4130>
  406080:	ldr	x8, [x0, #24]
  406084:	cmp	x8, #0x0
  406088:	cset	w3, eq  // eq = none
  40608c:	b	406094 <ferror@plt+0x4134>
  406090:	mov	w3, #0x1                   	// #1
  406094:	mov	x0, x20
  406098:	mov	w1, w21
  40609c:	mov	x2, x19
  4060a0:	bl	404e78 <ferror@plt+0x2f18>
  4060a4:	ldp	x20, x19, [sp, #32]
  4060a8:	ldr	x21, [sp, #16]
  4060ac:	ldp	x29, x30, [sp], #48
  4060b0:	ret
  4060b4:	stp	x29, x30, [sp, #-32]!
  4060b8:	stp	x20, x19, [sp, #16]
  4060bc:	mov	x19, x0
  4060c0:	ldr	w0, [x0, #16]
  4060c4:	ldr	x2, [x19, #8]
  4060c8:	mov	w1, #0x8927                	// #35111
  4060cc:	mov	x29, sp
  4060d0:	bl	408950 <argp_usage@@Base+0xab8>
  4060d4:	tbnz	w0, #31, 406100 <ferror@plt+0x41a0>
  4060d8:	ldr	x20, [x19, #8]
  4060dc:	ldrh	w0, [x20, #16]!
  4060e0:	bl	405688 <ferror@plt+0x3728>
  4060e4:	cbz	x0, 406120 <ferror@plt+0x41c0>
  4060e8:	ldr	x8, [x0, #24]
  4060ec:	cbz	x8, 406120 <ferror@plt+0x41c0>
  4060f0:	add	x1, x20, #0x2
  4060f4:	mov	x0, x19
  4060f8:	blr	x8
  4060fc:	b	406130 <ferror@plt+0x41d0>
  406100:	bl	401f10 <__errno_location@plt>
  406104:	ldr	w1, [x0]
  406108:	ldr	x3, [x19, #8]
  40610c:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406110:	add	x2, x2, #0x974
  406114:	mov	w0, #0x1                   	// #1
  406118:	bl	401b90 <error@plt>
  40611c:	b	406130 <ferror@plt+0x41d0>
  406120:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406124:	add	x1, x1, #0x99c
  406128:	mov	x0, x19
  40612c:	bl	404c0c <ferror@plt+0x2cac>
  406130:	ldp	x20, x19, [sp, #16]
  406134:	ldp	x29, x30, [sp], #32
  406138:	ret
  40613c:	stp	x29, x30, [sp, #-48]!
  406140:	stp	x20, x19, [sp, #32]
  406144:	mov	x20, x0
  406148:	mov	x19, x2
  40614c:	ldr	w0, [x0, #16]
  406150:	ldr	x2, [x20, #8]
  406154:	str	x21, [sp, #16]
  406158:	mov	w21, w1
  40615c:	mov	w1, #0x8927                	// #35111
  406160:	mov	x29, sp
  406164:	bl	408950 <argp_usage@@Base+0xab8>
  406168:	lsr	w3, w0, #31
  40616c:	mov	x0, x20
  406170:	mov	w1, w21
  406174:	mov	x2, x19
  406178:	bl	404e78 <ferror@plt+0x2f18>
  40617c:	ldp	x20, x19, [sp, #32]
  406180:	ldr	x21, [sp, #16]
  406184:	ldp	x29, x30, [sp], #48
  406188:	ret
  40618c:	stp	x29, x30, [sp, #-32]!
  406190:	str	x19, [sp, #16]
  406194:	mov	x19, x0
  406198:	ldr	w0, [x0, #16]
  40619c:	ldr	x2, [x19, #8]
  4061a0:	mov	w1, #0x8927                	// #35111
  4061a4:	mov	x29, sp
  4061a8:	bl	408950 <argp_usage@@Base+0xab8>
  4061ac:	tbnz	w0, #31, 4061c8 <ferror@plt+0x4268>
  4061b0:	ldr	x8, [x19, #8]
  4061b4:	ldrh	w0, [x8, #16]
  4061b8:	bl	405688 <ferror@plt+0x3728>
  4061bc:	cbz	x0, 4061e8 <ferror@plt+0x4288>
  4061c0:	ldr	x1, [x0, #8]
  4061c4:	b	4061f0 <ferror@plt+0x4290>
  4061c8:	bl	401f10 <__errno_location@plt>
  4061cc:	ldr	w1, [x0]
  4061d0:	ldr	x3, [x19, #8]
  4061d4:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4061d8:	add	x2, x2, #0x974
  4061dc:	mov	w0, #0x1                   	// #1
  4061e0:	bl	401b90 <error@plt>
  4061e4:	b	4061f8 <ferror@plt+0x4298>
  4061e8:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  4061ec:	add	x1, x1, #0x9ad
  4061f0:	mov	x0, x19
  4061f4:	bl	404c0c <ferror@plt+0x2cac>
  4061f8:	ldr	x19, [sp, #16]
  4061fc:	ldp	x29, x30, [sp], #32
  406200:	ret
  406204:	stp	x29, x30, [sp, #-48]!
  406208:	stp	x20, x19, [sp, #32]
  40620c:	mov	x20, x0
  406210:	mov	x19, x2
  406214:	ldr	w0, [x0, #16]
  406218:	ldr	x2, [x20, #8]
  40621c:	str	x21, [sp, #16]
  406220:	mov	w21, w1
  406224:	mov	w1, #0x891d                	// #35101
  406228:	mov	x29, sp
  40622c:	bl	408950 <argp_usage@@Base+0xab8>
  406230:	lsr	w3, w0, #31
  406234:	mov	x0, x20
  406238:	mov	w1, w21
  40623c:	mov	x2, x19
  406240:	bl	404e78 <ferror@plt+0x2f18>
  406244:	ldp	x20, x19, [sp, #32]
  406248:	ldr	x21, [sp, #16]
  40624c:	ldp	x29, x30, [sp], #48
  406250:	ret
  406254:	stp	x29, x30, [sp, #-48]!
  406258:	stp	x20, x19, [sp, #32]
  40625c:	mov	x19, x0
  406260:	mov	x20, x2
  406264:	ldr	w0, [x0, #16]
  406268:	ldr	x2, [x19, #8]
  40626c:	str	x21, [sp, #16]
  406270:	mov	w21, w1
  406274:	mov	w1, #0x891d                	// #35101
  406278:	mov	x29, sp
  40627c:	bl	408950 <argp_usage@@Base+0xab8>
  406280:	tbnz	w0, #31, 4062a8 <ferror@plt+0x4348>
  406284:	ldr	x8, [x19, #8]
  406288:	mov	x0, x19
  40628c:	mov	w1, w21
  406290:	mov	x2, x20
  406294:	ldr	w8, [x8, #16]
  406298:	cmp	w8, #0x0
  40629c:	csinc	w3, w8, wzr, ne  // ne = any
  4062a0:	bl	404c40 <ferror@plt+0x2ce0>
  4062a4:	b	4062c4 <ferror@plt+0x4364>
  4062a8:	bl	401f10 <__errno_location@plt>
  4062ac:	ldr	w1, [x0]
  4062b0:	ldr	x3, [x19, #8]
  4062b4:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4062b8:	add	x2, x2, #0x3bb
  4062bc:	mov	w0, #0x1                   	// #1
  4062c0:	bl	401b90 <error@plt>
  4062c4:	ldp	x20, x19, [sp, #32]
  4062c8:	ldr	x21, [sp, #16]
  4062cc:	ldp	x29, x30, [sp], #48
  4062d0:	ret
  4062d4:	stp	x29, x30, [sp, #-48]!
  4062d8:	stp	x20, x19, [sp, #32]
  4062dc:	mov	x20, x0
  4062e0:	mov	x19, x2
  4062e4:	ldr	w0, [x0, #16]
  4062e8:	ldr	x2, [x20, #8]
  4062ec:	str	x21, [sp, #16]
  4062f0:	mov	w21, w1
  4062f4:	mov	w1, #0x8942                	// #35138
  4062f8:	mov	x29, sp
  4062fc:	bl	408950 <argp_usage@@Base+0xab8>
  406300:	tbnz	w0, #31, 406314 <ferror@plt+0x43b4>
  406304:	ldr	x8, [x20, #8]
  406308:	ldr	w8, [x8, #16]
  40630c:	lsr	w3, w8, #31
  406310:	b	406318 <ferror@plt+0x43b8>
  406314:	mov	w3, #0x1                   	// #1
  406318:	mov	x0, x20
  40631c:	mov	w1, w21
  406320:	mov	x2, x19
  406324:	bl	404e78 <ferror@plt+0x2f18>
  406328:	ldp	x20, x19, [sp, #32]
  40632c:	ldr	x21, [sp, #16]
  406330:	ldp	x29, x30, [sp], #48
  406334:	ret
  406338:	stp	x29, x30, [sp, #-48]!
  40633c:	stp	x20, x19, [sp, #32]
  406340:	mov	x19, x0
  406344:	mov	x20, x2
  406348:	ldr	w0, [x0, #16]
  40634c:	ldr	x2, [x19, #8]
  406350:	str	x21, [sp, #16]
  406354:	mov	w21, w1
  406358:	mov	w1, #0x8942                	// #35138
  40635c:	mov	x29, sp
  406360:	bl	408950 <argp_usage@@Base+0xab8>
  406364:	tbnz	w0, #31, 406384 <ferror@plt+0x4424>
  406368:	ldr	x8, [x19, #8]
  40636c:	mov	x0, x19
  406370:	mov	w1, w21
  406374:	mov	x2, x20
  406378:	ldr	w3, [x8, #16]
  40637c:	bl	404c40 <ferror@plt+0x2ce0>
  406380:	b	4063a0 <ferror@plt+0x4440>
  406384:	bl	401f10 <__errno_location@plt>
  406388:	ldr	w1, [x0]
  40638c:	ldr	x3, [x19, #8]
  406390:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406394:	add	x2, x2, #0x9be
  406398:	mov	w0, #0x1                   	// #1
  40639c:	bl	401b90 <error@plt>
  4063a0:	ldp	x20, x19, [sp, #32]
  4063a4:	ldr	x21, [sp, #16]
  4063a8:	ldp	x29, x30, [sp], #48
  4063ac:	ret
  4063b0:	sub	sp, sp, #0x30
  4063b4:	stp	x20, x19, [sp, #32]
  4063b8:	mov	x20, x1
  4063bc:	mov	x19, x0
  4063c0:	stp	x29, x30, [sp, #16]
  4063c4:	add	x29, sp, #0x10
  4063c8:	cbz	x0, 4063d8 <ferror@plt+0x4478>
  4063cc:	ldrb	w8, [x19, #8]
  4063d0:	tbz	w8, #0, 4063f8 <ferror@plt+0x4498>
  4063d4:	b	406434 <ferror@plt+0x44d4>
  4063d8:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4063dc:	add	x2, x2, #0xa68
  4063e0:	mov	w0, #0x1                   	// #1
  4063e4:	mov	w1, wzr
  4063e8:	mov	x3, x20
  4063ec:	bl	401b90 <error@plt>
  4063f0:	ldrb	w8, [x19, #8]
  4063f4:	tbnz	w8, #0, 406434 <ferror@plt+0x44d4>
  4063f8:	mov	w0, #0x8                   	// #8
  4063fc:	bl	401c60 <malloc@plt>
  406400:	str	x0, [x19, #16]
  406404:	cbnz	x0, 406420 <ferror@plt+0x44c0>
  406408:	bl	401f10 <__errno_location@plt>
  40640c:	ldr	w1, [x0]
  406410:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406414:	add	x2, x2, #0xa8f
  406418:	mov	w0, #0x1                   	// #1
  40641c:	bl	401b90 <error@plt>
  406420:	ldr	x8, [x19, #16]
  406424:	str	wzr, [x8]
  406428:	ldr	w8, [x19, #8]
  40642c:	orr	w8, w8, #0x1
  406430:	str	w8, [x19, #8]
  406434:	ldr	x8, [x19, #16]
  406438:	ldrb	w8, [x8]
  40643c:	tbz	w8, #0, 406458 <ferror@plt+0x44f8>
  406440:	ldr	x3, [x19]
  406444:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406448:	add	x2, x2, #0xac3
  40644c:	mov	w0, #0x1                   	// #1
  406450:	mov	w1, wzr
  406454:	bl	401b90 <error@plt>
  406458:	add	x1, sp, #0x8
  40645c:	mov	x0, x20
  406460:	mov	w2, wzr
  406464:	bl	401d80 <strtol@plt>
  406468:	ldr	x8, [x19, #16]
  40646c:	str	w0, [x8, #4]
  406470:	ldrb	w8, [x20]
  406474:	cbz	w8, 406484 <ferror@plt+0x4524>
  406478:	ldr	x8, [sp, #8]
  40647c:	ldrb	w8, [x8]
  406480:	cbz	w8, 4064a0 <ferror@plt+0x4540>
  406484:	ldr	x4, [x19]
  406488:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  40648c:	add	x2, x2, #0xaee
  406490:	mov	w0, #0x1                   	// #1
  406494:	mov	w1, wzr
  406498:	mov	x3, x20
  40649c:	bl	401b90 <error@plt>
  4064a0:	ldr	x8, [x19, #16]
  4064a4:	ldr	w9, [x8]
  4064a8:	orr	w9, w9, #0x1
  4064ac:	str	w9, [x8]
  4064b0:	ldp	x20, x19, [sp, #32]
  4064b4:	ldp	x29, x30, [sp, #16]
  4064b8:	add	sp, sp, #0x30
  4064bc:	ret
  4064c0:	and	w8, w1, #0xff
  4064c4:	cmp	w8, #0x54
  4064c8:	b.ne	4064ec <ferror@plt+0x458c>  // b.any
  4064cc:	stp	x29, x30, [sp, #-16]!
  4064d0:	ldr	x0, [x0]
  4064d4:	mov	x1, x2
  4064d8:	mov	x29, sp
  4064dc:	bl	4063b0 <ferror@plt+0x4450>
  4064e0:	mov	w0, #0x1                   	// #1
  4064e4:	ldp	x29, x30, [sp], #16
  4064e8:	ret
  4064ec:	mov	w0, wzr
  4064f0:	ret
  4064f4:	sub	sp, sp, #0x70
  4064f8:	stp	x29, x30, [sp, #16]
  4064fc:	stp	x28, x27, [sp, #32]
  406500:	stp	x26, x25, [sp, #48]
  406504:	stp	x24, x23, [sp, #64]
  406508:	stp	x22, x21, [sp, #80]
  40650c:	stp	x20, x19, [sp, #96]
  406510:	ldr	x8, [x2]
  406514:	mov	x19, x0
  406518:	add	x29, sp, #0x10
  40651c:	mov	x20, x2
  406520:	mov	x0, x8
  406524:	mov	w21, w1
  406528:	bl	402eac <ferror@plt+0xf4c>
  40652c:	cmp	w21, #0x2
  406530:	mov	w26, wzr
  406534:	str	x0, [x19]
  406538:	b.lt	406780 <ferror@plt+0x4820>  // b.tstop
  40653c:	mov	w8, w21
  406540:	add	x25, x20, #0x8
  406544:	adrp	x20, 40d000 <argp_failure@@Base+0x3da8>
  406548:	adrp	x21, 40d000 <argp_failure@@Base+0x3da8>
  40654c:	adrp	x22, 40e000 <argp_failure@@Base+0x4da8>
  406550:	adrp	x24, 40e000 <argp_failure@@Base+0x4da8>
  406554:	adrp	x28, 40d000 <argp_failure@@Base+0x3da8>
  406558:	adrp	x27, 40e000 <argp_failure@@Base+0x4da8>
  40655c:	add	x20, x20, #0xf29
  406560:	add	x21, x21, #0xeef
  406564:	add	x22, x22, #0xb65
  406568:	add	x24, x24, #0x430
  40656c:	add	x28, x28, #0xd28
  406570:	sub	x23, x8, #0x1
  406574:	add	x27, x27, #0xb3a
  406578:	b	4065a0 <ferror@plt+0x4640>
  40657c:	ldr	x0, [x19]
  406580:	ldr	x1, [x25]
  406584:	bl	4030e0 <ferror@plt+0x1180>
  406588:	cmp	w26, #0x1
  40658c:	b.eq	4065e8 <ferror@plt+0x4688>  // b.none
  406590:	mov	w26, #0x1                   	// #1
  406594:	subs	x23, x23, #0x1
  406598:	add	x25, x25, #0x8
  40659c:	b.eq	406780 <ferror@plt+0x4820>  // b.none
  4065a0:	cmp	w26, #0x7
  4065a4:	b.hi	406588 <ferror@plt+0x4628>  // b.pmore
  4065a8:	mov	w8, w26
  4065ac:	adr	x9, 40657c <ferror@plt+0x461c>
  4065b0:	ldrb	w10, [x24, x8]
  4065b4:	add	x9, x9, x10, lsl #2
  4065b8:	br	x9
  4065bc:	ldr	x26, [x25]
  4065c0:	mov	x1, x28
  4065c4:	mov	x0, x26
  4065c8:	bl	401d60 <strcmp@plt>
  4065cc:	cbz	w0, 406590 <ferror@plt+0x4630>
  4065d0:	mov	x0, x26
  4065d4:	mov	x1, x27
  4065d8:	bl	401d60 <strcmp@plt>
  4065dc:	cbz	w0, 406814 <ferror@plt+0x48b4>
  4065e0:	mov	w26, #0x1                   	// #1
  4065e4:	b	406588 <ferror@plt+0x4628>
  4065e8:	ldr	x26, [x25]
  4065ec:	mov	x1, x20
  4065f0:	mov	x0, x26
  4065f4:	bl	401d60 <strcmp@plt>
  4065f8:	cbz	w0, 40671c <ferror@plt+0x47bc>
  4065fc:	mov	x0, x26
  406600:	mov	x1, x21
  406604:	bl	401d60 <strcmp@plt>
  406608:	cbz	w0, 406714 <ferror@plt+0x47b4>
  40660c:	mov	x0, x26
  406610:	mov	x1, x22
  406614:	bl	401d60 <strcmp@plt>
  406618:	cbz	w0, 406714 <ferror@plt+0x47b4>
  40661c:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  406620:	mov	x0, x26
  406624:	add	x1, x1, #0xc57
  406628:	bl	401d60 <strcmp@plt>
  40662c:	cbz	w0, 406724 <ferror@plt+0x47c4>
  406630:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  406634:	mov	x0, x26
  406638:	add	x1, x1, #0xf51
  40663c:	bl	401d60 <strcmp@plt>
  406640:	cbz	w0, 40672c <ferror@plt+0x47cc>
  406644:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  406648:	mov	x0, x26
  40664c:	add	x1, x1, #0xf33
  406650:	bl	401d60 <strcmp@plt>
  406654:	cbz	w0, 406734 <ferror@plt+0x47d4>
  406658:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  40665c:	mov	x0, x26
  406660:	add	x1, x1, #0xb71
  406664:	bl	401d60 <strcmp@plt>
  406668:	cbz	w0, 40673c <ferror@plt+0x47dc>
  40666c:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  406670:	mov	x0, x26
  406674:	add	x1, x1, #0xfa9
  406678:	bl	401d60 <strcmp@plt>
  40667c:	cbz	w0, 406744 <ferror@plt+0x47e4>
  406680:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  406684:	mov	x0, x26
  406688:	add	x1, x1, #0xff4
  40668c:	bl	401d60 <strcmp@plt>
  406690:	cbz	w0, 406758 <ferror@plt+0x47f8>
  406694:	sub	x1, x29, #0x4
  406698:	mov	x0, x26
  40669c:	bl	402588 <ferror@plt+0x628>
  4066a0:	ldr	x8, [x19]
  4066a4:	mov	w9, #0xffffffb7            	// #-73
  4066a8:	tst	w0, w9
  4066ac:	b.eq	406770 <ferror@plt+0x4810>  // b.none
  4066b0:	ldur	w2, [x29, #-4]
  4066b4:	mov	w1, w0
  4066b8:	mov	x0, x8
  4066bc:	bl	40338c <ferror@plt+0x142c>
  4066c0:	b	406590 <ferror@plt+0x4630>
  4066c4:	ldr	x0, [x19]
  4066c8:	ldr	x1, [x25]
  4066cc:	bl	403484 <ferror@plt+0x1524>
  4066d0:	b	406588 <ferror@plt+0x4628>
  4066d4:	ldr	x0, [x19]
  4066d8:	ldr	x1, [x25]
  4066dc:	bl	402fd0 <ferror@plt+0x1070>
  4066e0:	b	406588 <ferror@plt+0x4628>
  4066e4:	ldr	x0, [x19]
  4066e8:	ldr	x1, [x25]
  4066ec:	bl	403168 <ferror@plt+0x1208>
  4066f0:	b	406588 <ferror@plt+0x4628>
  4066f4:	ldr	x0, [x19]
  4066f8:	ldr	x1, [x25]
  4066fc:	bl	403238 <ferror@plt+0x12d8>
  406700:	b	406588 <ferror@plt+0x4628>
  406704:	ldr	x0, [x19]
  406708:	ldr	x1, [x25]
  40670c:	bl	4063b0 <ferror@plt+0x4450>
  406710:	b	406588 <ferror@plt+0x4628>
  406714:	mov	w26, #0x3                   	// #3
  406718:	b	406594 <ferror@plt+0x4634>
  40671c:	mov	w26, #0x2                   	// #2
  406720:	b	406594 <ferror@plt+0x4634>
  406724:	mov	w26, #0x4                   	// #4
  406728:	b	406594 <ferror@plt+0x4634>
  40672c:	mov	w26, #0x6                   	// #6
  406730:	b	406594 <ferror@plt+0x4634>
  406734:	mov	w26, #0x5                   	// #5
  406738:	b	406594 <ferror@plt+0x4634>
  40673c:	mov	w26, #0x7                   	// #7
  406740:	b	406594 <ferror@plt+0x4634>
  406744:	ldr	x0, [x19]
  406748:	mov	w1, #0x41                  	// #65
  40674c:	mov	w2, wzr
  406750:	bl	40338c <ferror@plt+0x142c>
  406754:	b	406590 <ferror@plt+0x4630>
  406758:	ldr	x0, [x19]
  40675c:	mov	w1, #0x1                   	// #1
  406760:	mov	w2, #0x1                   	// #1
  406764:	mov	w26, #0x1                   	// #1
  406768:	bl	40338c <ferror@plt+0x142c>
  40676c:	b	406594 <ferror@plt+0x4634>
  406770:	ldr	x1, [x25]
  406774:	mov	x0, x8
  406778:	bl	402f48 <ferror@plt+0xfe8>
  40677c:	b	406590 <ferror@plt+0x4630>
  406780:	cmp	w26, #0x7
  406784:	b.hi	4067f0 <ferror@plt+0x4890>  // b.pmore
  406788:	adrp	x8, 40e000 <argp_failure@@Base+0x4da8>
  40678c:	add	x8, x8, #0x438
  406790:	adr	x9, 4067ac <ferror@plt+0x484c>
  406794:	ldrb	w10, [x8, x26]
  406798:	add	x9, x9, x10, lsl #2
  40679c:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4067a0:	mov	w0, #0x1                   	// #1
  4067a4:	add	x2, x2, #0xb7c
  4067a8:	br	x9
  4067ac:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4067b0:	add	x2, x2, #0xba4
  4067b4:	b	4067e4 <ferror@plt+0x4884>
  4067b8:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4067bc:	add	x2, x2, #0xbda
  4067c0:	b	4067e4 <ferror@plt+0x4884>
  4067c4:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4067c8:	add	x2, x2, #0xc25
  4067cc:	b	4067e4 <ferror@plt+0x4884>
  4067d0:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4067d4:	add	x2, x2, #0xc00
  4067d8:	b	4067e4 <ferror@plt+0x4884>
  4067dc:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  4067e0:	add	x2, x2, #0xc47
  4067e4:	mov	w0, wzr
  4067e8:	mov	w1, wzr
  4067ec:	bl	401b90 <error@plt>
  4067f0:	mov	w0, wzr
  4067f4:	ldp	x20, x19, [sp, #96]
  4067f8:	ldp	x22, x21, [sp, #80]
  4067fc:	ldp	x24, x23, [sp, #64]
  406800:	ldp	x26, x25, [sp, #48]
  406804:	ldp	x28, x27, [sp, #32]
  406808:	ldp	x29, x30, [sp, #16]
  40680c:	add	sp, sp, #0x70
  406810:	ret
  406814:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406818:	add	x2, x2, #0xb40
  40681c:	mov	w1, wzr
  406820:	mov	x3, x26
  406824:	bl	401b90 <error@plt>
  406828:	b	4067f0 <ferror@plt+0x4890>
  40682c:	stp	x29, x30, [sp, #-32]!
  406830:	ldrb	w8, [x2]
  406834:	str	x19, [sp, #16]
  406838:	mov	x29, sp
  40683c:	tbz	w8, #0, 406894 <ferror@plt+0x4934>
  406840:	ldr	w8, [x2, #4]
  406844:	mov	x19, x1
  406848:	mov	x2, x19
  40684c:	str	w8, [x1, #16]
  406850:	mov	w1, #0x8943                	// #35139
  406854:	bl	408950 <argp_usage@@Base+0xab8>
  406858:	tbz	w0, #31, 406874 <ferror@plt+0x4914>
  40685c:	bl	401f10 <__errno_location@plt>
  406860:	ldr	w1, [x0]
  406864:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406868:	add	x2, x2, #0xc70
  40686c:	mov	w0, wzr
  406870:	bl	401b90 <error@plt>
  406874:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  406878:	ldr	w8, [x8, #1472]
  40687c:	cbz	w8, 406894 <ferror@plt+0x4934>
  406880:	ldr	w2, [x19, #16]
  406884:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  406888:	add	x0, x0, #0xc85
  40688c:	mov	x1, x19
  406890:	bl	401ef0 <printf@plt>
  406894:	ldr	x19, [sp, #16]
  406898:	mov	w0, wzr
  40689c:	ldp	x29, x30, [sp], #32
  4068a0:	ret
  4068a4:	sub	sp, sp, #0x80
  4068a8:	mov	w0, #0x2                   	// #2
  4068ac:	mov	w1, #0x2                   	// #2
  4068b0:	mov	w2, wzr
  4068b4:	stp	x29, x30, [sp, #48]
  4068b8:	stp	x26, x25, [sp, #64]
  4068bc:	stp	x24, x23, [sp, #80]
  4068c0:	stp	x22, x21, [sp, #96]
  4068c4:	stp	x20, x19, [sp, #112]
  4068c8:	add	x29, sp, #0x30
  4068cc:	bl	401e00 <socket@plt>
  4068d0:	tbnz	w0, #31, 4069d4 <ferror@plt+0x4a74>
  4068d4:	mov	w20, w0
  4068d8:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  4068dc:	add	x0, x0, #0xcdf
  4068e0:	sub	x1, x29, #0x8
  4068e4:	bl	4082a8 <argp_usage@@Base+0x410>
  4068e8:	cbz	x0, 4069d4 <ferror@plt+0x4a74>
  4068ec:	ldur	x22, [x29, #-8]
  4068f0:	mov	x19, x0
  4068f4:	mov	x21, xzr
  4068f8:	add	x8, x0, #0x1
  4068fc:	sub	x9, x19, x0
  406900:	add	x2, x9, x22
  406904:	mov	w1, #0x3a                  	// #58
  406908:	mov	x0, x8
  40690c:	bl	401e40 <memchr@plt>
  406910:	add	x21, x21, #0x10
  406914:	cbnz	x0, 4068f8 <ferror@plt+0x4998>
  406918:	mov	x0, x21
  40691c:	bl	401c60 <malloc@plt>
  406920:	mov	x21, x0
  406924:	cbz	x0, 4069dc <ferror@plt+0x4a7c>
  406928:	mov	w1, #0x3a                  	// #58
  40692c:	mov	x0, x19
  406930:	mov	x2, x22
  406934:	bl	401e40 <memchr@plt>
  406938:	cbz	x0, 4069fc <ferror@plt+0x4a9c>
  40693c:	mov	x22, x0
  406940:	mov	x24, xzr
  406944:	mov	w25, #0xffffffff            	// #-1
  406948:	mov	x0, x22
  40694c:	strb	wzr, [x0], #1
  406950:	ldurb	w8, [x0, #-2]
  406954:	sub	x0, x0, #0x1
  406958:	cmp	w8, #0x20
  40695c:	b.eq	406968 <ferror@plt+0x4a08>  // b.none
  406960:	cmp	w8, #0xa
  406964:	b.ne	406950 <ferror@plt+0x49f0>  // b.any
  406968:	bl	401d00 <strdup@plt>
  40696c:	mov	x23, x0
  406970:	add	x26, x21, x24, lsl #4
  406974:	add	x24, x24, #0x1
  406978:	str	x0, [x26, #8]
  40697c:	mov	x0, sp
  406980:	mov	x1, x23
  406984:	str	w24, [x26]
  406988:	bl	401e20 <strcpy@plt>
  40698c:	mov	x2, sp
  406990:	mov	w1, #0x8933                	// #35123
  406994:	mov	w0, w20
  406998:	str	w25, [sp, #16]
  40699c:	bl	408950 <argp_usage@@Base+0xab8>
  4069a0:	tbnz	w0, #31, 4069ac <ferror@plt+0x4a4c>
  4069a4:	ldr	w8, [sp, #16]
  4069a8:	str	w8, [x26]
  4069ac:	cbz	x23, 406a18 <ferror@plt+0x4ab8>
  4069b0:	ldur	x8, [x29, #-8]
  4069b4:	sub	x9, x19, x22
  4069b8:	mov	w1, #0x3a                  	// #58
  4069bc:	mov	x0, x22
  4069c0:	add	x2, x9, x8
  4069c4:	bl	401e40 <memchr@plt>
  4069c8:	mov	x22, x0
  4069cc:	cbnz	x0, 406948 <ferror@plt+0x49e8>
  4069d0:	b	406a00 <ferror@plt+0x4aa0>
  4069d4:	mov	x21, xzr
  4069d8:	b	406a3c <ferror@plt+0x4adc>
  4069dc:	bl	401f10 <__errno_location@plt>
  4069e0:	ldr	w23, [x0]
  4069e4:	mov	x22, x0
  4069e8:	mov	w0, w20
  4069ec:	bl	401d20 <close@plt>
  4069f0:	mov	x0, x19
  4069f4:	bl	401db0 <free@plt>
  4069f8:	b	406a38 <ferror@plt+0x4ad8>
  4069fc:	mov	x24, xzr
  406a00:	add	x8, x21, x24, lsl #4
  406a04:	mov	x0, x19
  406a08:	str	wzr, [x8]
  406a0c:	str	xzr, [x8, #8]
  406a10:	bl	401db0 <free@plt>
  406a14:	b	406a3c <ferror@plt+0x4adc>
  406a18:	bl	401f10 <__errno_location@plt>
  406a1c:	ldr	w23, [x0]
  406a20:	mov	x22, x0
  406a24:	mov	w0, w20
  406a28:	bl	401d20 <close@plt>
  406a2c:	mov	x0, x19
  406a30:	bl	401db0 <free@plt>
  406a34:	mov	x21, xzr
  406a38:	str	w23, [x22]
  406a3c:	mov	x0, x21
  406a40:	ldp	x20, x19, [sp, #112]
  406a44:	ldp	x22, x21, [sp, #96]
  406a48:	ldp	x24, x23, [sp, #80]
  406a4c:	ldp	x26, x25, [sp, #64]
  406a50:	ldp	x29, x30, [sp, #48]
  406a54:	add	sp, sp, #0x80
  406a58:	ret
  406a5c:	sub	sp, sp, #0x70
  406a60:	adrp	x0, 40e000 <argp_failure@@Base+0x4da8>
  406a64:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  406a68:	add	x0, x0, #0xcdf
  406a6c:	add	x1, x1, #0xf1b
  406a70:	stp	x29, x30, [sp, #16]
  406a74:	stp	x28, x27, [sp, #32]
  406a78:	stp	x26, x25, [sp, #48]
  406a7c:	stp	x24, x23, [sp, #64]
  406a80:	stp	x22, x21, [sp, #80]
  406a84:	stp	x20, x19, [sp, #96]
  406a88:	add	x29, sp, #0x10
  406a8c:	stp	xzr, xzr, [sp]
  406a90:	bl	401c50 <fopen@plt>
  406a94:	cbz	x0, 406bbc <ferror@plt+0x4c5c>
  406a98:	mov	x19, x0
  406a9c:	add	x0, sp, #0x8
  406aa0:	mov	x1, sp
  406aa4:	mov	x2, x19
  406aa8:	bl	401da0 <getline@plt>
  406aac:	tbnz	x0, #63, 406be0 <ferror@plt+0x4c80>
  406ab0:	add	x0, sp, #0x8
  406ab4:	mov	x1, sp
  406ab8:	mov	x2, x19
  406abc:	bl	401da0 <getline@plt>
  406ac0:	tbnz	x0, #63, 406be0 <ferror@plt+0x4c80>
  406ac4:	ldr	x0, [sp, #8]
  406ac8:	bl	406c5c <ferror@plt+0x4cfc>
  406acc:	mov	w20, w0
  406ad0:	add	x0, sp, #0x8
  406ad4:	mov	x1, sp
  406ad8:	mov	x2, x19
  406adc:	bl	401da0 <getline@plt>
  406ae0:	cmp	x0, #0x1
  406ae4:	b.lt	406c2c <ferror@plt+0x4ccc>  // b.tstop
  406ae8:	adrp	x26, 40e000 <argp_failure@@Base+0x4da8>
  406aec:	adrp	x28, 421000 <argp_failure@@Base+0x17da8>
  406af0:	sxtw	x25, w20
  406af4:	add	x26, x26, #0x440
  406af8:	adrp	x27, 421000 <argp_failure@@Base+0x17da8>
  406afc:	add	x28, x28, #0x5e8
  406b00:	mov	w0, #0xc8                  	// #200
  406b04:	bl	4087ec <argp_usage@@Base+0x954>
  406b08:	ldr	x21, [sp, #8]
  406b0c:	mov	x20, x0
  406b10:	ldrsb	w22, [x21]
  406b14:	cmp	w22, #0x1
  406b18:	b.lt	406b3c <ferror@plt+0x4bdc>  // b.tstop
  406b1c:	bl	401d70 <__ctype_b_loc@plt>
  406b20:	ldr	x8, [x0]
  406b24:	and	x9, x22, #0xff
  406b28:	ldrh	w9, [x8, x9, lsl #1]
  406b2c:	tbz	w9, #13, 406b3c <ferror@plt+0x4bdc>
  406b30:	ldrsb	w22, [x21, #1]!
  406b34:	cmp	w22, #0x0
  406b38:	b.gt	406b24 <ferror@plt+0x4bc4>
  406b3c:	mov	w1, #0x3a                  	// #58
  406b40:	mov	x0, x21
  406b44:	bl	401de0 <strchr@plt>
  406b48:	cbz	x0, 406c04 <ferror@plt+0x4ca4>
  406b4c:	sub	x23, x0, x21
  406b50:	mov	x22, x0
  406b54:	add	x0, x23, #0x1
  406b58:	bl	4086d4 <argp_usage@@Base+0x83c>
  406b5c:	mov	x1, x21
  406b60:	mov	x2, x23
  406b64:	mov	x24, x0
  406b68:	str	x0, [x20, #8]
  406b6c:	bl	401b00 <memcpy@plt>
  406b70:	ldr	x8, [x26, x25, lsl #3]
  406b74:	add	x0, x22, #0x1
  406b78:	mov	x1, x20
  406b7c:	strb	wzr, [x24, x23]
  406b80:	blr	x8
  406b84:	cbz	w0, 406c04 <ferror@plt+0x4ca4>
  406b88:	ldr	x8, [x27, #1504]
  406b8c:	add	x0, sp, #0x8
  406b90:	mov	x1, sp
  406b94:	mov	x2, x19
  406b98:	cmp	x8, #0x0
  406b9c:	csel	x8, x28, x8, eq  // eq = none
  406ba0:	str	xzr, [x20]
  406ba4:	str	x20, [x8]
  406ba8:	str	x20, [x27, #1504]
  406bac:	bl	401da0 <getline@plt>
  406bb0:	cmp	x0, #0x0
  406bb4:	b.gt	406b00 <ferror@plt+0x4ba0>
  406bb8:	b	406c2c <ferror@plt+0x4ccc>
  406bbc:	bl	401f10 <__errno_location@plt>
  406bc0:	ldr	w1, [x0]
  406bc4:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406bc8:	adrp	x3, 40e000 <argp_failure@@Base+0x4da8>
  406bcc:	add	x2, x2, #0xced
  406bd0:	add	x3, x3, #0xcdf
  406bd4:	mov	w0, wzr
  406bd8:	bl	401b90 <error@plt>
  406bdc:	b	406c3c <ferror@plt+0x4cdc>
  406be0:	bl	401f10 <__errno_location@plt>
  406be4:	ldr	w1, [x0]
  406be8:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406bec:	adrp	x3, 40e000 <argp_failure@@Base+0x4da8>
  406bf0:	add	x2, x2, #0xcfc
  406bf4:	add	x3, x3, #0xcdf
  406bf8:	mov	w0, wzr
  406bfc:	bl	401b90 <error@plt>
  406c00:	b	406c2c <ferror@plt+0x4ccc>
  406c04:	bl	401f10 <__errno_location@plt>
  406c08:	ldr	w1, [x0]
  406c0c:	adrp	x2, 40e000 <argp_failure@@Base+0x4da8>
  406c10:	adrp	x3, 40e000 <argp_failure@@Base+0x4da8>
  406c14:	add	x2, x2, #0xcfc
  406c18:	add	x3, x3, #0xcdf
  406c1c:	mov	w0, wzr
  406c20:	bl	401b90 <error@plt>
  406c24:	mov	x0, x20
  406c28:	bl	401db0 <free@plt>
  406c2c:	mov	x0, x19
  406c30:	bl	401c30 <fclose@plt>
  406c34:	ldr	x0, [sp, #8]
  406c38:	bl	401db0 <free@plt>
  406c3c:	ldp	x20, x19, [sp, #96]
  406c40:	ldp	x22, x21, [sp, #80]
  406c44:	ldp	x24, x23, [sp, #64]
  406c48:	ldp	x26, x25, [sp, #48]
  406c4c:	ldp	x28, x27, [sp, #32]
  406c50:	ldp	x29, x30, [sp, #16]
  406c54:	add	sp, sp, #0x70
  406c58:	ret
  406c5c:	stp	x29, x30, [sp, #-32]!
  406c60:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406c64:	add	x1, x1, #0x109
  406c68:	str	x19, [sp, #16]
  406c6c:	mov	x29, sp
  406c70:	mov	x19, x0
  406c74:	bl	401e90 <strstr@plt>
  406c78:	cbz	x0, 406c84 <ferror@plt+0x4d24>
  406c7c:	mov	w0, #0x2                   	// #2
  406c80:	b	406c9c <ferror@plt+0x4d3c>
  406c84:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406c88:	add	x1, x1, #0xc7
  406c8c:	mov	x0, x19
  406c90:	bl	401e90 <strstr@plt>
  406c94:	cmp	x0, #0x0
  406c98:	cset	w0, ne  // ne = any
  406c9c:	ldr	x19, [sp, #16]
  406ca0:	ldp	x29, x30, [sp], #32
  406ca4:	ret
  406ca8:	sub	sp, sp, #0x50
  406cac:	str	x19, [sp, #64]
  406cb0:	mov	x19, x1
  406cb4:	add	x2, x1, #0x10
  406cb8:	add	x3, x1, #0x30
  406cbc:	add	x4, x1, #0x40
  406cc0:	add	x5, x1, #0x90
  406cc4:	add	x6, x1, #0x88
  406cc8:	add	x7, x1, #0x18
  406ccc:	add	x8, x1, #0x38
  406cd0:	add	x9, x1, #0x48
  406cd4:	add	x10, x1, #0xb0
  406cd8:	add	x11, x1, #0x68
  406cdc:	add	x12, x1, #0xa8
  406ce0:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406ce4:	add	x1, x1, #0xd09
  406ce8:	stp	x29, x30, [sp, #48]
  406cec:	add	x29, sp, #0x30
  406cf0:	stp	x11, x12, [sp, #24]
  406cf4:	stp	x9, x10, [sp, #8]
  406cf8:	str	x8, [sp]
  406cfc:	bl	401ea0 <__isoc99_sscanf@plt>
  406d00:	str	xzr, [x19, #80]
  406d04:	stp	xzr, xzr, [x19, #32]
  406d08:	ldr	x19, [sp, #64]
  406d0c:	ldp	x29, x30, [sp, #48]
  406d10:	cmp	w0, #0xb
  406d14:	cset	w0, eq  // eq = none
  406d18:	add	sp, sp, #0x50
  406d1c:	ret
  406d20:	sub	sp, sp, #0x60
  406d24:	str	x19, [sp, #80]
  406d28:	mov	x19, x1
  406d2c:	add	x2, x1, #0x20
  406d30:	add	x3, x1, #0x10
  406d34:	add	x4, x1, #0x30
  406d38:	add	x5, x1, #0x40
  406d3c:	add	x6, x1, #0x90
  406d40:	add	x7, x1, #0x88
  406d44:	add	x8, x1, #0x28
  406d48:	add	x9, x1, #0x18
  406d4c:	add	x10, x1, #0x38
  406d50:	add	x11, x1, #0x48
  406d54:	add	x12, x1, #0xb0
  406d58:	add	x13, x1, #0x68
  406d5c:	add	x14, x1, #0xa8
  406d60:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406d64:	add	x1, x1, #0xd37
  406d68:	stp	x29, x30, [sp, #64]
  406d6c:	add	x29, sp, #0x40
  406d70:	stp	x13, x14, [sp, #40]
  406d74:	stp	x11, x12, [sp, #24]
  406d78:	stp	x9, x10, [sp, #8]
  406d7c:	str	x8, [sp]
  406d80:	bl	401ea0 <__isoc99_sscanf@plt>
  406d84:	str	xzr, [x19, #80]
  406d88:	ldr	x19, [sp, #80]
  406d8c:	ldp	x29, x30, [sp, #64]
  406d90:	cmp	w0, #0xd
  406d94:	cset	w0, eq  // eq = none
  406d98:	add	sp, sp, #0x60
  406d9c:	ret
  406da0:	sub	sp, sp, #0x60
  406da4:	add	x2, x1, #0x20
  406da8:	add	x3, x1, #0x10
  406dac:	add	x4, x1, #0x30
  406db0:	add	x5, x1, #0x40
  406db4:	add	x6, x1, #0x90
  406db8:	add	x7, x1, #0x88
  406dbc:	add	x8, x1, #0x58
  406dc0:	add	x9, x1, #0x50
  406dc4:	add	x10, x1, #0x28
  406dc8:	add	x11, x1, #0x18
  406dcc:	add	x12, x1, #0x38
  406dd0:	add	x13, x1, #0x48
  406dd4:	add	x14, x1, #0xb0
  406dd8:	add	x15, x1, #0x68
  406ddc:	add	x16, x1, #0xa8
  406de0:	add	x17, x1, #0x60
  406de4:	adrp	x1, 40e000 <argp_failure@@Base+0x4da8>
  406de8:	add	x1, x1, #0xd6f
  406dec:	stp	x29, x30, [sp, #80]
  406df0:	add	x29, sp, #0x50
  406df4:	stp	x16, x17, [sp, #64]
  406df8:	stp	x14, x15, [sp, #48]
  406dfc:	stp	x12, x13, [sp, #32]
  406e00:	stp	x10, x11, [sp, #16]
  406e04:	stp	x8, x9, [sp]
  406e08:	bl	401ea0 <__isoc99_sscanf@plt>
  406e0c:	ldp	x29, x30, [sp, #80]
  406e10:	cmp	w0, #0x10
  406e14:	cset	w0, eq  // eq = none
  406e18:	add	sp, sp, #0x60
  406e1c:	ret
  406e20:	cmp	w0, #0x54
  406e24:	b.ne	406e48 <ferror@plt+0x4ee8>  // b.any
  406e28:	stp	x29, x30, [sp, #-16]!
  406e2c:	ldr	x8, [x2, #40]
  406e30:	mov	x29, sp
  406e34:	ldr	x0, [x8]
  406e38:	bl	4063b0 <ferror@plt+0x4450>
  406e3c:	mov	w0, wzr
  406e40:	ldp	x29, x30, [sp], #16
  406e44:	ret
  406e48:	mov	w0, #0x7                   	// #7
  406e4c:	ret

0000000000406e50 <argp_parse@@Base>:
  406e50:	stp	x29, x30, [sp, #-80]!
  406e54:	stp	x28, x25, [sp, #16]
  406e58:	stp	x24, x23, [sp, #32]
  406e5c:	stp	x22, x21, [sp, #48]
  406e60:	stp	x20, x19, [sp, #64]
  406e64:	mov	x29, sp
  406e68:	sub	sp, sp, #0xe0
  406e6c:	mov	x20, x5
  406e70:	mov	x19, x4
  406e74:	mov	w21, w3
  406e78:	mov	x22, x2
  406e7c:	mov	w23, w1
  406e80:	mov	x24, x0
  406e84:	stur	wzr, [x29, #-220]
  406e88:	tbnz	w3, #0, 406eac <argp_parse@@Base+0x5c>
  406e8c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  406e90:	ldr	x9, [x8, #1136]
  406e94:	cbnz	x9, 406ea0 <argp_parse@@Base+0x50>
  406e98:	ldr	x9, [x22]
  406e9c:	str	x9, [x8, #1136]
  406ea0:	adrp	x25, 421000 <argp_failure@@Base+0x17da8>
  406ea4:	ldr	x8, [x25, #1160]
  406ea8:	cbz	x8, 406f9c <argp_parse@@Base+0x14c>
  406eac:	tbnz	w21, #4, 406f3c <argp_parse@@Base+0xec>
  406eb0:	mov	x10, sp
  406eb4:	sub	x8, x10, #0x80
  406eb8:	mov	sp, x8
  406ebc:	mov	x11, sp
  406ec0:	sub	x9, x11, #0x40
  406ec4:	mov	sp, x9
  406ec8:	movi	v0.2d, #0x0
  406ecc:	stur	xzr, [x11, #-16]
  406ed0:	stp	q0, q0, [x11, #-48]
  406ed4:	stur	q0, [x11, #-64]
  406ed8:	stur	x8, [x11, #-32]
  406edc:	stp	q0, q0, [x10, #-32]
  406ee0:	stp	q0, q0, [x10, #-64]
  406ee4:	stp	q0, q0, [x10, #-96]
  406ee8:	stp	q0, q0, [x10, #-128]
  406eec:	cbz	x24, 406ef4 <argp_parse@@Base+0xa4>
  406ef0:	str	x24, [x8], #32
  406ef4:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  406ef8:	ldr	x10, [x10, #1528]
  406efc:	adrp	x11, 40e000 <argp_failure@@Base+0x4da8>
  406f00:	add	x11, x11, #0xdd8
  406f04:	str	x11, [x8]
  406f08:	cbnz	x10, 406f20 <argp_parse@@Base+0xd0>
  406f0c:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  406f10:	ldr	x10, [x10, #1344]
  406f14:	cbnz	x10, 406f20 <argp_parse@@Base+0xd0>
  406f18:	mov	w10, #0x1                   	// #1
  406f1c:	b	406f30 <argp_parse@@Base+0xe0>
  406f20:	adrp	x10, 40e000 <argp_failure@@Base+0x4da8>
  406f24:	add	x10, x10, #0xe10
  406f28:	str	x10, [x8, #32]
  406f2c:	mov	w10, #0x2                   	// #2
  406f30:	lsl	x10, x10, #5
  406f34:	mov	x24, x9
  406f38:	str	xzr, [x8, x10]
  406f3c:	sub	x0, x29, #0xd8
  406f40:	mov	x1, x24
  406f44:	mov	w2, w23
  406f48:	mov	x3, x22
  406f4c:	mov	w4, w21
  406f50:	mov	x5, x20
  406f54:	bl	406fb0 <argp_parse@@Base+0x160>
  406f58:	cbnz	w0, 406f80 <argp_parse@@Base+0x130>
  406f5c:	sub	x0, x29, #0xd8
  406f60:	sub	x1, x29, #0xdc
  406f64:	bl	40721c <argp_parse@@Base+0x3cc>
  406f68:	cbz	w0, 406f5c <argp_parse@@Base+0x10c>
  406f6c:	ldur	w2, [x29, #-220]
  406f70:	mov	w1, w0
  406f74:	sub	x0, x29, #0xd8
  406f78:	mov	x3, x19
  406f7c:	bl	4073ac <argp_parse@@Base+0x55c>
  406f80:	mov	sp, x29
  406f84:	ldp	x20, x19, [sp, #64]
  406f88:	ldp	x22, x21, [sp, #48]
  406f8c:	ldp	x24, x23, [sp, #32]
  406f90:	ldp	x28, x25, [sp, #16]
  406f94:	ldp	x29, x30, [sp], #80
  406f98:	ret
  406f9c:	ldr	x0, [x22]
  406fa0:	bl	407f98 <argp_usage@@Base+0x100>
  406fa4:	str	x0, [x25, #1160]
  406fa8:	tbz	w21, #4, 406eb0 <argp_parse@@Base+0x60>
  406fac:	b	406f3c <argp_parse@@Base+0xec>
  406fb0:	sub	sp, sp, #0xb0
  406fb4:	mov	w8, #0x1                   	// #1
  406fb8:	stp	x29, x30, [sp, #80]
  406fbc:	stp	x24, x23, [sp, #128]
  406fc0:	stp	x22, x21, [sp, #144]
  406fc4:	stp	x20, x19, [sp, #160]
  406fc8:	add	x29, sp, #0x50
  406fcc:	mov	x21, x5
  406fd0:	mov	w23, w4
  406fd4:	mov	x20, x3
  406fd8:	mov	w24, w2
  406fdc:	mov	x22, x1
  406fe0:	mov	x19, x0
  406fe4:	movi	v0.2d, #0x0
  406fe8:	bic	w8, w8, w4, lsr #2
  406fec:	stp	x28, x27, [sp, #96]
  406ff0:	stp	x26, x25, [sp, #112]
  406ff4:	stp	q0, q0, [sp, #16]
  406ff8:	str	q0, [sp]
  406ffc:	stp	x8, xzr, [x29, #-32]
  407000:	stp	xzr, xzr, [x29, #-16]
  407004:	cbz	x1, 407014 <argp_parse@@Base+0x1c4>
  407008:	sub	x1, x29, #0x20
  40700c:	mov	x0, x22
  407010:	bl	4077e8 <argp_parse@@Base+0x998>
  407014:	ldp	x8, x9, [x29, #-16]
  407018:	mov	w10, #0x48                  	// #72
  40701c:	mul	x8, x8, x10
  407020:	lsl	x25, x9, #3
  407024:	add	x27, x8, #0x48
  407028:	ldp	x8, x9, [x29, #-32]
  40702c:	add	x28, x27, x25
  407030:	add	x9, x28, x9, lsl #5
  407034:	add	x26, x9, #0x20
  407038:	add	x8, x8, x26
  40703c:	add	x0, x8, #0x1
  407040:	bl	401c60 <malloc@plt>
  407044:	str	x0, [x19, #208]
  407048:	cbz	x0, 407180 <argp_parse@@Base+0x330>
  40704c:	add	x8, x0, x27
  407050:	add	x9, x0, x28
  407054:	add	x10, x0, x26
  407058:	mov	x11, #0x100000001           	// #4294967297
  40705c:	str	x0, [x19, #80]
  407060:	str	x8, [x19, #96]
  407064:	stp	x10, x9, [x19, #8]
  407068:	str	x11, [x19, #24]
  40706c:	ldp	q1, q0, [sp, #16]
  407070:	ldr	q2, [sp]
  407074:	mov	x0, x8
  407078:	mov	w1, wzr
  40707c:	mov	x2, x25
  407080:	stp	q1, q0, [x19, #48]
  407084:	str	q2, [x19, #32]
  407088:	bl	401ca0 <memset@plt>
  40708c:	mov	x0, x19
  407090:	mov	x1, x22
  407094:	mov	w2, w23
  407098:	bl	4078b0 <argp_parse@@Base+0xa60>
  40709c:	movi	v0.2d, #0x0
  4070a0:	mov	x22, x19
  4070a4:	str	q0, [x22, #112]!
  4070a8:	ldr	x8, [x19]
  4070ac:	stp	q0, q0, [x19, #176]
  4070b0:	stp	q0, q0, [x19, #144]
  4070b4:	str	q0, [x19, #128]
  4070b8:	str	x8, [x22]
  4070bc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4070c0:	str	w24, [x19, #120]
  4070c4:	str	x20, [x19, #128]
  4070c8:	stp	wzr, w23, [x19, #136]
  4070cc:	ldr	x8, [x8, #1144]
  4070d0:	ldp	x23, x9, [x19, #80]
  4070d4:	str	x8, [x19, #184]
  4070d8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4070dc:	ldr	x8, [x8, #1152]
  4070e0:	cmp	x23, x9
  4070e4:	mov	w9, #0x1                   	// #1
  4070e8:	str	w9, [x19, #104]
  4070ec:	stp	x8, x19, [x19, #192]
  4070f0:	b.cs	4070f8 <argp_parse@@Base+0x2a8>  // b.hs, b.nlast
  4070f4:	str	x21, [x23, #48]
  4070f8:	ldr	x8, [x19, #88]
  4070fc:	cmp	x23, x8
  407100:	b.cs	407188 <argp_parse@@Base+0x338>  // b.hs, b.nlast
  407104:	mov	w0, wzr
  407108:	b	407134 <argp_parse@@Base+0x2e4>
  40710c:	mov	w2, #0x3                   	// #3
  407110:	movk	w2, #0x100, lsl #16
  407114:	mov	x0, x23
  407118:	mov	x1, x22
  40711c:	mov	x3, xzr
  407120:	bl	407954 <argp_parse@@Base+0xb04>
  407124:	ldr	x8, [x19, #88]
  407128:	add	x23, x23, #0x48
  40712c:	cmp	x23, x8
  407130:	b.cs	40718c <argp_parse@@Base+0x33c>  // b.hs, b.nlast
  407134:	cmp	w0, #0x7
  407138:	b.eq	407140 <argp_parse@@Base+0x2f0>  // b.none
  40713c:	cbnz	w0, 407194 <argp_parse@@Base+0x344>
  407140:	ldr	x8, [x23, #32]
  407144:	cbz	x8, 407158 <argp_parse@@Base+0x308>
  407148:	ldr	x8, [x8, #56]
  40714c:	ldr	w9, [x23, #40]
  407150:	ldr	x8, [x8, x9, lsl #3]
  407154:	str	x8, [x23, #48]
  407158:	ldr	x8, [x23]
  40715c:	cbnz	x8, 40710c <argp_parse@@Base+0x2bc>
  407160:	ldr	x8, [x23, #8]
  407164:	ldr	x8, [x8, #32]
  407168:	cbz	x8, 40710c <argp_parse@@Base+0x2bc>
  40716c:	ldr	x8, [x8]
  407170:	cbz	x8, 40710c <argp_parse@@Base+0x2bc>
  407174:	ldp	x8, x9, [x23, #48]
  407178:	str	x8, [x9]
  40717c:	b	40710c <argp_parse@@Base+0x2bc>
  407180:	mov	w0, #0xc                   	// #12
  407184:	b	4071fc <argp_parse@@Base+0x3ac>
  407188:	mov	w0, wzr
  40718c:	cmp	w0, #0x7
  407190:	csel	w0, wzr, w0, eq  // eq = none
  407194:	cbnz	w0, 4071fc <argp_parse@@Base+0x3ac>
  407198:	ldr	w8, [x19, #140]
  40719c:	tbnz	w8, #1, 4071ac <argp_parse@@Base+0x35c>
  4071a0:	mov	w8, #0x1                   	// #1
  4071a4:	str	w8, [x19, #28]
  4071a8:	b	4071cc <argp_parse@@Base+0x37c>
  4071ac:	str	wzr, [x19, #28]
  4071b0:	tbz	w8, #0, 4071cc <argp_parse@@Base+0x37c>
  4071b4:	ldr	x8, [x19, #128]
  4071b8:	ldr	w9, [x19, #120]
  4071bc:	sub	x8, x8, #0x8
  4071c0:	add	w9, w9, #0x1
  4071c4:	str	x8, [x19, #128]
  4071c8:	str	w9, [x19, #120]
  4071cc:	ldr	x8, [x19, #128]
  4071d0:	cmp	x8, x20
  4071d4:	b.eq	4071e4 <argp_parse@@Base+0x394>  // b.none
  4071d8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4071dc:	ldr	x8, [x8, #1160]
  4071e0:	b	4071f4 <argp_parse@@Base+0x3a4>
  4071e4:	ldr	x0, [x20]
  4071e8:	cbz	x0, 4071d8 <argp_parse@@Base+0x388>
  4071ec:	bl	407f98 <argp_usage@@Base+0x100>
  4071f0:	mov	x8, x0
  4071f4:	mov	w0, wzr
  4071f8:	str	x8, [x19, #176]
  4071fc:	ldp	x20, x19, [sp, #160]
  407200:	ldp	x22, x21, [sp, #144]
  407204:	ldp	x24, x23, [sp, #128]
  407208:	ldp	x26, x25, [sp, #112]
  40720c:	ldp	x28, x27, [sp, #96]
  407210:	ldp	x29, x30, [sp, #80]
  407214:	add	sp, sp, #0xb0
  407218:	ret
  40721c:	stp	x29, x30, [sp, #-48]!
  407220:	stp	x22, x21, [sp, #16]
  407224:	stp	x20, x19, [sp, #32]
  407228:	ldr	w8, [x0, #148]
  40722c:	mov	x20, x0
  407230:	mov	x19, x1
  407234:	mov	x29, sp
  407238:	cbz	w8, 40724c <argp_parse@@Base+0x3fc>
  40723c:	ldr	w9, [x20, #136]
  407240:	cmp	w9, w8
  407244:	b.ge	40724c <argp_parse@@Base+0x3fc>  // b.tcont
  407248:	str	wzr, [x20, #148]
  40724c:	ldr	w8, [x20, #104]
  407250:	cbz	w8, 4072dc <argp_parse@@Base+0x48c>
  407254:	ldr	w8, [x20, #148]
  407258:	mov	w21, #0xffffffff            	// #-1
  40725c:	cbnz	w8, 4072e0 <argp_parse@@Base+0x490>
  407260:	ldr	w8, [x20, #136]
  407264:	mov	x5, x20
  407268:	mov	x4, xzr
  40726c:	str	w8, [x5, #24]!
  407270:	ldr	w0, [x5, #96]
  407274:	ldr	x1, [x5, #104]
  407278:	ldrb	w8, [x5, #116]
  40727c:	ldp	x2, x3, [x5, #-16]
  407280:	str	w21, [x5, #8]
  407284:	tbnz	w8, #6, 407290 <argp_parse@@Base+0x440>
  407288:	bl	4088f4 <argp_usage@@Base+0xa5c>
  40728c:	b	407294 <argp_parse@@Base+0x444>
  407290:	bl	408930 <argp_usage@@Base+0xa98>
  407294:	ldr	w22, [x20, #24]
  407298:	mov	w21, w0
  40729c:	cmp	w0, #0x3f
  4072a0:	str	w22, [x20, #136]
  4072a4:	b.eq	407308 <argp_parse@@Base+0x4b8>  // b.none
  4072a8:	cmn	w21, #0x1
  4072ac:	b.ne	4072e0 <argp_parse@@Base+0x490>  // b.any
  4072b0:	cmp	w22, #0x2
  4072b4:	str	wzr, [x20, #104]
  4072b8:	b.lt	4072dc <argp_parse@@Base+0x48c>  // b.tstop
  4072bc:	ldr	x8, [x20, #128]
  4072c0:	sub	w9, w22, #0x1
  4072c4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4072c8:	add	x1, x1, #0x96
  4072cc:	ldr	x0, [x8, w9, sxtw #3]
  4072d0:	bl	401d60 <strcmp@plt>
  4072d4:	cbnz	w0, 4072dc <argp_parse@@Base+0x48c>
  4072d8:	str	w22, [x20, #148]
  4072dc:	mov	w21, #0xffffffff            	// #-1
  4072e0:	cmn	w21, #0x1
  4072e4:	b.eq	40732c <argp_parse@@Base+0x4dc>  // b.none
  4072e8:	cmp	w21, #0x1
  4072ec:	b.ne	407364 <argp_parse@@Base+0x514>  // b.any
  4072f0:	ldr	x1, [x20, #40]
  4072f4:	mov	x0, x20
  4072f8:	bl	407c48 <argp_parse@@Base+0xdf8>
  4072fc:	cmp	w0, #0x7
  407300:	b.eq	407378 <argp_parse@@Base+0x528>  // b.none
  407304:	b	40739c <argp_parse@@Base+0x54c>
  407308:	ldr	w8, [x20, #32]
  40730c:	cmn	w8, #0x1
  407310:	b.eq	407320 <argp_parse@@Base+0x4d0>  // b.none
  407314:	mov	w8, wzr
  407318:	mov	w0, #0x7                   	// #7
  40731c:	b	407398 <argp_parse@@Base+0x548>
  407320:	mov	w21, #0x3f                  	// #63
  407324:	cmn	w21, #0x1
  407328:	b.ne	4072e8 <argp_parse@@Base+0x498>  // b.any
  40732c:	ldrsw	x8, [x20, #136]
  407330:	ldr	w9, [x20, #120]
  407334:	cmp	w8, w9
  407338:	b.ge	407390 <argp_parse@@Base+0x540>  // b.tcont
  40733c:	ldrb	w9, [x20, #140]
  407340:	tbnz	w9, #2, 407390 <argp_parse@@Base+0x540>
  407344:	ldr	x9, [x20, #128]
  407348:	add	w10, w8, #0x1
  40734c:	str	w10, [x20, #136]
  407350:	mov	w21, #0x1                   	// #1
  407354:	ldr	x8, [x9, x8, lsl #3]
  407358:	str	x8, [x20, #40]
  40735c:	cmp	w21, #0x1
  407360:	b.eq	4072f0 <argp_parse@@Base+0x4a0>  // b.none
  407364:	mov	x0, x20
  407368:	mov	w1, w21
  40736c:	bl	407d5c <argp_parse@@Base+0xf0c>
  407370:	cmp	w0, #0x7
  407374:	b.ne	40739c <argp_parse@@Base+0x54c>  // b.any
  407378:	cmp	w21, #0x1
  40737c:	cset	w8, eq  // eq = none
  407380:	cmn	w21, #0x1
  407384:	cset	w9, eq  // eq = none
  407388:	orr	w8, w9, w8
  40738c:	b	407398 <argp_parse@@Base+0x548>
  407390:	mov	w0, #0x7                   	// #7
  407394:	mov	w8, #0x1                   	// #1
  407398:	str	w8, [x19]
  40739c:	ldp	x20, x19, [sp, #32]
  4073a0:	ldp	x22, x21, [sp, #16]
  4073a4:	ldp	x29, x30, [sp], #48
  4073a8:	ret
  4073ac:	stp	x29, x30, [sp, #-64]!
  4073b0:	cmp	w2, #0x0
  4073b4:	stp	x24, x23, [sp, #16]
  4073b8:	ccmp	w1, #0x7, #0x0, ne  // ne = any
  4073bc:	mov	w24, #0x1                   	// #1
  4073c0:	stp	x20, x19, [sp, #48]
  4073c4:	mov	x19, x0
  4073c8:	csel	w20, wzr, w1, eq  // eq = none
  4073cc:	movk	w24, #0x100, lsl #16
  4073d0:	stp	x22, x21, [sp, #32]
  4073d4:	mov	x29, sp
  4073d8:	cbz	w20, 407430 <argp_parse@@Base+0x5e0>
  4073dc:	cbz	w20, 407500 <argp_parse@@Base+0x6b0>
  4073e0:	cmp	w20, #0x7
  4073e4:	b.ne	4073f8 <argp_parse@@Base+0x5a8>  // b.any
  4073e8:	ldr	x1, [x19, #184]
  4073ec:	add	x0, x19, #0x70
  4073f0:	mov	w2, #0x104                 	// #260
  4073f4:	bl	409094 <argp_state_help@@Base>
  4073f8:	ldp	x21, x8, [x19, #80]
  4073fc:	cmp	x21, x8
  407400:	b.cs	407570 <argp_parse@@Base+0x720>  // b.hs, b.nlast
  407404:	add	x22, x19, #0x70
  407408:	add	w2, w24, #0x4
  40740c:	mov	x0, x21
  407410:	mov	x1, x22
  407414:	mov	x3, xzr
  407418:	bl	407954 <argp_parse@@Base+0xb04>
  40741c:	ldr	x8, [x19, #88]
  407420:	add	x21, x21, #0x48
  407424:	cmp	x21, x8
  407428:	b.cc	407408 <argp_parse@@Base+0x5b8>  // b.lo, b.ul, b.last
  40742c:	b	407570 <argp_parse@@Base+0x720>
  407430:	ldr	w8, [x19, #136]
  407434:	ldr	w9, [x19, #120]
  407438:	mov	x21, x3
  40743c:	cmp	w8, w9
  407440:	b.ne	407520 <argp_parse@@Base+0x6d0>  // b.any
  407444:	ldp	x23, x8, [x19, #80]
  407448:	add	x22, x19, #0x70
  40744c:	mov	w20, wzr
  407450:	cmp	x23, x8
  407454:	b.cc	40748c <argp_parse@@Base+0x63c>  // b.lo, b.ul, b.last
  407458:	ldr	x9, [x19, #80]
  40745c:	sub	x23, x8, #0x48
  407460:	cmp	x23, x9
  407464:	b.cs	4074e4 <argp_parse@@Base+0x694>  // b.hs, b.nlast
  407468:	cmp	w20, #0x7
  40746c:	csel	w20, wzr, w20, eq  // eq = none
  407470:	b	4074f0 <argp_parse@@Base+0x6a0>
  407474:	ldr	w8, [x23, #24]
  407478:	cbz	w8, 40749c <argp_parse@@Base+0x64c>
  40747c:	ldr	x8, [x19, #88]
  407480:	add	x23, x23, #0x48
  407484:	cmp	x23, x8
  407488:	b.cs	407458 <argp_parse@@Base+0x608>  // b.hs, b.nlast
  40748c:	cmp	w20, #0x7
  407490:	b.eq	407474 <argp_parse@@Base+0x624>  // b.none
  407494:	cbz	w20, 407474 <argp_parse@@Base+0x624>
  407498:	b	407458 <argp_parse@@Base+0x608>
  40749c:	add	w2, w24, #0x1
  4074a0:	mov	x0, x23
  4074a4:	mov	x1, x22
  4074a8:	mov	x3, xzr
  4074ac:	bl	407954 <argp_parse@@Base+0xb04>
  4074b0:	mov	w20, w0
  4074b4:	b	40747c <argp_parse@@Base+0x62c>
  4074b8:	mov	w2, #0x1                   	// #1
  4074bc:	movk	w2, #0x100, lsl #16
  4074c0:	mov	x0, x23
  4074c4:	mov	x1, x22
  4074c8:	mov	x3, xzr
  4074cc:	bl	407954 <argp_parse@@Base+0xb04>
  4074d0:	ldr	x8, [x19, #80]
  4074d4:	sub	x23, x23, #0x48
  4074d8:	mov	w20, w0
  4074dc:	cmp	x23, x8
  4074e0:	b.cc	407468 <argp_parse@@Base+0x618>  // b.lo, b.ul, b.last
  4074e4:	cmp	w20, #0x7
  4074e8:	b.eq	4074b8 <argp_parse@@Base+0x668>  // b.none
  4074ec:	cbz	w20, 4074b8 <argp_parse@@Base+0x668>
  4074f0:	cbz	x21, 4073dc <argp_parse@@Base+0x58c>
  4074f4:	ldr	w8, [x19, #136]
  4074f8:	str	w8, [x21]
  4074fc:	b	4073dc <argp_parse@@Base+0x58c>
  407500:	ldp	x9, x8, [x19, #80]
  407504:	sub	x21, x8, #0x48
  407508:	cmp	x21, x9
  40750c:	b.cs	407530 <argp_parse@@Base+0x6e0>  // b.hs, b.nlast
  407510:	mov	w20, wzr
  407514:	cmp	w20, #0x7
  407518:	csel	w20, wzr, w20, eq  // eq = none
  40751c:	b	407570 <argp_parse@@Base+0x720>
  407520:	cbz	x21, 4075d4 <argp_parse@@Base+0x784>
  407524:	mov	w20, wzr
  407528:	str	w8, [x21]
  40752c:	b	4073dc <argp_parse@@Base+0x58c>
  407530:	mov	w20, wzr
  407534:	add	x22, x19, #0x70
  407538:	b	407564 <argp_parse@@Base+0x714>
  40753c:	add	w2, w24, #0x3
  407540:	mov	x0, x21
  407544:	mov	x1, x22
  407548:	mov	x3, xzr
  40754c:	bl	407954 <argp_parse@@Base+0xb04>
  407550:	ldr	x8, [x19, #80]
  407554:	sub	x21, x21, #0x48
  407558:	mov	w20, w0
  40755c:	cmp	x21, x8
  407560:	b.cc	407514 <argp_parse@@Base+0x6c4>  // b.lo, b.ul, b.last
  407564:	cmp	w20, #0x7
  407568:	b.eq	40753c <argp_parse@@Base+0x6ec>  // b.none
  40756c:	cbz	w20, 40753c <argp_parse@@Base+0x6ec>
  407570:	ldp	x9, x8, [x19, #80]
  407574:	sub	x21, x8, #0x48
  407578:	cmp	x21, x9
  40757c:	b.cc	4075a8 <argp_parse@@Base+0x758>  // b.lo, b.ul, b.last
  407580:	add	x22, x19, #0x70
  407584:	add	w2, w24, #0x6
  407588:	mov	x0, x21
  40758c:	mov	x1, x22
  407590:	mov	x3, xzr
  407594:	bl	407954 <argp_parse@@Base+0xb04>
  407598:	ldr	x8, [x19, #80]
  40759c:	sub	x21, x21, #0x48
  4075a0:	cmp	x21, x8
  4075a4:	b.cs	407584 <argp_parse@@Base+0x734>  // b.hs, b.nlast
  4075a8:	ldr	x0, [x19, #208]
  4075ac:	cmp	w20, #0x7
  4075b0:	mov	w8, #0x16                  	// #22
  4075b4:	csel	w19, w8, w20, eq  // eq = none
  4075b8:	bl	401db0 <free@plt>
  4075bc:	mov	w0, w19
  4075c0:	ldp	x20, x19, [sp, #48]
  4075c4:	ldp	x22, x21, [sp, #32]
  4075c8:	ldp	x24, x23, [sp, #16]
  4075cc:	ldp	x29, x30, [sp], #64
  4075d0:	ret
  4075d4:	ldrb	w8, [x19, #140]
  4075d8:	tbnz	w8, #1, 4075f4 <argp_parse@@Base+0x7a4>
  4075dc:	ldr	x0, [x19, #184]
  4075e0:	cbz	x0, 4075f4 <argp_parse@@Base+0x7a4>
  4075e4:	ldr	x2, [x19, #176]
  4075e8:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4075ec:	add	x1, x1, #0xae
  4075f0:	bl	401f40 <fprintf@plt>
  4075f4:	mov	w20, #0x7                   	// #7
  4075f8:	b	4073dc <argp_parse@@Base+0x58c>
  4075fc:	cbz	x1, 407634 <argp_parse@@Base+0x7e4>
  407600:	ldr	x9, [x1, #88]
  407604:	ldp	x8, x10, [x9, #80]
  407608:	cmp	x8, x10
  40760c:	b.cs	40762c <argp_parse@@Base+0x7dc>  // b.hs, b.nlast
  407610:	ldr	x10, [x8, #8]
  407614:	cmp	x10, x0
  407618:	b.eq	40763c <argp_parse@@Base+0x7ec>  // b.none
  40761c:	ldr	x10, [x9, #88]
  407620:	add	x8, x8, #0x48
  407624:	cmp	x8, x10
  407628:	b.cc	407610 <argp_parse@@Base+0x7c0>  // b.lo, b.ul, b.last
  40762c:	mov	w8, #0x1                   	// #1
  407630:	cbz	w8, 407638 <argp_parse@@Base+0x7e8>
  407634:	mov	x0, xzr
  407638:	ret
  40763c:	ldr	x0, [x8, #48]
  407640:	mov	w8, wzr
  407644:	cbnz	w8, 407634 <argp_parse@@Base+0x7e4>
  407648:	b	407638 <argp_parse@@Base+0x7e8>
  40764c:	stp	x29, x30, [sp, #-32]!
  407650:	stp	x20, x19, [sp, #16]
  407654:	mov	x19, x2
  407658:	mov	x20, x1
  40765c:	mov	w8, w0
  407660:	cmn	w0, #0x3
  407664:	mov	w0, #0x7                   	// #7
  407668:	mov	x29, sp
  40766c:	b.gt	40768c <argp_parse@@Base+0x83c>
  407670:	cmn	w8, #0x4
  407674:	b.eq	4076b0 <argp_parse@@Base+0x860>  // b.none
  407678:	cmn	w8, #0x3
  40767c:	b.ne	40773c <argp_parse@@Base+0x8ec>  // b.any
  407680:	ldr	x1, [x19, #80]
  407684:	mov	w2, #0x201                 	// #513
  407688:	b	4076a4 <argp_parse@@Base+0x854>
  40768c:	cmn	w8, #0x2
  407690:	b.eq	4076fc <argp_parse@@Base+0x8ac>  // b.none
  407694:	cmp	w8, #0x3f
  407698:	b.ne	40773c <argp_parse@@Base+0x8ec>  // b.any
  40769c:	ldr	x1, [x19, #80]
  4076a0:	mov	w2, #0x27a                 	// #634
  4076a4:	mov	x0, x19
  4076a8:	bl	409094 <argp_state_help@@Base>
  4076ac:	b	407738 <argp_parse@@Base+0x8e8>
  4076b0:	adrp	x8, 40f000 <argp_failure@@Base+0x5da8>
  4076b4:	add	x8, x8, #0x58
  4076b8:	cmp	x20, #0x0
  4076bc:	csel	x0, x8, x20, eq  // eq = none
  4076c0:	bl	401c40 <atoi@plt>
  4076c4:	adrp	x19, 421000 <argp_failure@@Base+0x17da8>
  4076c8:	str	w0, [x19, #1336]
  4076cc:	ldr	w8, [x19, #1336]
  4076d0:	subs	w8, w8, #0x1
  4076d4:	str	w8, [x19, #1336]
  4076d8:	b.lt	407738 <argp_parse@@Base+0x8e8>  // b.tstop
  4076dc:	mov	w0, #0x1                   	// #1
  4076e0:	bl	401cb0 <sleep@plt>
  4076e4:	ldr	w8, [x19, #1336]
  4076e8:	sub	w9, w8, #0x1
  4076ec:	cmp	w8, #0x0
  4076f0:	str	w9, [x19, #1336]
  4076f4:	b.gt	4076dc <argp_parse@@Base+0x88c>
  4076f8:	b	407738 <argp_parse@@Base+0x8e8>
  4076fc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407700:	mov	x0, x20
  407704:	str	x20, [x8, #1136]
  407708:	bl	407f98 <argp_usage@@Base+0x100>
  40770c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407710:	str	x0, [x19, #64]
  407714:	str	x0, [x8, #1160]
  407718:	ldr	w8, [x19, #28]
  40771c:	and	w8, w8, #0x3
  407720:	cmp	w8, #0x1
  407724:	b.ne	407738 <argp_parse@@Base+0x8e8>  // b.any
  407728:	ldr	x8, [x19, #16]
  40772c:	mov	w0, wzr
  407730:	str	x20, [x8]
  407734:	b	40773c <argp_parse@@Base+0x8ec>
  407738:	mov	w0, wzr
  40773c:	ldp	x20, x19, [sp, #16]
  407740:	ldp	x29, x30, [sp], #32
  407744:	ret
  407748:	stp	x29, x30, [sp, #-32]!
  40774c:	cmp	w0, #0x56
  407750:	str	x19, [sp, #16]
  407754:	mov	x29, sp
  407758:	b.ne	407784 <argp_parse@@Base+0x934>  // b.any
  40775c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407760:	ldr	x8, [x8, #1344]
  407764:	mov	x19, x2
  407768:	cbz	x8, 40778c <argp_parse@@Base+0x93c>
  40776c:	ldr	x0, [x19, #80]
  407770:	mov	x1, x19
  407774:	blr	x8
  407778:	ldrb	w8, [x19, #28]
  40777c:	tbnz	w8, #5, 4077b0 <argp_parse@@Base+0x960>
  407780:	b	4077e0 <argp_parse@@Base+0x990>
  407784:	mov	w0, #0x7                   	// #7
  407788:	b	4077b4 <argp_parse@@Base+0x964>
  40778c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407790:	ldr	x2, [x8, #1528]
  407794:	cbz	x2, 4077c0 <argp_parse@@Base+0x970>
  407798:	ldr	x0, [x19, #80]
  40779c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4077a0:	add	x1, x1, #0x133
  4077a4:	bl	401f40 <fprintf@plt>
  4077a8:	ldrb	w8, [x19, #28]
  4077ac:	tbz	w8, #5, 4077e0 <argp_parse@@Base+0x990>
  4077b0:	mov	w0, wzr
  4077b4:	ldr	x19, [sp, #16]
  4077b8:	ldp	x29, x30, [sp], #32
  4077bc:	ret
  4077c0:	adrp	x1, 40c000 <argp_failure@@Base+0x2da8>
  4077c4:	adrp	x2, 40f000 <argp_failure@@Base+0x5da8>
  4077c8:	add	x1, x1, #0xa59
  4077cc:	add	x2, x2, #0x73
  4077d0:	mov	x0, x19
  4077d4:	bl	40913c <argp_error@@Base>
  4077d8:	ldrb	w8, [x19, #28]
  4077dc:	tbnz	w8, #5, 4077b0 <argp_parse@@Base+0x960>
  4077e0:	mov	w0, wzr
  4077e4:	bl	401b80 <exit@plt>
  4077e8:	stp	x29, x30, [sp, #-48]!
  4077ec:	stp	x22, x21, [sp, #16]
  4077f0:	stp	x20, x19, [sp, #32]
  4077f4:	ldr	x20, [x0]
  4077f8:	ldr	x21, [x0, #32]
  4077fc:	mov	x19, x1
  407800:	mov	x29, sp
  407804:	cbz	x20, 407858 <argp_parse@@Base+0xa08>
  407808:	ldr	x8, [x19, #16]
  40780c:	mov	x0, x20
  407810:	add	x8, x8, #0x1
  407814:	str	x8, [x19, #16]
  407818:	bl	407f00 <argp_usage@@Base+0x68>
  40781c:	mov	w22, wzr
  407820:	cbnz	w0, 40783c <argp_parse@@Base+0x9ec>
  407824:	add	x20, x20, #0x30
  407828:	mov	x0, x20
  40782c:	add	w22, w22, #0x1
  407830:	bl	407f00 <argp_usage@@Base+0x68>
  407834:	add	x20, x20, #0x30
  407838:	cbz	w0, 407828 <argp_parse@@Base+0x9d8>
  40783c:	ldr	x9, [x19]
  407840:	add	w10, w22, w22, lsl #1
  407844:	mov	x8, x19
  407848:	add	x9, x9, x10
  40784c:	str	x9, [x8], #8
  407850:	mov	w9, w22
  407854:	b	407868 <argp_parse@@Base+0xa18>
  407858:	ldr	x8, [x0, #8]
  40785c:	cbz	x8, 407874 <argp_parse@@Base+0xa24>
  407860:	add	x8, x19, #0x10
  407864:	mov	w9, #0x1                   	// #1
  407868:	ldr	x10, [x8]
  40786c:	add	x9, x10, x9
  407870:	str	x9, [x8]
  407874:	cbz	x21, 4078a0 <argp_parse@@Base+0xa50>
  407878:	ldr	x0, [x21]
  40787c:	cbz	x0, 4078a0 <argp_parse@@Base+0xa50>
  407880:	add	x20, x21, #0x20
  407884:	mov	x1, x19
  407888:	bl	4077e8 <argp_parse@@Base+0x998>
  40788c:	ldr	x8, [x19, #24]
  407890:	add	x8, x8, #0x1
  407894:	str	x8, [x19, #24]
  407898:	ldr	x0, [x20], #32
  40789c:	cbnz	x0, 407884 <argp_parse@@Base+0xa34>
  4078a0:	ldp	x20, x19, [sp, #32]
  4078a4:	ldp	x22, x21, [sp, #16]
  4078a8:	ldp	x29, x30, [sp], #48
  4078ac:	ret
  4078b0:	sub	sp, sp, #0x40
  4078b4:	stp	x29, x30, [sp, #32]
  4078b8:	ldr	x8, [x0, #8]
  4078bc:	str	x19, [sp, #48]
  4078c0:	mov	x19, x0
  4078c4:	add	x29, sp, #0x20
  4078c8:	stp	x0, x8, [sp]
  4078cc:	ldr	x8, [x0, #16]
  4078d0:	str	x8, [sp, #16]
  4078d4:	ldr	x8, [x0, #96]
  4078d8:	str	x8, [sp, #24]
  4078dc:	tbnz	w2, #3, 4078f0 <argp_parse@@Base+0xaa0>
  4078e0:	tbz	w2, #2, 407904 <argp_parse@@Base+0xab4>
  4078e4:	ldr	x8, [sp, #8]
  4078e8:	mov	w9, #0x2b                  	// #43
  4078ec:	b	4078f8 <argp_parse@@Base+0xaa8>
  4078f0:	ldr	x8, [sp, #8]
  4078f4:	mov	w9, #0x2d                  	// #45
  4078f8:	add	x10, x8, #0x1
  4078fc:	str	x10, [sp, #8]
  407900:	strb	w9, [x8]
  407904:	ldr	x8, [sp, #8]
  407908:	strb	wzr, [x8]
  40790c:	ldr	x8, [sp, #16]
  407910:	str	xzr, [x8]
  407914:	str	x1, [x19]
  407918:	cbz	x1, 40793c <argp_parse@@Base+0xaec>
  40791c:	ldr	x3, [x19, #80]
  407920:	mov	x4, sp
  407924:	mov	x0, x1
  407928:	mov	x1, xzr
  40792c:	mov	w2, wzr
  407930:	bl	4079bc <argp_parse@@Base+0xb6c>
  407934:	str	x0, [x19, #88]
  407938:	b	407944 <argp_parse@@Base+0xaf4>
  40793c:	ldr	x8, [x19, #80]
  407940:	str	x8, [x19, #88]
  407944:	ldr	x19, [sp, #48]
  407948:	ldp	x29, x30, [sp, #32]
  40794c:	add	sp, sp, #0x40
  407950:	ret
  407954:	stp	x29, x30, [sp, #-32]!
  407958:	stp	x20, x19, [sp, #16]
  40795c:	ldr	x8, [x0]
  407960:	mov	x29, sp
  407964:	cbz	x8, 4079ac <argp_parse@@Base+0xb5c>
  407968:	ldr	x9, [x0, #64]
  40796c:	mov	x20, x1
  407970:	mov	x19, x0
  407974:	str	x9, [x1, #56]
  407978:	ldr	x9, [x0, #48]
  40797c:	str	x9, [x1, #40]
  407980:	ldr	x9, [x0, #56]
  407984:	str	x9, [x1, #48]
  407988:	ldr	w9, [x0, #24]
  40798c:	mov	w0, w2
  407990:	mov	x2, x20
  407994:	str	w9, [x1, #32]
  407998:	mov	x1, x3
  40799c:	blr	x8
  4079a0:	ldr	x8, [x20, #56]
  4079a4:	str	x8, [x19, #64]
  4079a8:	b	4079b0 <argp_parse@@Base+0xb60>
  4079ac:	mov	w0, #0x7                   	// #7
  4079b0:	ldp	x20, x19, [sp, #16]
  4079b4:	ldp	x29, x30, [sp], #32
  4079b8:	ret
  4079bc:	stp	x29, x30, [sp, #-96]!
  4079c0:	stp	x28, x27, [sp, #16]
  4079c4:	stp	x26, x25, [sp, #32]
  4079c8:	stp	x24, x23, [sp, #48]
  4079cc:	stp	x22, x21, [sp, #64]
  4079d0:	stp	x20, x19, [sp, #80]
  4079d4:	ldr	x24, [x0]
  4079d8:	ldr	x25, [x0, #32]
  4079dc:	mov	x19, x4
  4079e0:	mov	x20, x3
  4079e4:	mov	w21, w2
  4079e8:	mov	x23, x0
  4079ec:	mov	x22, x1
  4079f0:	mov	x29, sp
  4079f4:	cbz	x24, 407b1c <argp_parse@@Base+0xccc>
  4079f8:	mov	x0, x24
  4079fc:	bl	407f00 <argp_usage@@Base+0x68>
  407a00:	cbnz	w0, 407b24 <argp_parse@@Base+0xcd4>
  407a04:	mov	w28, #0x3a                  	// #58
  407a08:	mov	x26, x24
  407a0c:	b	407a50 <argp_parse@@Base+0xc00>
  407a10:	ldr	w10, [x27, #80]
  407a14:	mov	w12, #0x39000000            	// #956301312
  407a18:	add	x11, x8, #0x20
  407a1c:	sub	w10, w20, w10
  407a20:	lsr	w10, w10, #3
  407a24:	mul	w10, w10, w12
  407a28:	bfxil	w10, w9, #0, #24
  407a2c:	mov	w9, #0x1000000             	// #16777216
  407a30:	add	w9, w10, w9
  407a34:	str	w9, [x8, #24]
  407a38:	str	x11, [x19, #16]
  407a3c:	str	xzr, [x8, #32]
  407a40:	add	x24, x24, #0x30
  407a44:	mov	x0, x24
  407a48:	bl	407f00 <argp_usage@@Base+0x68>
  407a4c:	cbnz	w0, 407b24 <argp_parse@@Base+0xcd4>
  407a50:	ldrb	w8, [x24, #24]
  407a54:	tst	w8, #0x4
  407a58:	csel	x26, x24, x26, eq  // eq = none
  407a5c:	ldrb	w8, [x26, #24]
  407a60:	tbnz	w8, #3, 407a40 <argp_parse@@Base+0xbf0>
  407a64:	mov	x0, x24
  407a68:	bl	407eb8 <argp_usage@@Base+0x20>
  407a6c:	cbz	w0, 407abc <argp_parse@@Base+0xc6c>
  407a70:	ldr	x8, [x19, #8]
  407a74:	ldr	w9, [x24, #8]
  407a78:	add	x10, x8, #0x1
  407a7c:	str	x10, [x19, #8]
  407a80:	strb	w9, [x8]
  407a84:	ldr	x8, [x26, #16]
  407a88:	cbz	x8, 407ab4 <argp_parse@@Base+0xc64>
  407a8c:	ldr	x8, [x19, #8]
  407a90:	add	x9, x8, #0x1
  407a94:	str	x9, [x19, #8]
  407a98:	strb	w28, [x8]
  407a9c:	ldrb	w8, [x26, #24]
  407aa0:	tbz	w8, #0, 407ab4 <argp_parse@@Base+0xc64>
  407aa4:	ldr	x8, [x19, #8]
  407aa8:	add	x9, x8, #0x1
  407aac:	str	x9, [x19, #8]
  407ab0:	strb	w28, [x8]
  407ab4:	ldr	x8, [x19, #8]
  407ab8:	strb	wzr, [x8]
  407abc:	ldr	x1, [x24]
  407ac0:	cbz	x1, 407a40 <argp_parse@@Base+0xbf0>
  407ac4:	ldr	x27, [x19]
  407ac8:	ldr	x0, [x27, #16]
  407acc:	bl	407bdc <argp_parse@@Base+0xd8c>
  407ad0:	tbz	w0, #31, 407a40 <argp_parse@@Base+0xbf0>
  407ad4:	ldr	x8, [x24]
  407ad8:	ldr	x9, [x19, #16]
  407adc:	str	x8, [x9]
  407ae0:	ldr	x8, [x26, #16]
  407ae4:	cbz	x8, 407afc <argp_parse@@Base+0xcac>
  407ae8:	ldrb	w8, [x26, #24]
  407aec:	tst	w8, #0x1
  407af0:	mov	w8, #0x1                   	// #1
  407af4:	cinc	w9, w8, ne  // ne = any
  407af8:	b	407b00 <argp_parse@@Base+0xcb0>
  407afc:	mov	w9, wzr
  407b00:	ldr	x8, [x19, #16]
  407b04:	str	w9, [x8, #8]
  407b08:	str	xzr, [x8, #16]
  407b0c:	ldr	w9, [x24, #8]
  407b10:	cbnz	w9, 407a10 <argp_parse@@Base+0xbc0>
  407b14:	ldr	w9, [x26, #8]
  407b18:	b	407a10 <argp_parse@@Base+0xbc0>
  407b1c:	ldr	x8, [x23, #8]
  407b20:	cbz	x8, 407bcc <argp_parse@@Base+0xd7c>
  407b24:	ldr	x8, [x23, #8]
  407b28:	stp	x8, x23, [x20]
  407b2c:	ldr	x8, [x19, #8]
  407b30:	str	wzr, [x20, #24]
  407b34:	str	x22, [x20, #32]
  407b38:	str	w21, [x20, #40]
  407b3c:	stp	xzr, xzr, [x20, #56]
  407b40:	str	x8, [x20, #16]
  407b44:	str	xzr, [x20, #48]
  407b48:	cbz	x25, 407b74 <argp_parse@@Base+0xd24>
  407b4c:	mov	w8, #0xffffffff            	// #-1
  407b50:	add	w8, w8, #0x1
  407b54:	lsl	x9, x8, #5
  407b58:	ldr	x9, [x25, x9]
  407b5c:	cbnz	x9, 407b50 <argp_parse@@Base+0xd00>
  407b60:	ldr	x9, [x19, #24]
  407b64:	str	x9, [x20, #56]
  407b68:	ldr	x9, [x19, #24]
  407b6c:	add	x8, x9, w8, uxtw #3
  407b70:	str	x8, [x19, #24]
  407b74:	add	x3, x20, #0x48
  407b78:	cbz	x25, 407bac <argp_parse@@Base+0xd5c>
  407b7c:	ldr	x0, [x25]
  407b80:	cbz	x0, 407bac <argp_parse@@Base+0xd5c>
  407b84:	mov	w2, wzr
  407b88:	add	x21, x25, #0x20
  407b8c:	mov	x1, x20
  407b90:	mov	x4, x19
  407b94:	add	w22, w2, #0x1
  407b98:	bl	4079bc <argp_parse@@Base+0xb6c>
  407b9c:	mov	x3, x0
  407ba0:	ldr	x0, [x21], #32
  407ba4:	mov	w2, w22
  407ba8:	cbnz	x0, 407b8c <argp_parse@@Base+0xd3c>
  407bac:	ldp	x20, x19, [sp, #80]
  407bb0:	ldp	x22, x21, [sp, #64]
  407bb4:	ldp	x24, x23, [sp, #48]
  407bb8:	ldp	x26, x25, [sp, #32]
  407bbc:	ldp	x28, x27, [sp, #16]
  407bc0:	mov	x0, x3
  407bc4:	ldp	x29, x30, [sp], #96
  407bc8:	ret
  407bcc:	mov	x3, x20
  407bd0:	mov	x20, xzr
  407bd4:	cbnz	x25, 407b7c <argp_parse@@Base+0xd2c>
  407bd8:	b	407bac <argp_parse@@Base+0xd5c>
  407bdc:	stp	x29, x30, [sp, #-48]!
  407be0:	stp	x20, x19, [sp, #32]
  407be4:	mov	x19, x0
  407be8:	ldr	x0, [x0]
  407bec:	str	x21, [sp, #16]
  407bf0:	mov	x20, x1
  407bf4:	mov	x21, x19
  407bf8:	mov	x29, sp
  407bfc:	cbz	x0, 407c24 <argp_parse@@Base+0xdd4>
  407c00:	mov	x21, x19
  407c04:	b	407c10 <argp_parse@@Base+0xdc0>
  407c08:	ldr	x0, [x21, #32]!
  407c0c:	cbz	x0, 407c24 <argp_parse@@Base+0xdd4>
  407c10:	cbz	x20, 407c08 <argp_parse@@Base+0xdb8>
  407c14:	mov	x1, x20
  407c18:	bl	401d60 <strcmp@plt>
  407c1c:	cbnz	w0, 407c08 <argp_parse@@Base+0xdb8>
  407c20:	b	407c30 <argp_parse@@Base+0xde0>
  407c24:	cbz	x20, 407c30 <argp_parse@@Base+0xde0>
  407c28:	mov	w0, #0xffffffff            	// #-1
  407c2c:	b	407c38 <argp_parse@@Base+0xde8>
  407c30:	sub	x8, x21, x19
  407c34:	lsr	x0, x8, #5
  407c38:	ldp	x20, x19, [sp, #32]
  407c3c:	ldr	x21, [sp, #16]
  407c40:	ldp	x29, x30, [sp], #48
  407c44:	ret
  407c48:	stp	x29, x30, [sp, #-64]!
  407c4c:	str	x23, [sp, #16]
  407c50:	stp	x22, x21, [sp, #32]
  407c54:	stp	x20, x19, [sp, #48]
  407c58:	ldr	w23, [x0, #136]
  407c5c:	ldp	x20, x8, [x0, #80]
  407c60:	mov	x19, x0
  407c64:	mov	x29, sp
  407c68:	sub	w9, w23, #0x1
  407c6c:	cmp	x20, x8
  407c70:	str	w9, [x0, #136]
  407c74:	b.cs	407cfc <argp_parse@@Base+0xeac>  // b.hs, b.nlast
  407c78:	mov	x21, x1
  407c7c:	add	x22, x19, #0x70
  407c80:	ldr	w8, [x19, #136]
  407c84:	mov	x0, x20
  407c88:	mov	x1, x22
  407c8c:	mov	w2, wzr
  407c90:	add	w8, w8, #0x1
  407c94:	mov	x3, x21
  407c98:	str	w8, [x19, #136]
  407c9c:	bl	407954 <argp_parse@@Base+0xb04>
  407ca0:	cmp	w0, #0x7
  407ca4:	b.ne	407cd8 <argp_parse@@Base+0xe88>  // b.any
  407ca8:	ldr	w8, [x19, #136]
  407cac:	mov	w2, #0x6                   	// #6
  407cb0:	movk	w2, #0x100, lsl #16
  407cb4:	mov	x0, x20
  407cb8:	sub	w8, w8, #0x1
  407cbc:	mov	x1, x22
  407cc0:	mov	x3, xzr
  407cc4:	str	w8, [x19, #136]
  407cc8:	bl	407954 <argp_parse@@Base+0xb04>
  407ccc:	mov	w8, #0x6                   	// #6
  407cd0:	movk	w8, #0x100, lsl #16
  407cd4:	b	407cdc <argp_parse@@Base+0xe8c>
  407cd8:	mov	w8, wzr
  407cdc:	cmp	w0, #0x7
  407ce0:	add	x20, x20, #0x48
  407ce4:	b.ne	407cf4 <argp_parse@@Base+0xea4>  // b.any
  407ce8:	ldr	x9, [x19, #88]
  407cec:	cmp	x20, x9
  407cf0:	b.cc	407c80 <argp_parse@@Base+0xe30>  // b.lo, b.ul, b.last
  407cf4:	cbnz	w0, 407d48 <argp_parse@@Base+0xef8>
  407cf8:	b	407d08 <argp_parse@@Base+0xeb8>
  407cfc:	mov	w8, wzr
  407d00:	mov	w0, #0x7                   	// #7
  407d04:	cbnz	w0, 407d48 <argp_parse@@Base+0xef8>
  407d08:	mov	w9, #0x6                   	// #6
  407d0c:	movk	w9, #0x100, lsl #16
  407d10:	cmp	w8, w9
  407d14:	b.ne	407d20 <argp_parse@@Base+0xed0>  // b.any
  407d18:	ldr	w8, [x19, #120]
  407d1c:	str	w8, [x19, #136]
  407d20:	ldr	w8, [x19, #136]
  407d24:	subs	w8, w8, w23
  407d28:	b.ge	407d38 <argp_parse@@Base+0xee8>  // b.tcont
  407d2c:	mov	w8, #0x1                   	// #1
  407d30:	str	w8, [x19, #104]
  407d34:	b	407d48 <argp_parse@@Base+0xef8>
  407d38:	ldur	w9, [x20, #-48]
  407d3c:	add	w8, w8, w9
  407d40:	add	w8, w8, #0x1
  407d44:	stur	w8, [x20, #-48]
  407d48:	ldp	x20, x19, [sp, #48]
  407d4c:	ldp	x22, x21, [sp, #32]
  407d50:	ldr	x23, [sp, #16]
  407d54:	ldp	x29, x30, [sp], #64
  407d58:	ret
  407d5c:	stp	x29, x30, [sp, #-48]!
  407d60:	stp	x22, x21, [sp, #16]
  407d64:	stp	x20, x19, [sp, #32]
  407d68:	mov	w20, w1
  407d6c:	asr	w22, w1, #24
  407d70:	mov	x19, x0
  407d74:	mov	x29, sp
  407d78:	cbz	w22, 407dac <argp_parse@@Base+0xf5c>
  407d7c:	ldr	x8, [x19, #80]
  407d80:	ldr	x3, [x19, #40]
  407d84:	sub	w9, w22, #0x1
  407d88:	mov	w10, #0x48                  	// #72
  407d8c:	add	x1, x19, #0x70
  407d90:	smaddl	x0, w9, w10, x8
  407d94:	sbfx	w2, w20, #0, #24
  407d98:	bl	407954 <argp_parse@@Base+0xb04>
  407d9c:	mov	w21, w0
  407da0:	cmp	w21, #0x7
  407da4:	b.ne	407e74 <argp_parse@@Base+0x1024>  // b.any
  407da8:	b	407df4 <argp_parse@@Base+0xfa4>
  407dac:	ldr	x0, [x19, #8]
  407db0:	mov	w1, w20
  407db4:	bl	401de0 <strchr@plt>
  407db8:	cbz	x0, 407de8 <argp_parse@@Base+0xf98>
  407dbc:	mov	x8, x0
  407dc0:	ldp	x0, x9, [x19, #80]
  407dc4:	cmp	x0, x9
  407dc8:	b.cs	407de8 <argp_parse@@Base+0xf98>  // b.hs, b.nlast
  407dcc:	ldr	x9, [x0, #16]
  407dd0:	cmp	x9, x8
  407dd4:	b.hi	407e88 <argp_parse@@Base+0x1038>  // b.pmore
  407dd8:	ldr	x9, [x19, #88]
  407ddc:	add	x0, x0, #0x48
  407de0:	cmp	x0, x9
  407de4:	b.cc	407dcc <argp_parse@@Base+0xf7c>  // b.lo, b.ul, b.last
  407de8:	mov	w21, #0x7                   	// #7
  407dec:	cmp	w21, #0x7
  407df0:	b.ne	407e74 <argp_parse@@Base+0x1024>  // b.any
  407df4:	cbz	w22, 407e58 <argp_parse@@Base+0x1008>
  407df8:	ldr	x8, [x19, #16]
  407dfc:	ldr	w9, [x8, #24]
  407e00:	cmp	w9, w20
  407e04:	b.eq	407e28 <argp_parse@@Base+0xfd8>  // b.none
  407e08:	ldr	x9, [x8]
  407e0c:	cbz	x9, 407e28 <argp_parse@@Base+0xfd8>
  407e10:	ldr	w10, [x8, #56]
  407e14:	add	x9, x8, #0x20
  407e18:	mov	x8, x9
  407e1c:	cmp	w10, w20
  407e20:	b.ne	407e08 <argp_parse@@Base+0xfb8>  // b.any
  407e24:	mov	x8, x9
  407e28:	ldr	x8, [x8]
  407e2c:	adrp	x9, 40f000 <argp_failure@@Base+0x5da8>
  407e30:	add	x9, x9, #0xaa
  407e34:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  407e38:	cmp	x8, #0x0
  407e3c:	adrp	x3, 40e000 <argp_failure@@Base+0x4da8>
  407e40:	add	x0, x19, #0x70
  407e44:	csel	x2, x9, x8, eq  // eq = none
  407e48:	add	x1, x1, #0xa1
  407e4c:	add	x3, x3, #0xf98
  407e50:	bl	40913c <argp_error@@Base>
  407e54:	b	407e74 <argp_parse@@Base+0x1024>
  407e58:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  407e5c:	adrp	x3, 40e000 <argp_failure@@Base+0x4da8>
  407e60:	add	x0, x19, #0x70
  407e64:	add	x1, x1, #0x99
  407e68:	add	x3, x3, #0xf98
  407e6c:	mov	w2, w20
  407e70:	bl	40913c <argp_error@@Base>
  407e74:	mov	w0, w21
  407e78:	ldp	x20, x19, [sp, #32]
  407e7c:	ldp	x22, x21, [sp, #16]
  407e80:	ldp	x29, x30, [sp], #48
  407e84:	ret
  407e88:	ldr	x3, [x19, #40]
  407e8c:	add	x1, x19, #0x70
  407e90:	mov	w2, w20
  407e94:	b	407d98 <argp_parse@@Base+0xf48>

0000000000407e98 <argp_usage@@Base>:
  407e98:	stp	x29, x30, [sp, #-16]!
  407e9c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407ea0:	ldr	x1, [x8, #1144]
  407ea4:	mov	w2, #0x106                 	// #262
  407ea8:	mov	x29, sp
  407eac:	bl	409094 <argp_state_help@@Base>
  407eb0:	ldp	x29, x30, [sp], #16
  407eb4:	ret
  407eb8:	stp	x29, x30, [sp, #-32]!
  407ebc:	ldrb	w8, [x0, #24]
  407ec0:	str	x19, [sp, #16]
  407ec4:	mov	x29, sp
  407ec8:	tbnz	w8, #3, 407ef0 <argp_usage@@Base+0x58>
  407ecc:	ldrsw	x19, [x0, #8]
  407ed0:	sub	w8, w19, #0x1
  407ed4:	cmp	w8, #0xfe
  407ed8:	b.hi	407ef0 <argp_usage@@Base+0x58>  // b.pmore
  407edc:	bl	401d70 <__ctype_b_loc@plt>
  407ee0:	ldr	x8, [x0]
  407ee4:	ldrh	w8, [x8, x19, lsl #1]
  407ee8:	ubfx	w0, w8, #14, #1
  407eec:	b	407ef4 <argp_usage@@Base+0x5c>
  407ef0:	mov	w0, wzr
  407ef4:	ldr	x19, [sp, #16]
  407ef8:	ldp	x29, x30, [sp], #32
  407efc:	ret
  407f00:	ldr	w8, [x0, #8]
  407f04:	cbz	w8, 407f10 <argp_usage@@Base+0x78>
  407f08:	mov	w0, wzr
  407f0c:	ret
  407f10:	ldr	x8, [x0]
  407f14:	cbz	x8, 407f20 <argp_usage@@Base+0x88>
  407f18:	mov	w0, wzr
  407f1c:	ret
  407f20:	ldr	x8, [x0, #32]
  407f24:	cbz	x8, 407f30 <argp_usage@@Base+0x98>
  407f28:	mov	w0, wzr
  407f2c:	ret
  407f30:	ldr	w8, [x0, #40]
  407f34:	cmp	w8, #0x0
  407f38:	cset	w0, eq  // eq = none
  407f3c:	ret
  407f40:	adrp	x9, 407000 <argp_parse@@Base+0x1b0>
  407f44:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407f48:	add	x9, x9, #0xf64
  407f4c:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  407f50:	adrp	x11, 421000 <argp_failure@@Base+0x17da8>
  407f54:	str	x9, [x8, #1344]
  407f58:	str	x0, [x10, #1352]
  407f5c:	str	x1, [x11, #1360]
  407f60:	ret
  407f64:	stp	x29, x30, [sp, #-16]!
  407f68:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  407f6c:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  407f70:	ldr	x1, [x8, #1352]
  407f74:	ldr	x4, [x9, #1360]
  407f78:	adrp	x2, 40f000 <argp_failure@@Base+0x5da8>
  407f7c:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  407f80:	add	x2, x2, #0xc6
  407f84:	add	x3, x3, #0xd4
  407f88:	mov	x29, sp
  407f8c:	bl	408554 <argp_usage@@Base+0x6bc>
  407f90:	ldp	x29, x30, [sp], #16
  407f94:	ret
  407f98:	sub	x0, x0, #0x1
  407f9c:	ldrb	w8, [x0, #1]!
  407fa0:	cmp	w8, #0x2f
  407fa4:	b.eq	407f9c <argp_usage@@Base+0x104>  // b.none
  407fa8:	mov	w8, wzr
  407fac:	mov	x9, x0
  407fb0:	b	407fbc <argp_usage@@Base+0x124>
  407fb4:	mov	w8, #0x1                   	// #1
  407fb8:	add	x9, x9, #0x1
  407fbc:	ldrb	w10, [x9]
  407fc0:	cmp	w10, #0x2f
  407fc4:	b.eq	407fb4 <argp_usage@@Base+0x11c>  // b.none
  407fc8:	cbz	w10, 407fe0 <argp_usage@@Base+0x148>
  407fcc:	tst	w8, #0x1
  407fd0:	mov	w8, wzr
  407fd4:	csel	x0, x9, x0, ne  // ne = any
  407fd8:	add	x9, x9, #0x1
  407fdc:	b	407fbc <argp_usage@@Base+0x124>
  407fe0:	ret
  407fe4:	stp	x29, x30, [sp, #-32]!
  407fe8:	str	x19, [sp, #16]
  407fec:	mov	x29, sp
  407ff0:	mov	x19, x0
  407ff4:	bl	401b60 <strlen@plt>
  407ff8:	mov	x8, x0
  407ffc:	sub	x9, x19, #0x1
  408000:	mov	x0, x8
  408004:	cmp	x8, #0x2
  408008:	b.cc	40801c <argp_usage@@Base+0x184>  // b.lo, b.ul, b.last
  40800c:	ldrb	w8, [x9, x0]
  408010:	cmp	w8, #0x2f
  408014:	sub	x8, x0, #0x1
  408018:	b.eq	408000 <argp_usage@@Base+0x168>  // b.none
  40801c:	ldr	x19, [sp, #16]
  408020:	ldp	x29, x30, [sp], #32
  408024:	ret
  408028:	stp	x29, x30, [sp, #-32]!
  40802c:	stp	x20, x19, [sp, #16]
  408030:	mov	x29, sp
  408034:	cbz	x0, 4080b4 <argp_usage@@Base+0x21c>
  408038:	mov	w1, #0x2f                  	// #47
  40803c:	mov	x19, x0
  408040:	bl	401d30 <strrchr@plt>
  408044:	cmp	x0, #0x0
  408048:	csinc	x20, x19, x0, eq  // eq = none
  40804c:	sub	x8, x20, x19
  408050:	cmp	x8, #0x7
  408054:	b.lt	408098 <argp_usage@@Base+0x200>  // b.tstop
  408058:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40805c:	sub	x0, x20, #0x7
  408060:	add	x1, x1, #0x112
  408064:	mov	w2, #0x7                   	// #7
  408068:	bl	401c80 <strncmp@plt>
  40806c:	cbnz	w0, 408098 <argp_usage@@Base+0x200>
  408070:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408074:	add	x1, x1, #0x11a
  408078:	mov	w2, #0x3                   	// #3
  40807c:	mov	x0, x20
  408080:	bl	401c80 <strncmp@plt>
  408084:	mov	x19, x20
  408088:	cbnz	w0, 408098 <argp_usage@@Base+0x200>
  40808c:	add	x19, x20, #0x3
  408090:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408094:	str	x19, [x8, #1160]
  408098:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40809c:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  4080a0:	str	x19, [x8, #1368]
  4080a4:	str	x19, [x9, #1136]
  4080a8:	ldp	x20, x19, [sp, #16]
  4080ac:	ldp	x29, x30, [sp], #32
  4080b0:	ret
  4080b4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4080b8:	ldr	x3, [x8, #1144]
  4080bc:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  4080c0:	add	x0, x0, #0xda
  4080c4:	mov	w1, #0x37                  	// #55
  4080c8:	mov	w2, #0x1                   	// #1
  4080cc:	bl	401df0 <fwrite@plt>
  4080d0:	bl	401d50 <abort@plt>
  4080d4:	sub	sp, sp, #0xd0
  4080d8:	stp	x29, x30, [sp, #128]
  4080dc:	stp	x26, x25, [sp, #144]
  4080e0:	stp	x24, x23, [sp, #160]
  4080e4:	stp	x22, x21, [sp, #176]
  4080e8:	stp	x20, x19, [sp, #192]
  4080ec:	add	x29, sp, #0x80
  4080f0:	mov	x19, x1
  4080f4:	mov	x20, x0
  4080f8:	bl	401c10 <fileno@plt>
  4080fc:	mov	x1, sp
  408100:	bl	40c8e0 <argp_failure@@Base+0x3688>
  408104:	tbnz	w0, #31, 408154 <argp_usage@@Base+0x2bc>
  408108:	ldr	w8, [sp, #16]
  40810c:	and	w8, w8, #0xf000
  408110:	cmp	w8, #0x8, lsl #12
  408114:	b.ne	408154 <argp_usage@@Base+0x2bc>  // b.any
  408118:	mov	x0, x20
  40811c:	bl	401e10 <ftello@plt>
  408120:	tbnz	x0, #63, 408164 <argp_usage@@Base+0x2cc>
  408124:	ldr	x8, [sp, #48]
  408128:	subs	x9, x8, x0
  40812c:	b.le	408164 <argp_usage@@Base+0x2cc>
  408130:	cmn	x9, #0x1
  408134:	b.eq	40828c <argp_usage@@Base+0x3f4>  // b.none
  408138:	mov	w8, wzr
  40813c:	add	x21, x9, #0x1
  408140:	cbz	w8, 408168 <argp_usage@@Base+0x2d0>
  408144:	cbnz	w8, 408170 <argp_usage@@Base+0x2d8>
  408148:	mov	w8, wzr
  40814c:	cbnz	w8, 408174 <argp_usage@@Base+0x2dc>
  408150:	b	408198 <argp_usage@@Base+0x300>
  408154:	mov	w21, #0x2000                	// #8192
  408158:	mov	w8, wzr
  40815c:	cbnz	w8, 408174 <argp_usage@@Base+0x2dc>
  408160:	b	408198 <argp_usage@@Base+0x300>
  408164:	mov	w21, #0x2000                	// #8192
  408168:	mov	w8, wzr
  40816c:	cbz	w8, 408148 <argp_usage@@Base+0x2b0>
  408170:	cbz	w8, 408198 <argp_usage@@Base+0x300>
  408174:	mov	x23, xzr
  408178:	mov	x0, x23
  40817c:	ldp	x20, x19, [sp, #192]
  408180:	ldp	x22, x21, [sp, #176]
  408184:	ldp	x24, x23, [sp, #160]
  408188:	ldp	x26, x25, [sp, #144]
  40818c:	ldp	x29, x30, [sp, #128]
  408190:	add	sp, sp, #0xd0
  408194:	ret
  408198:	mov	x0, x21
  40819c:	bl	401c60 <malloc@plt>
  4081a0:	cbz	x0, 408174 <argp_usage@@Base+0x2dc>
  4081a4:	mov	x22, x0
  4081a8:	mov	x25, xzr
  4081ac:	mov	x23, xzr
  4081b0:	b	4081d0 <argp_usage@@Base+0x338>
  4081b4:	bl	401f10 <__errno_location@plt>
  4081b8:	ldr	w26, [x0]
  4081bc:	mov	x0, x20
  4081c0:	bl	401f60 <ferror@plt>
  4081c4:	cbz	w0, 408220 <argp_usage@@Base+0x388>
  4081c8:	mov	w8, #0x2                   	// #2
  4081cc:	cbnz	w8, 40826c <argp_usage@@Base+0x3d4>
  4081d0:	sub	x24, x21, x25
  4081d4:	add	x0, x22, x25
  4081d8:	mov	w1, #0x1                   	// #1
  4081dc:	mov	x2, x24
  4081e0:	mov	x3, x20
  4081e4:	bl	401d90 <fread@plt>
  4081e8:	cmp	x0, x24
  4081ec:	add	x25, x0, x25
  4081f0:	b.ne	4081b4 <argp_usage@@Base+0x31c>  // b.any
  4081f4:	cmn	x21, #0x1
  4081f8:	b.eq	408254 <argp_usage@@Base+0x3bc>  // b.none
  4081fc:	adds	x8, x21, x21, lsr #1
  408200:	csinv	x21, x8, xzr, cc  // cc = lo, ul, last
  408204:	mov	x0, x22
  408208:	mov	x1, x21
  40820c:	bl	401cf0 <realloc@plt>
  408210:	cbz	x0, 408260 <argp_usage@@Base+0x3c8>
  408214:	mov	w8, wzr
  408218:	mov	x22, x0
  40821c:	b	4081cc <argp_usage@@Base+0x334>
  408220:	sub	x8, x21, #0x1
  408224:	cmp	x25, x8
  408228:	b.cs	408240 <argp_usage@@Base+0x3a8>  // b.hs, b.nlast
  40822c:	add	x1, x25, #0x1
  408230:	mov	x0, x22
  408234:	bl	401cf0 <realloc@plt>
  408238:	cmp	x0, #0x0
  40823c:	csel	x22, x22, x0, eq  // eq = none
  408240:	strb	wzr, [x22, x25]
  408244:	str	x25, [x19]
  408248:	mov	w8, #0x1                   	// #1
  40824c:	mov	x23, x22
  408250:	b	4081cc <argp_usage@@Base+0x334>
  408254:	mov	w8, #0x2                   	// #2
  408258:	mov	w26, #0xc                   	// #12
  40825c:	b	4081cc <argp_usage@@Base+0x334>
  408260:	bl	401f10 <__errno_location@plt>
  408264:	ldr	w26, [x0]
  408268:	b	4081c8 <argp_usage@@Base+0x330>
  40826c:	cmp	w8, #0x2
  408270:	b.ne	408178 <argp_usage@@Base+0x2e0>  // b.any
  408274:	mov	x0, x22
  408278:	bl	401db0 <free@plt>
  40827c:	bl	401f10 <__errno_location@plt>
  408280:	mov	x23, xzr
  408284:	str	w26, [x0]
  408288:	b	408178 <argp_usage@@Base+0x2e0>
  40828c:	bl	401f10 <__errno_location@plt>
  408290:	mov	w9, #0xc                   	// #12
  408294:	mov	w8, #0x1                   	// #1
  408298:	str	w9, [x0]
  40829c:	mov	w21, #0x2000                	// #8192
  4082a0:	cbnz	w8, 408144 <argp_usage@@Base+0x2ac>
  4082a4:	b	408168 <argp_usage@@Base+0x2d0>
  4082a8:	stp	x29, x30, [sp, #-16]!
  4082ac:	adrp	x2, 40d000 <argp_failure@@Base+0x3da8>
  4082b0:	add	x2, x2, #0xf1b
  4082b4:	mov	x29, sp
  4082b8:	bl	4082c4 <argp_usage@@Base+0x42c>
  4082bc:	ldp	x29, x30, [sp], #16
  4082c0:	ret
  4082c4:	stp	x29, x30, [sp, #-48]!
  4082c8:	stp	x20, x19, [sp, #32]
  4082cc:	mov	x19, x1
  4082d0:	mov	x1, x2
  4082d4:	stp	x22, x21, [sp, #16]
  4082d8:	mov	x29, sp
  4082dc:	bl	401c50 <fopen@plt>
  4082e0:	cbz	x0, 408328 <argp_usage@@Base+0x490>
  4082e4:	mov	x1, x19
  4082e8:	mov	x21, x0
  4082ec:	bl	4080d4 <argp_usage@@Base+0x23c>
  4082f0:	mov	x19, x0
  4082f4:	bl	401f10 <__errno_location@plt>
  4082f8:	ldr	w22, [x0]
  4082fc:	mov	x20, x0
  408300:	mov	x0, x21
  408304:	bl	401c30 <fclose@plt>
  408308:	cbz	w0, 40832c <argp_usage@@Base+0x494>
  40830c:	cbz	x19, 40831c <argp_usage@@Base+0x484>
  408310:	ldr	w22, [x20]
  408314:	mov	x0, x19
  408318:	bl	401db0 <free@plt>
  40831c:	mov	x19, xzr
  408320:	str	w22, [x20]
  408324:	b	40832c <argp_usage@@Base+0x494>
  408328:	mov	x19, xzr
  40832c:	mov	x0, x19
  408330:	ldp	x20, x19, [sp, #32]
  408334:	ldp	x22, x21, [sp, #16]
  408338:	ldp	x29, x30, [sp], #48
  40833c:	ret
  408340:	stp	x29, x30, [sp, #-16]!
  408344:	adrp	x2, 40f000 <argp_failure@@Base+0x5da8>
  408348:	add	x2, x2, #0x11e
  40834c:	mov	x29, sp
  408350:	bl	4082c4 <argp_usage@@Base+0x42c>
  408354:	ldp	x29, x30, [sp], #16
  408358:	ret
  40835c:	sub	sp, sp, #0x50
  408360:	str	x21, [sp, #48]
  408364:	stp	x20, x19, [sp, #64]
  408368:	mov	x21, x5
  40836c:	mov	x20, x4
  408370:	mov	x4, x3
  408374:	mov	x3, x2
  408378:	mov	x19, x0
  40837c:	stp	x29, x30, [sp, #32]
  408380:	add	x29, sp, #0x20
  408384:	cbz	x1, 4083a0 <argp_usage@@Base+0x508>
  408388:	mov	x2, x1
  40838c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408390:	add	x1, x1, #0x12b
  408394:	mov	x0, x19
  408398:	bl	401f40 <fprintf@plt>
  40839c:	b	4083b8 <argp_usage@@Base+0x520>
  4083a0:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4083a4:	add	x1, x1, #0x137
  4083a8:	mov	x0, x19
  4083ac:	mov	x2, x3
  4083b0:	mov	x3, x4
  4083b4:	bl	401f40 <fprintf@plt>
  4083b8:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4083bc:	adrp	x2, 40f000 <argp_failure@@Base+0x5da8>
  4083c0:	add	x1, x1, #0x42e
  4083c4:	add	x2, x2, #0x13e
  4083c8:	mov	w3, #0x7df                 	// #2015
  4083cc:	mov	x0, x19
  4083d0:	bl	401f40 <fprintf@plt>
  4083d4:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  4083d8:	add	x0, x0, #0x142
  4083dc:	mov	w1, #0xca                  	// #202
  4083e0:	mov	w2, #0x1                   	// #1
  4083e4:	mov	x3, x19
  4083e8:	bl	401df0 <fwrite@plt>
  4083ec:	cmp	x21, #0x9
  4083f0:	b.hi	408424 <argp_usage@@Base+0x58c>  // b.pmore
  4083f4:	adrp	x8, 40f000 <argp_failure@@Base+0x5da8>
  4083f8:	add	x8, x8, #0x121
  4083fc:	adr	x9, 40840c <argp_usage@@Base+0x574>
  408400:	ldrb	w10, [x8, x21]
  408404:	add	x9, x9, x10, lsl #2
  408408:	br	x9
  40840c:	ldr	x2, [x20]
  408410:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408414:	add	x1, x1, #0x20d
  408418:	mov	x0, x19
  40841c:	bl	401f40 <fprintf@plt>
  408420:	b	40853c <argp_usage@@Base+0x6a4>
  408424:	ldp	x2, x3, [x20]
  408428:	ldp	x4, x5, [x20, #16]
  40842c:	ldp	x6, x7, [x20, #32]
  408430:	ldr	q0, [x20, #48]
  408434:	ldr	x8, [x20, #64]
  408438:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40843c:	add	x1, x1, #0x34c
  408440:	str	x8, [sp, #16]
  408444:	b	408530 <argp_usage@@Base+0x698>
  408448:	ldp	x2, x3, [x20]
  40844c:	ldr	x4, [x20, #16]
  408450:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408454:	add	x1, x1, #0x234
  408458:	mov	x0, x19
  40845c:	bl	401f40 <fprintf@plt>
  408460:	b	40853c <argp_usage@@Base+0x6a4>
  408464:	ldp	x2, x3, [x20]
  408468:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40846c:	add	x1, x1, #0x21d
  408470:	mov	x0, x19
  408474:	bl	401f40 <fprintf@plt>
  408478:	b	40853c <argp_usage@@Base+0x6a4>
  40847c:	ldp	x8, x9, [x20, #48]
  408480:	ldp	x2, x3, [x20]
  408484:	ldp	x4, x5, [x20, #16]
  408488:	ldp	x6, x7, [x20, #32]
  40848c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408490:	add	x1, x1, #0x2e8
  408494:	stp	x8, x9, [sp]
  408498:	b	408534 <argp_usage@@Base+0x69c>
  40849c:	ldp	x2, x3, [x20]
  4084a0:	ldp	x4, x5, [x20, #16]
  4084a4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4084a8:	add	x1, x1, #0x250
  4084ac:	mov	x0, x19
  4084b0:	bl	401f40 <fprintf@plt>
  4084b4:	b	40853c <argp_usage@@Base+0x6a4>
  4084b8:	ldp	x2, x3, [x20]
  4084bc:	ldp	x4, x5, [x20, #16]
  4084c0:	ldr	x6, [x20, #32]
  4084c4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4084c8:	add	x1, x1, #0x270
  4084cc:	mov	x0, x19
  4084d0:	bl	401f40 <fprintf@plt>
  4084d4:	b	40853c <argp_usage@@Base+0x6a4>
  4084d8:	ldp	x2, x3, [x20]
  4084dc:	ldp	x4, x5, [x20, #16]
  4084e0:	ldp	x6, x7, [x20, #32]
  4084e4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4084e8:	add	x1, x1, #0x294
  4084ec:	b	408534 <argp_usage@@Base+0x69c>
  4084f0:	ldr	x8, [x20, #48]
  4084f4:	ldp	x2, x3, [x20]
  4084f8:	ldp	x4, x5, [x20, #16]
  4084fc:	ldp	x6, x7, [x20, #32]
  408500:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408504:	add	x1, x1, #0x2bc
  408508:	str	x8, [sp]
  40850c:	b	408534 <argp_usage@@Base+0x69c>
  408510:	ldr	x8, [x20, #64]
  408514:	ldp	x2, x3, [x20]
  408518:	ldp	x4, x5, [x20, #16]
  40851c:	ldp	x6, x7, [x20, #32]
  408520:	ldr	q0, [x20, #48]
  408524:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408528:	str	x8, [sp, #16]
  40852c:	add	x1, x1, #0x318
  408530:	str	q0, [sp]
  408534:	mov	x0, x19
  408538:	bl	401f40 <fprintf@plt>
  40853c:	ldp	x20, x19, [sp, #64]
  408540:	ldr	x21, [sp, #48]
  408544:	ldp	x29, x30, [sp, #32]
  408548:	add	sp, sp, #0x50
  40854c:	ret
  408550:	bl	401d50 <abort@plt>
  408554:	stp	x29, x30, [sp, #-16]!
  408558:	mov	x8, xzr
  40855c:	mov	x29, sp
  408560:	ldr	x9, [x4, x8, lsl #3]
  408564:	add	x8, x8, #0x1
  408568:	cbnz	x9, 408560 <argp_usage@@Base+0x6c8>
  40856c:	sub	x5, x8, #0x1
  408570:	bl	40835c <argp_usage@@Base+0x4c4>
  408574:	ldp	x29, x30, [sp], #16
  408578:	ret
  40857c:	sub	sp, sp, #0x60
  408580:	mov	x5, xzr
  408584:	mov	x8, sp
  408588:	stp	x29, x30, [sp, #80]
  40858c:	add	x29, sp, #0x50
  408590:	ldrsw	x9, [x4, #24]
  408594:	tbz	w9, #31, 4085a8 <argp_usage@@Base+0x710>
  408598:	add	w10, w9, #0x8
  40859c:	cmp	w10, #0x0
  4085a0:	str	w10, [x4, #24]
  4085a4:	b.le	4085d0 <argp_usage@@Base+0x738>
  4085a8:	ldr	x9, [x4]
  4085ac:	add	x10, x9, #0x8
  4085b0:	str	x10, [x4]
  4085b4:	ldr	x9, [x9]
  4085b8:	str	x9, [x8, x5, lsl #3]
  4085bc:	cbz	x9, 4085dc <argp_usage@@Base+0x744>
  4085c0:	add	x5, x5, #0x1
  4085c4:	cmp	x5, #0xa
  4085c8:	b.ne	408590 <argp_usage@@Base+0x6f8>  // b.any
  4085cc:	b	4085dc <argp_usage@@Base+0x744>
  4085d0:	ldr	x10, [x4, #8]
  4085d4:	add	x9, x10, x9
  4085d8:	b	4085b4 <argp_usage@@Base+0x71c>
  4085dc:	mov	x4, sp
  4085e0:	bl	40835c <argp_usage@@Base+0x4c4>
  4085e4:	ldp	x29, x30, [sp, #80]
  4085e8:	add	sp, sp, #0x60
  4085ec:	ret
  4085f0:	sub	sp, sp, #0xf0
  4085f4:	stp	x29, x30, [sp, #224]
  4085f8:	add	x29, sp, #0xe0
  4085fc:	mov	x8, #0xffffffffffffffe0    	// #-32
  408600:	mov	x9, sp
  408604:	sub	x10, x29, #0x60
  408608:	movk	x8, #0xff80, lsl #32
  40860c:	add	x11, x29, #0x10
  408610:	add	x9, x9, #0x80
  408614:	add	x10, x10, #0x20
  408618:	stp	x9, x8, [x29, #-16]
  40861c:	stp	x11, x10, [x29, #-32]
  408620:	stp	x4, x5, [x29, #-96]
  408624:	stp	x6, x7, [x29, #-80]
  408628:	stp	q0, q1, [sp]
  40862c:	ldp	q0, q1, [x29, #-32]
  408630:	sub	x4, x29, #0x40
  408634:	stp	q2, q3, [sp, #32]
  408638:	stp	q4, q5, [sp, #64]
  40863c:	stp	q6, q7, [sp, #96]
  408640:	stp	q0, q1, [x29, #-64]
  408644:	bl	40857c <argp_usage@@Base+0x6e4>
  408648:	ldp	x29, x30, [sp, #224]
  40864c:	add	sp, sp, #0xf0
  408650:	ret
  408654:	stp	x29, x30, [sp, #-16]!
  408658:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  40865c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408660:	add	x0, x0, #0x388
  408664:	add	x1, x1, #0x39d
  408668:	mov	x29, sp
  40866c:	bl	401ef0 <printf@plt>
  408670:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  408674:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408678:	adrp	x2, 40f000 <argp_failure@@Base+0x5da8>
  40867c:	add	x0, x0, #0x3b3
  408680:	add	x1, x1, #0xc6
  408684:	add	x2, x2, #0x3c7
  408688:	bl	401ef0 <printf@plt>
  40868c:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408690:	ldr	x3, [x8, #1152]
  408694:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  408698:	add	x0, x0, #0x3ee
  40869c:	mov	w1, #0x3f                  	// #63
  4086a0:	mov	w2, #0x1                   	// #1
  4086a4:	bl	401df0 <fwrite@plt>
  4086a8:	ldp	x29, x30, [sp], #16
  4086ac:	ret
  4086b0:	stp	x29, x30, [sp, #-16]!
  4086b4:	umulh	x8, x1, x0
  4086b8:	mov	x29, sp
  4086bc:	cbnz	x8, 4086d0 <argp_usage@@Base+0x838>
  4086c0:	mul	x0, x1, x0
  4086c4:	bl	4086d4 <argp_usage@@Base+0x83c>
  4086c8:	ldp	x29, x30, [sp], #16
  4086cc:	ret
  4086d0:	bl	4088ac <argp_usage@@Base+0xa14>
  4086d4:	stp	x29, x30, [sp, #-32]!
  4086d8:	str	x19, [sp, #16]
  4086dc:	mov	x29, sp
  4086e0:	mov	x19, x0
  4086e4:	bl	401c60 <malloc@plt>
  4086e8:	cbz	x19, 4086f0 <argp_usage@@Base+0x858>
  4086ec:	cbz	x0, 4086fc <argp_usage@@Base+0x864>
  4086f0:	ldr	x19, [sp, #16]
  4086f4:	ldp	x29, x30, [sp], #32
  4086f8:	ret
  4086fc:	bl	4088ac <argp_usage@@Base+0xa14>
  408700:	stp	x29, x30, [sp, #-16]!
  408704:	umulh	x8, x2, x1
  408708:	mov	x29, sp
  40870c:	cbnz	x8, 408720 <argp_usage@@Base+0x888>
  408710:	mul	x1, x2, x1
  408714:	bl	408724 <argp_usage@@Base+0x88c>
  408718:	ldp	x29, x30, [sp], #16
  40871c:	ret
  408720:	bl	4088ac <argp_usage@@Base+0xa14>
  408724:	stp	x29, x30, [sp, #-32]!
  408728:	str	x19, [sp, #16]
  40872c:	mov	x19, x1
  408730:	mov	x29, sp
  408734:	cbz	x0, 408748 <argp_usage@@Base+0x8b0>
  408738:	cbnz	x19, 408748 <argp_usage@@Base+0x8b0>
  40873c:	bl	401db0 <free@plt>
  408740:	mov	x0, xzr
  408744:	b	408758 <argp_usage@@Base+0x8c0>
  408748:	mov	x1, x19
  40874c:	bl	401cf0 <realloc@plt>
  408750:	cbz	x19, 408758 <argp_usage@@Base+0x8c0>
  408754:	cbz	x0, 408764 <argp_usage@@Base+0x8cc>
  408758:	ldr	x19, [sp, #16]
  40875c:	ldp	x29, x30, [sp], #32
  408760:	ret
  408764:	bl	4088ac <argp_usage@@Base+0xa14>
  408768:	stp	x29, x30, [sp, #-16]!
  40876c:	ldr	x8, [x1]
  408770:	mov	x29, sp
  408774:	cbz	x0, 408794 <argp_usage@@Base+0x8fc>
  408778:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40877c:	udiv	x9, x9, x2
  408780:	cmp	x9, x8
  408784:	b.ls	4087bc <argp_usage@@Base+0x924>  // b.plast
  408788:	add	x8, x8, x8, lsr #1
  40878c:	add	x8, x8, #0x1
  408790:	b	4087a8 <argp_usage@@Base+0x910>
  408794:	cbnz	x8, 4087a8 <argp_usage@@Base+0x910>
  408798:	mov	w8, #0x80                  	// #128
  40879c:	udiv	x8, x8, x2
  4087a0:	cmp	x2, #0x80
  4087a4:	cinc	x8, x8, hi  // hi = pmore
  4087a8:	str	x8, [x1]
  4087ac:	mul	x1, x8, x2
  4087b0:	bl	408724 <argp_usage@@Base+0x88c>
  4087b4:	ldp	x29, x30, [sp], #16
  4087b8:	ret
  4087bc:	bl	4088ac <argp_usage@@Base+0xa14>
  4087c0:	stp	x29, x30, [sp, #-16]!
  4087c4:	mov	x29, sp
  4087c8:	bl	4086d4 <argp_usage@@Base+0x83c>
  4087cc:	ldp	x29, x30, [sp], #16
  4087d0:	ret
  4087d4:	stp	x29, x30, [sp, #-16]!
  4087d8:	mov	w2, #0x1                   	// #1
  4087dc:	mov	x29, sp
  4087e0:	bl	408768 <argp_usage@@Base+0x8d0>
  4087e4:	ldp	x29, x30, [sp], #16
  4087e8:	ret
  4087ec:	stp	x29, x30, [sp, #-32]!
  4087f0:	stp	x20, x19, [sp, #16]
  4087f4:	mov	x29, sp
  4087f8:	mov	x19, x0
  4087fc:	bl	4086d4 <argp_usage@@Base+0x83c>
  408800:	mov	w1, wzr
  408804:	mov	x2, x19
  408808:	mov	x20, x0
  40880c:	bl	401ca0 <memset@plt>
  408810:	mov	x0, x20
  408814:	ldp	x20, x19, [sp, #16]
  408818:	ldp	x29, x30, [sp], #32
  40881c:	ret
  408820:	stp	x29, x30, [sp, #-16]!
  408824:	mov	x29, sp
  408828:	bl	401cd0 <calloc@plt>
  40882c:	cbz	x0, 408838 <argp_usage@@Base+0x9a0>
  408830:	ldp	x29, x30, [sp], #16
  408834:	ret
  408838:	bl	4088ac <argp_usage@@Base+0xa14>
  40883c:	stp	x29, x30, [sp, #-48]!
  408840:	stp	x20, x19, [sp, #32]
  408844:	mov	x20, x0
  408848:	mov	x0, x1
  40884c:	str	x21, [sp, #16]
  408850:	mov	x29, sp
  408854:	mov	x19, x1
  408858:	bl	4086d4 <argp_usage@@Base+0x83c>
  40885c:	mov	x1, x20
  408860:	mov	x2, x19
  408864:	mov	x21, x0
  408868:	bl	401b00 <memcpy@plt>
  40886c:	mov	x0, x21
  408870:	ldp	x20, x19, [sp, #32]
  408874:	ldr	x21, [sp, #16]
  408878:	ldp	x29, x30, [sp], #48
  40887c:	ret
  408880:	stp	x29, x30, [sp, #-32]!
  408884:	str	x19, [sp, #16]
  408888:	mov	x29, sp
  40888c:	mov	x19, x0
  408890:	bl	401b60 <strlen@plt>
  408894:	add	x1, x0, #0x1
  408898:	mov	x0, x19
  40889c:	bl	40883c <argp_usage@@Base+0x9a4>
  4088a0:	ldr	x19, [sp, #16]
  4088a4:	ldp	x29, x30, [sp], #32
  4088a8:	ret
  4088ac:	stp	x29, x30, [sp, #-16]!
  4088b0:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4088b4:	ldr	w0, [x8, #1112]
  4088b8:	adrp	x2, 40c000 <argp_failure@@Base+0x2da8>
  4088bc:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  4088c0:	add	x2, x2, #0xa59
  4088c4:	add	x3, x3, #0x45d
  4088c8:	mov	w1, wzr
  4088cc:	mov	x29, sp
  4088d0:	bl	401b90 <error@plt>
  4088d4:	bl	401d50 <abort@plt>
  4088d8:	stp	x29, x30, [sp, #-16]!
  4088dc:	mov	w5, wzr
  4088e0:	mov	w6, wzr
  4088e4:	mov	x29, sp
  4088e8:	bl	40be44 <argp_failure@@Base+0x2bec>
  4088ec:	ldp	x29, x30, [sp], #16
  4088f0:	ret
  4088f4:	stp	x29, x30, [sp, #-16]!
  4088f8:	mov	x6, x5
  4088fc:	mov	w5, wzr
  408900:	mov	w7, wzr
  408904:	mov	x29, sp
  408908:	bl	40b11c <argp_failure@@Base+0x1ec4>
  40890c:	ldp	x29, x30, [sp], #16
  408910:	ret
  408914:	stp	x29, x30, [sp, #-16]!
  408918:	mov	w5, #0x1                   	// #1
  40891c:	mov	w6, wzr
  408920:	mov	x29, sp
  408924:	bl	40be44 <argp_failure@@Base+0x2bec>
  408928:	ldp	x29, x30, [sp], #16
  40892c:	ret
  408930:	stp	x29, x30, [sp, #-16]!
  408934:	mov	x6, x5
  408938:	mov	w5, #0x1                   	// #1
  40893c:	mov	w7, wzr
  408940:	mov	x29, sp
  408944:	bl	40b11c <argp_failure@@Base+0x1ec4>
  408948:	ldp	x29, x30, [sp], #16
  40894c:	ret
  408950:	sub	sp, sp, #0xe0
  408954:	stp	x29, x30, [sp, #208]
  408958:	add	x29, sp, #0xd0
  40895c:	mov	x9, #0xffffffffffffffd0    	// #-48
  408960:	mov	x10, sp
  408964:	sub	x11, x29, #0x50
  408968:	movk	x9, #0xff80, lsl #32
  40896c:	add	x12, x29, #0x10
  408970:	mov	x8, #0xffffffffffffffd0    	// #-48
  408974:	add	x10, x10, #0x80
  408978:	add	x11, x11, #0x30
  40897c:	stp	x2, x3, [x29, #-80]
  408980:	stp	x4, x5, [x29, #-64]
  408984:	stp	x6, x7, [x29, #-48]
  408988:	stp	q1, q2, [sp, #16]
  40898c:	stp	q3, q4, [sp, #48]
  408990:	str	q0, [sp]
  408994:	stp	q5, q6, [sp, #80]
  408998:	str	q7, [sp, #112]
  40899c:	stp	x10, x9, [x29, #-16]
  4089a0:	stp	x12, x11, [x29, #-32]
  4089a4:	tbz	w8, #31, 4089b8 <argp_usage@@Base+0xb20>
  4089a8:	add	w9, w8, #0x8
  4089ac:	cmp	w9, #0x0
  4089b0:	stur	w9, [x29, #-8]
  4089b4:	b.le	4089dc <argp_usage@@Base+0xb44>
  4089b8:	ldur	x8, [x29, #-32]
  4089bc:	add	x9, x8, #0x8
  4089c0:	stur	x9, [x29, #-32]
  4089c4:	ldr	x2, [x8]
  4089c8:	mov	w1, w1
  4089cc:	bl	401f50 <ioctl@plt>
  4089d0:	ldp	x29, x30, [sp, #208]
  4089d4:	add	sp, sp, #0xe0
  4089d8:	ret
  4089dc:	ldur	x9, [x29, #-24]
  4089e0:	add	x8, x9, x8
  4089e4:	b	4089c4 <argp_usage@@Base+0xb2c>

00000000004089e8 <_obstack_begin@@Base>:
  4089e8:	stp	x29, x30, [sp, #-16]!
  4089ec:	ldrb	w8, [x0, #80]
  4089f0:	mov	x29, sp
  4089f4:	stp	x3, x4, [x0, #56]
  4089f8:	and	w8, w8, #0xfe
  4089fc:	strb	w8, [x0, #80]
  408a00:	bl	408a10 <_obstack_begin@@Base+0x28>
  408a04:	mov	w0, #0x1                   	// #1
  408a08:	ldp	x29, x30, [sp], #16
  408a0c:	ret
  408a10:	stp	x29, x30, [sp, #-48]!
  408a14:	cmp	x2, #0x0
  408a18:	mov	w8, #0x10                  	// #16
  408a1c:	stp	x22, x21, [sp, #16]
  408a20:	mov	w9, #0xfe0                 	// #4064
  408a24:	csel	x21, x8, x2, eq  // eq = none
  408a28:	cmp	x1, #0x0
  408a2c:	csel	x1, x9, x1, eq  // eq = none
  408a30:	sub	x22, x21, #0x1
  408a34:	stp	x20, x19, [sp, #32]
  408a38:	mov	x29, sp
  408a3c:	mov	x19, x0
  408a40:	str	x1, [x0]
  408a44:	str	x22, [x0, #48]
  408a48:	bl	408bec <_obstack_newchunk@@Base+0x118>
  408a4c:	mov	x20, x0
  408a50:	str	x0, [x19, #8]
  408a54:	cbnz	x0, 408a64 <_obstack_begin@@Base+0x7c>
  408a58:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408a5c:	ldr	x8, [x8, #1064]
  408a60:	blr	x8
  408a64:	ldr	x10, [x19]
  408a68:	add	x8, x20, x22
  408a6c:	neg	x9, x21
  408a70:	add	x8, x8, #0x10
  408a74:	and	x8, x8, x9
  408a78:	stp	x8, x8, [x19, #16]
  408a7c:	add	x8, x20, x10
  408a80:	str	x8, [x20]
  408a84:	str	x8, [x19, #32]
  408a88:	str	xzr, [x20, #8]
  408a8c:	ldrb	w8, [x19, #80]
  408a90:	and	w8, w8, #0xfffffff9
  408a94:	strb	w8, [x19, #80]
  408a98:	ldp	x20, x19, [sp, #32]
  408a9c:	ldp	x22, x21, [sp, #16]
  408aa0:	ldp	x29, x30, [sp], #48
  408aa4:	ret

0000000000408aa8 <_obstack_begin_1@@Base>:
  408aa8:	stp	x29, x30, [sp, #-16]!
  408aac:	ldrb	w8, [x0, #80]
  408ab0:	mov	x29, sp
  408ab4:	stp	x3, x4, [x0, #56]
  408ab8:	str	x5, [x0, #72]
  408abc:	orr	w8, w8, #0x1
  408ac0:	strb	w8, [x0, #80]
  408ac4:	bl	408a10 <_obstack_begin@@Base+0x28>
  408ac8:	mov	w0, #0x1                   	// #1
  408acc:	ldp	x29, x30, [sp], #16
  408ad0:	ret

0000000000408ad4 <_obstack_newchunk@@Base>:
  408ad4:	stp	x29, x30, [sp, #-80]!
  408ad8:	str	x25, [sp, #16]
  408adc:	stp	x24, x23, [sp, #32]
  408ae0:	stp	x22, x21, [sp, #48]
  408ae4:	stp	x20, x19, [sp, #64]
  408ae8:	ldp	x9, x8, [x0, #16]
  408aec:	ldr	x10, [x0, #48]
  408af0:	ldp	x11, x21, [x0]
  408af4:	mov	x19, x0
  408af8:	sub	x20, x8, x9
  408afc:	adds	x8, x20, x1
  408b00:	lsr	x9, x20, #3
  408b04:	cset	w12, cs  // cs = hs, nlast
  408b08:	adds	x10, x8, x10
  408b0c:	add	x9, x9, #0x64
  408b10:	cset	w8, cs  // cs = hs, nlast
  408b14:	adds	x9, x9, x10
  408b18:	csel	x9, x10, x9, cs  // cs = hs, nlast
  408b1c:	cmp	x9, x11
  408b20:	mov	x22, xzr
  408b24:	csel	x23, x11, x9, cc  // cc = lo, ul, last
  408b28:	mov	x29, sp
  408b2c:	tbnz	w12, #0, 408b44 <_obstack_newchunk@@Base+0x70>
  408b30:	tbnz	w8, #0, 408b44 <_obstack_newchunk@@Base+0x70>
  408b34:	mov	x0, x19
  408b38:	mov	x1, x23
  408b3c:	bl	408bec <_obstack_newchunk@@Base+0x118>
  408b40:	mov	x22, x0
  408b44:	cbnz	x22, 408b54 <_obstack_newchunk@@Base+0x80>
  408b48:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408b4c:	ldr	x8, [x8, #1064]
  408b50:	blr	x8
  408b54:	add	x8, x22, x23
  408b58:	str	x22, [x19, #8]
  408b5c:	str	x21, [x22, #8]
  408b60:	str	x8, [x19, #32]
  408b64:	str	x8, [x22]
  408b68:	ldr	x25, [x19, #48]
  408b6c:	ldr	x24, [x19, #16]
  408b70:	mov	x2, x20
  408b74:	add	x8, x22, x25
  408b78:	add	x8, x8, #0x10
  408b7c:	bic	x23, x8, x25
  408b80:	mov	x0, x23
  408b84:	mov	x1, x24
  408b88:	bl	401b00 <memcpy@plt>
  408b8c:	ldrb	w8, [x19, #80]
  408b90:	tbnz	w8, #1, 408bc0 <_obstack_newchunk@@Base+0xec>
  408b94:	add	x9, x21, x25
  408b98:	mvn	x8, x25
  408b9c:	add	x9, x9, #0x10
  408ba0:	and	x8, x9, x8
  408ba4:	cmp	x24, x8
  408ba8:	b.ne	408bc0 <_obstack_newchunk@@Base+0xec>  // b.any
  408bac:	ldr	x8, [x21, #8]
  408bb0:	mov	x0, x19
  408bb4:	mov	x1, x21
  408bb8:	str	x8, [x22, #8]
  408bbc:	bl	408c24 <_obstack_newchunk@@Base+0x150>
  408bc0:	ldrb	w8, [x19, #80]
  408bc4:	add	x9, x23, x20
  408bc8:	stp	x23, x9, [x19, #16]
  408bcc:	ldr	x25, [sp, #16]
  408bd0:	and	w8, w8, #0xfffffffd
  408bd4:	strb	w8, [x19, #80]
  408bd8:	ldp	x20, x19, [sp, #64]
  408bdc:	ldp	x22, x21, [sp, #48]
  408be0:	ldp	x24, x23, [sp, #32]
  408be4:	ldp	x29, x30, [sp], #80
  408be8:	ret
  408bec:	stp	x29, x30, [sp, #-16]!
  408bf0:	ldrb	w8, [x0, #80]
  408bf4:	mov	x29, sp
  408bf8:	tbnz	w8, #0, 408c10 <_obstack_newchunk@@Base+0x13c>
  408bfc:	ldr	x8, [x0, #56]
  408c00:	mov	x0, x1
  408c04:	blr	x8
  408c08:	ldp	x29, x30, [sp], #16
  408c0c:	ret
  408c10:	ldr	x8, [x0, #56]
  408c14:	ldr	x0, [x0, #72]
  408c18:	blr	x8
  408c1c:	ldp	x29, x30, [sp], #16
  408c20:	ret
  408c24:	stp	x29, x30, [sp, #-16]!
  408c28:	ldrb	w8, [x0, #80]
  408c2c:	mov	x29, sp
  408c30:	tbnz	w8, #0, 408c48 <_obstack_newchunk@@Base+0x174>
  408c34:	ldr	x8, [x0, #64]
  408c38:	mov	x0, x1
  408c3c:	blr	x8
  408c40:	ldp	x29, x30, [sp], #16
  408c44:	ret
  408c48:	ldp	x8, x0, [x0, #64]
  408c4c:	blr	x8
  408c50:	ldp	x29, x30, [sp], #16
  408c54:	ret

0000000000408c58 <_obstack_allocated_p@@Base>:
  408c58:	ldr	x8, [x0, #8]
  408c5c:	b	408c64 <_obstack_allocated_p@@Base+0xc>
  408c60:	ldr	x8, [x8, #8]
  408c64:	cmp	x8, #0x0
  408c68:	cset	w9, ne  // ne = any
  408c6c:	cbz	x8, 408c84 <_obstack_allocated_p@@Base+0x2c>
  408c70:	cmp	x8, x1
  408c74:	b.cs	408c60 <_obstack_allocated_p@@Base+0x8>  // b.hs, b.nlast
  408c78:	ldr	x10, [x8]
  408c7c:	cmp	x10, x1
  408c80:	b.cc	408c60 <_obstack_allocated_p@@Base+0x8>  // b.lo, b.ul, b.last
  408c84:	and	w0, w9, #0x1
  408c88:	ret

0000000000408c8c <_obstack_free@@Base>:
  408c8c:	stp	x29, x30, [sp, #-48]!
  408c90:	stp	x20, x19, [sp, #32]
  408c94:	ldr	x8, [x0, #8]
  408c98:	mov	x20, x1
  408c9c:	str	x21, [sp, #16]
  408ca0:	mov	x29, sp
  408ca4:	cbz	x8, 408cfc <_obstack_free@@Base+0x70>
  408ca8:	mov	x19, x0
  408cac:	b	408cd4 <_obstack_free@@Base+0x48>
  408cb0:	ldr	x21, [x8, #8]
  408cb4:	mov	x0, x19
  408cb8:	mov	x1, x8
  408cbc:	bl	408c24 <_obstack_newchunk@@Base+0x150>
  408cc0:	ldrb	w8, [x19, #80]
  408cc4:	orr	w8, w8, #0x2
  408cc8:	strb	w8, [x19, #80]
  408ccc:	mov	x8, x21
  408cd0:	cbz	x21, 408cfc <_obstack_free@@Base+0x70>
  408cd4:	cmp	x8, x20
  408cd8:	b.cs	408cb0 <_obstack_free@@Base+0x24>  // b.hs, b.nlast
  408cdc:	ldr	x9, [x8]
  408ce0:	cmp	x9, x20
  408ce4:	b.cc	408cb0 <_obstack_free@@Base+0x24>  // b.lo, b.ul, b.last
  408ce8:	stp	x20, x20, [x19, #16]
  408cec:	ldr	x9, [x8]
  408cf0:	str	x8, [x19, #8]
  408cf4:	str	x9, [x19, #32]
  408cf8:	b	408d00 <_obstack_free@@Base+0x74>
  408cfc:	cbnz	x20, 408d10 <_obstack_free@@Base+0x84>
  408d00:	ldp	x20, x19, [sp, #32]
  408d04:	ldr	x21, [sp, #16]
  408d08:	ldp	x29, x30, [sp], #48
  408d0c:	ret
  408d10:	bl	401d50 <abort@plt>

0000000000408d14 <_obstack_memory_used@@Base>:
  408d14:	ldr	x8, [x0, #8]
  408d18:	cbz	x8, 408d34 <_obstack_memory_used@@Base+0x20>
  408d1c:	mov	x0, xzr
  408d20:	sub	x10, x0, x8
  408d24:	ldp	x9, x8, [x8]
  408d28:	add	x0, x10, x9
  408d2c:	cbnz	x8, 408d20 <_obstack_memory_used@@Base+0xc>
  408d30:	ret
  408d34:	mov	x0, xzr
  408d38:	ret
  408d3c:	stp	x29, x30, [sp, #-16]!
  408d40:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408d44:	ldr	x0, [x8, #1144]
  408d48:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408d4c:	adrp	x2, 40f000 <argp_failure@@Base+0x5da8>
  408d50:	add	x1, x1, #0x133
  408d54:	add	x2, x2, #0x45d
  408d58:	mov	x29, sp
  408d5c:	bl	401f40 <fprintf@plt>
  408d60:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408d64:	ldr	w0, [x8, #1112]
  408d68:	bl	401b80 <exit@plt>

0000000000408d6c <argp_help@@Base>:
  408d6c:	sub	sp, sp, #0x70
  408d70:	mov	x4, x3
  408d74:	mov	w3, w2
  408d78:	mov	x2, x1
  408d7c:	movi	v0.2d, #0x0
  408d80:	mov	x1, sp
  408d84:	stp	x29, x30, [sp, #96]
  408d88:	add	x29, sp, #0x60
  408d8c:	stp	q0, q0, [sp, #64]
  408d90:	stp	q0, q0, [sp, #32]
  408d94:	stp	q0, q0, [sp]
  408d98:	str	x0, [sp]
  408d9c:	bl	408dac <argp_help@@Base+0x40>
  408da0:	ldp	x29, x30, [sp, #96]
  408da4:	add	sp, sp, #0x70
  408da8:	ret
  408dac:	stp	x29, x30, [sp, #-96]!
  408db0:	stp	x28, x27, [sp, #16]
  408db4:	stp	x26, x25, [sp, #32]
  408db8:	stp	x24, x23, [sp, #48]
  408dbc:	stp	x22, x21, [sp, #64]
  408dc0:	stp	x20, x19, [sp, #80]
  408dc4:	mov	x29, sp
  408dc8:	sub	sp, sp, #0x30
  408dcc:	stp	x4, x1, [x29, #-32]
  408dd0:	stur	x0, [x29, #-16]
  408dd4:	cbz	x2, 40905c <argp_help@@Base+0x2f0>
  408dd8:	mov	x0, x2
  408ddc:	mov	w21, w3
  408de0:	mov	x22, x2
  408de4:	bl	401ba0 <flockfile@plt>
  408de8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408dec:	ldr	w8, [x8, #1108]
  408df0:	cbnz	w8, 408dfc <argp_help@@Base+0x90>
  408df4:	ldur	x0, [x29, #-24]
  408df8:	bl	4093e4 <argp_failure@@Base+0x18c>
  408dfc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  408e00:	ldrsw	x2, [x8, #1104]
  408e04:	mov	x0, x22
  408e08:	mov	x1, xzr
  408e0c:	mov	x3, xzr
  408e10:	bl	40bec8 <argp_failure@@Base+0x2c70>
  408e14:	cbz	x0, 408f94 <argp_help@@Base+0x228>
  408e18:	mov	w8, #0xb                   	// #11
  408e1c:	mov	x20, x0
  408e20:	tst	w21, w8
  408e24:	b.eq	40907c <argp_help@@Base+0x310>  // b.none
  408e28:	ldur	x0, [x29, #-16]
  408e2c:	mov	x1, xzr
  408e30:	bl	4096a8 <argp_failure@@Base+0x450>
  408e34:	adrp	x1, 40d000 <argp_failure@@Base+0x3da8>
  408e38:	add	x1, x1, #0xb2f
  408e3c:	mov	x25, x0
  408e40:	bl	409748 <argp_failure@@Base+0x4f0>
  408e44:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408e48:	add	x1, x1, #0x6b
  408e4c:	mov	x0, x25
  408e50:	bl	409748 <argp_failure@@Base+0x4f0>
  408e54:	mov	x0, x25
  408e58:	bl	409768 <argp_failure@@Base+0x510>
  408e5c:	tst	w21, #0x3
  408e60:	b.eq	409088 <argp_help@@Base+0x31c>  // b.none
  408e64:	ldur	x0, [x29, #-16]
  408e68:	stur	x22, [x29, #-40]
  408e6c:	bl	4097b0 <argp_failure@@Base+0x558>
  408e70:	add	x9, x0, #0xf
  408e74:	mov	x8, sp
  408e78:	and	x9, x9, #0xfffffffffffffff0
  408e7c:	sub	x27, x8, x9
  408e80:	mov	x2, x0
  408e84:	mov	sp, x27
  408e88:	mov	x0, x27
  408e8c:	mov	w1, wzr
  408e90:	bl	401ca0 <memset@plt>
  408e94:	adrp	x23, 40f000 <argp_failure@@Base+0x5da8>
  408e98:	adrp	x28, 40f000 <argp_failure@@Base+0x5da8>
  408e9c:	add	x23, x23, #0x489
  408ea0:	adrp	x22, 421000 <argp_failure@@Base+0x17da8>
  408ea4:	add	x28, x28, #0x490
  408ea8:	mov	w26, #0x1                   	// #1
  408eac:	b	408f04 <argp_help@@Base+0x198>
  408eb0:	mov	x0, x25
  408eb4:	mov	x1, x20
  408eb8:	bl	40981c <argp_failure@@Base+0x5c4>
  408ebc:	orr	w21, w21, #0x2
  408ec0:	ldp	x1, x0, [x29, #-24]
  408ec4:	sub	x2, x29, #0x8
  408ec8:	mov	w3, #0x1                   	// #1
  408ecc:	mov	x4, x20
  408ed0:	bl	409990 <argp_failure@@Base+0x738>
  408ed4:	mov	w24, w0
  408ed8:	sxtw	x1, w19
  408edc:	mov	x0, x20
  408ee0:	bl	40c7d0 <argp_failure@@Base+0x3578>
  408ee4:	sxtw	x1, w23
  408ee8:	mov	x0, x20
  408eec:	bl	40c748 <argp_failure@@Base+0x34f0>
  408ef0:	mov	w1, #0xa                   	// #10
  408ef4:	mov	x0, x20
  408ef8:	bl	40c6f0 <argp_failure@@Base+0x3498>
  408efc:	mov	x23, x28
  408f00:	cbz	w24, 408f64 <argp_help@@Base+0x1f8>
  408f04:	ldrsw	x1, [x22, #1100]
  408f08:	mov	x0, x20
  408f0c:	bl	40c7d0 <argp_failure@@Base+0x3578>
  408f10:	ldur	x3, [x29, #-32]
  408f14:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408f18:	mov	x19, x0
  408f1c:	mov	x0, x20
  408f20:	add	x1, x1, #0x483
  408f24:	mov	x2, x23
  408f28:	stur	x27, [x29, #-8]
  408f2c:	bl	40c524 <argp_failure@@Base+0x32cc>
  408f30:	ldrsw	x1, [x22, #1100]
  408f34:	mov	x0, x20
  408f38:	bl	40c748 <argp_failure@@Base+0x34f0>
  408f3c:	mov	x23, x0
  408f40:	tbz	w21, #1, 408eb0 <argp_help@@Base+0x144>
  408f44:	mov	x8, x25
  408f48:	ldr	w8, [x25, #8]
  408f4c:	cbz	w8, 408ec0 <argp_help@@Base+0x154>
  408f50:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408f54:	mov	x0, x20
  408f58:	add	x1, x1, #0x497
  408f5c:	bl	40c6a0 <argp_failure@@Base+0x3448>
  408f60:	b	408ec0 <argp_help@@Base+0x154>
  408f64:	ldur	x22, [x29, #-40]
  408f68:	tbz	w21, #4, 408f88 <argp_help@@Base+0x21c>
  408f6c:	ldp	x1, x0, [x29, #-24]
  408f70:	mov	w4, #0x1                   	// #1
  408f74:	mov	w2, wzr
  408f78:	mov	w3, wzr
  408f7c:	mov	x5, x20
  408f80:	bl	409b3c <argp_failure@@Base+0x8e4>
  408f84:	orr	w26, w0, w26
  408f88:	tbnz	w21, #2, 408fa0 <argp_help@@Base+0x234>
  408f8c:	tbnz	w21, #3, 408fc0 <argp_help@@Base+0x254>
  408f90:	b	408fec <argp_help@@Base+0x280>
  408f94:	mov	x0, x22
  408f98:	bl	401c70 <funlockfile@plt>
  408f9c:	b	40905c <argp_help@@Base+0x2f0>
  408fa0:	ldur	x2, [x29, #-32]
  408fa4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  408fa8:	add	x1, x1, #0x4a4
  408fac:	mov	x0, x20
  408fb0:	mov	x3, x2
  408fb4:	bl	40c524 <argp_failure@@Base+0x32cc>
  408fb8:	mov	w26, #0x1                   	// #1
  408fbc:	tbz	w21, #3, 408fec <argp_help@@Base+0x280>
  408fc0:	ldr	w8, [x25, #8]
  408fc4:	cbz	w8, 408fec <argp_help@@Base+0x280>
  408fc8:	cbz	w26, 408fd8 <argp_help@@Base+0x26c>
  408fcc:	mov	w1, #0xa                   	// #10
  408fd0:	mov	x0, x20
  408fd4:	bl	40c6f0 <argp_failure@@Base+0x3498>
  408fd8:	ldur	x1, [x29, #-24]
  408fdc:	mov	x0, x25
  408fe0:	mov	x2, x20
  408fe4:	bl	409da0 <argp_failure@@Base+0xb48>
  408fe8:	mov	w26, #0x1                   	// #1
  408fec:	tbz	w21, #5, 40900c <argp_help@@Base+0x2a0>
  408ff0:	ldp	x1, x0, [x29, #-24]
  408ff4:	mov	w2, #0x1                   	// #1
  408ff8:	mov	w3, w26
  408ffc:	mov	w4, wzr
  409000:	mov	x5, x20
  409004:	bl	409b3c <argp_failure@@Base+0x8e4>
  409008:	orr	w26, w0, w26
  40900c:	tbz	w21, #6, 409040 <argp_help@@Base+0x2d4>
  409010:	adrp	x19, 421000 <argp_failure@@Base+0x17da8>
  409014:	ldr	x8, [x19, #1520]
  409018:	cbz	x8, 409040 <argp_help@@Base+0x2d4>
  40901c:	cbz	w26, 40902c <argp_help@@Base+0x2c0>
  409020:	mov	w1, #0xa                   	// #10
  409024:	mov	x0, x20
  409028:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40902c:	ldr	x2, [x19, #1520]
  409030:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  409034:	add	x1, x1, #0x4db
  409038:	mov	x0, x20
  40903c:	bl	40c524 <argp_failure@@Base+0x32cc>
  409040:	mov	x0, x22
  409044:	bl	401c70 <funlockfile@plt>
  409048:	cbz	x25, 409054 <argp_help@@Base+0x2e8>
  40904c:	mov	x0, x25
  409050:	bl	409e84 <argp_failure@@Base+0xc2c>
  409054:	mov	x0, x20
  409058:	bl	40bf48 <argp_failure@@Base+0x2cf0>
  40905c:	mov	sp, x29
  409060:	ldp	x20, x19, [sp, #80]
  409064:	ldp	x22, x21, [sp, #64]
  409068:	ldp	x24, x23, [sp, #48]
  40906c:	ldp	x26, x25, [sp, #32]
  409070:	ldp	x28, x27, [sp, #16]
  409074:	ldp	x29, x30, [sp], #96
  409078:	ret
  40907c:	mov	x25, xzr
  409080:	tst	w21, #0x3
  409084:	b.ne	408e64 <argp_help@@Base+0xf8>  // b.any
  409088:	mov	w26, wzr
  40908c:	tbnz	w21, #4, 408f6c <argp_help@@Base+0x200>
  409090:	b	408f88 <argp_help@@Base+0x21c>

0000000000409094 <argp_state_help@@Base>:
  409094:	stp	x29, x30, [sp, #-32]!
  409098:	stp	x20, x19, [sp, #16]
  40909c:	mov	w19, w2
  4090a0:	mov	x2, x1
  4090a4:	mov	x20, x0
  4090a8:	mov	x29, sp
  4090ac:	cbz	x0, 4090c0 <argp_state_help@@Base+0x2c>
  4090b0:	cbz	x2, 40911c <argp_state_help@@Base+0x88>
  4090b4:	ldr	w8, [x20, #28]
  4090b8:	tbz	w8, #1, 4090c4 <argp_state_help@@Base+0x30>
  4090bc:	b	40911c <argp_state_help@@Base+0x88>
  4090c0:	cbz	x2, 40911c <argp_state_help@@Base+0x88>
  4090c4:	cbz	x20, 4090d8 <argp_state_help@@Base+0x44>
  4090c8:	ldr	w8, [x20, #28]
  4090cc:	lsl	w8, w8, #1
  4090d0:	and	w8, w8, #0x80
  4090d4:	orr	w19, w8, w19
  4090d8:	cbz	x20, 4090fc <argp_state_help@@Base+0x68>
  4090dc:	ldr	x0, [x20]
  4090e0:	ldr	x4, [x20, #64]
  4090e4:	mov	x1, x20
  4090e8:	mov	w3, w19
  4090ec:	bl	408dac <argp_help@@Base+0x40>
  4090f0:	ldrb	w8, [x20, #28]
  4090f4:	tbz	w8, #5, 409114 <argp_state_help@@Base+0x80>
  4090f8:	b	40911c <argp_state_help@@Base+0x88>
  4090fc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  409100:	ldr	x4, [x8, #1160]
  409104:	mov	x0, xzr
  409108:	mov	x1, x20
  40910c:	mov	w3, w19
  409110:	bl	408dac <argp_help@@Base+0x40>
  409114:	tbnz	w19, #8, 409128 <argp_state_help@@Base+0x94>
  409118:	tbnz	w19, #9, 409134 <argp_state_help@@Base+0xa0>
  40911c:	ldp	x20, x19, [sp, #16]
  409120:	ldp	x29, x30, [sp], #32
  409124:	ret
  409128:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40912c:	ldr	w0, [x8, #1128]
  409130:	bl	401b80 <exit@plt>
  409134:	mov	w0, wzr
  409138:	bl	401b80 <exit@plt>

000000000040913c <argp_error@@Base>:
  40913c:	sub	sp, sp, #0x120
  409140:	stp	x29, x30, [sp, #240]
  409144:	stp	x20, x19, [sp, #272]
  409148:	add	x29, sp, #0xf0
  40914c:	mov	x20, x1
  409150:	mov	x19, x0
  409154:	stp	x28, x21, [sp, #256]
  409158:	stp	x2, x3, [x29, #-112]
  40915c:	stp	x4, x5, [x29, #-96]
  409160:	stp	x6, x7, [x29, #-80]
  409164:	stp	q1, q2, [sp, #16]
  409168:	stp	q3, q4, [sp, #48]
  40916c:	str	q0, [sp]
  409170:	stp	q5, q6, [sp, #80]
  409174:	str	q7, [sp, #112]
  409178:	cbz	x0, 409194 <argp_error@@Base+0x58>
  40917c:	ldrb	w8, [x19, #28]
  409180:	tbnz	w8, #1, 409244 <argp_error@@Base+0x108>
  409184:	add	x8, x19, #0x48
  409188:	ldr	x21, [x8]
  40918c:	cbnz	x21, 4091a4 <argp_error@@Base+0x68>
  409190:	b	409244 <argp_error@@Base+0x108>
  409194:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  409198:	add	x8, x8, #0x478
  40919c:	ldr	x21, [x8]
  4091a0:	cbz	x21, 409244 <argp_error@@Base+0x108>
  4091a4:	mov	x0, x21
  4091a8:	bl	401ba0 <flockfile@plt>
  4091ac:	mov	x8, #0xffffffffffffffd0    	// #-48
  4091b0:	mov	x9, sp
  4091b4:	sub	x10, x29, #0x70
  4091b8:	adrp	x13, 421000 <argp_failure@@Base+0x17da8>
  4091bc:	movk	x8, #0xff80, lsl #32
  4091c0:	add	x11, x29, #0x30
  4091c4:	add	x12, x19, #0x40
  4091c8:	add	x13, x13, #0x488
  4091cc:	cmp	x19, #0x0
  4091d0:	add	x9, x9, #0x80
  4091d4:	add	x10, x10, #0x30
  4091d8:	stp	x9, x8, [x29, #-16]
  4091dc:	stp	x11, x10, [x29, #-32]
  4091e0:	csel	x8, x12, x13, ne  // ne = any
  4091e4:	ldr	x0, [x8]
  4091e8:	mov	x1, x21
  4091ec:	bl	401ec0 <fputs_unlocked@plt>
  4091f0:	mov	w0, #0x3a                  	// #58
  4091f4:	mov	x1, x21
  4091f8:	bl	401c20 <putc_unlocked@plt>
  4091fc:	mov	w0, #0x20                  	// #32
  409200:	mov	x1, x21
  409204:	bl	401c20 <putc_unlocked@plt>
  409208:	ldp	q0, q1, [x29, #-32]
  40920c:	sub	x2, x29, #0x40
  409210:	mov	x0, x21
  409214:	mov	x1, x20
  409218:	stp	q0, q1, [x29, #-64]
  40921c:	bl	401ee0 <vfprintf@plt>
  409220:	mov	w0, #0xa                   	// #10
  409224:	mov	x1, x21
  409228:	bl	401c20 <putc_unlocked@plt>
  40922c:	mov	w2, #0x104                 	// #260
  409230:	mov	x0, x19
  409234:	mov	x1, x21
  409238:	bl	409094 <argp_state_help@@Base>
  40923c:	mov	x0, x21
  409240:	bl	401c70 <funlockfile@plt>
  409244:	ldp	x20, x19, [sp, #272]
  409248:	ldp	x28, x21, [sp, #256]
  40924c:	ldp	x29, x30, [sp, #240]
  409250:	add	sp, sp, #0x120
  409254:	ret

0000000000409258 <argp_failure@@Base>:
  409258:	sub	sp, sp, #0x1e0
  40925c:	stp	x24, x23, [sp, #432]
  409260:	stp	x22, x21, [sp, #448]
  409264:	stp	x20, x19, [sp, #464]
  409268:	mov	x23, x3
  40926c:	mov	w21, w2
  409270:	mov	w19, w1
  409274:	mov	x20, x0
  409278:	stp	x29, x30, [sp, #400]
  40927c:	str	x28, [sp, #416]
  409280:	add	x29, sp, #0x190
  409284:	stp	x4, x5, [sp, #136]
  409288:	stp	x6, x7, [sp, #152]
  40928c:	stp	q0, q1, [sp]
  409290:	stp	q2, q3, [sp, #32]
  409294:	stp	q4, q5, [sp, #64]
  409298:	stp	q6, q7, [sp, #96]
  40929c:	cbz	x0, 4092b8 <argp_failure@@Base+0x60>
  4092a0:	ldrb	w8, [x20, #28]
  4092a4:	tbnz	w8, #1, 4093c0 <argp_failure@@Base+0x168>
  4092a8:	add	x8, x20, #0x48
  4092ac:	ldr	x22, [x8]
  4092b0:	cbnz	x22, 4092c8 <argp_failure@@Base+0x70>
  4092b4:	b	4093c0 <argp_failure@@Base+0x168>
  4092b8:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  4092bc:	add	x8, x8, #0x478
  4092c0:	ldr	x22, [x8]
  4092c4:	cbz	x22, 4093c0 <argp_failure@@Base+0x168>
  4092c8:	mov	x0, x22
  4092cc:	bl	401ba0 <flockfile@plt>
  4092d0:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  4092d4:	add	x8, x20, #0x40
  4092d8:	add	x9, x9, #0x488
  4092dc:	cmp	x20, #0x0
  4092e0:	csel	x8, x8, x9, ne  // ne = any
  4092e4:	ldr	x0, [x8]
  4092e8:	mov	x1, x22
  4092ec:	bl	401ec0 <fputs_unlocked@plt>
  4092f0:	cbz	x23, 40934c <argp_failure@@Base+0xf4>
  4092f4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4092f8:	mov	x10, sp
  4092fc:	add	x11, sp, #0x88
  409300:	movk	x8, #0xff80, lsl #32
  409304:	add	x9, x29, #0x50
  409308:	add	x10, x10, #0x80
  40930c:	add	x11, x11, #0x20
  409310:	mov	w0, #0x3a                  	// #58
  409314:	mov	x1, x22
  409318:	add	x24, sp, #0xa8
  40931c:	stp	x10, x8, [sp, #184]
  409320:	stp	x9, x11, [sp, #168]
  409324:	bl	401c20 <putc_unlocked@plt>
  409328:	mov	w0, #0x20                  	// #32
  40932c:	mov	x1, x22
  409330:	bl	401c20 <putc_unlocked@plt>
  409334:	ldp	q0, q1, [x24]
  409338:	sub	x2, x29, #0x20
  40933c:	mov	x0, x22
  409340:	mov	x1, x23
  409344:	stp	q0, q1, [x29, #-32]
  409348:	bl	401ee0 <vfprintf@plt>
  40934c:	cbz	w21, 40939c <argp_failure@@Base+0x144>
  409350:	mov	w0, #0x3a                  	// #58
  409354:	mov	x1, x22
  409358:	bl	401c20 <putc_unlocked@plt>
  40935c:	mov	w0, #0x20                  	// #32
  409360:	mov	x1, x22
  409364:	bl	401c20 <putc_unlocked@plt>
  409368:	add	x1, sp, #0xa8
  40936c:	mov	w2, #0xc8                  	// #200
  409370:	mov	w0, w21
  409374:	bl	401cc0 <strerror_r@plt>
  409378:	cbnz	x0, 409394 <argp_failure@@Base+0x13c>
  40937c:	mov	w0, w21
  409380:	bl	401d10 <strerror@plt>
  409384:	adrp	x8, 40f000 <argp_failure@@Base+0x5da8>
  409388:	add	x8, x8, #0x46e
  40938c:	cmp	x0, #0x0
  409390:	csel	x0, x8, x0, eq  // eq = none
  409394:	mov	x1, x22
  409398:	bl	401b70 <fputs@plt>
  40939c:	mov	w0, #0xa                   	// #10
  4093a0:	mov	x1, x22
  4093a4:	bl	401c20 <putc_unlocked@plt>
  4093a8:	mov	x0, x22
  4093ac:	bl	401c70 <funlockfile@plt>
  4093b0:	cbz	w19, 4093c0 <argp_failure@@Base+0x168>
  4093b4:	cbz	x20, 4093dc <argp_failure@@Base+0x184>
  4093b8:	ldrb	w8, [x20, #28]
  4093bc:	tbz	w8, #5, 4093dc <argp_failure@@Base+0x184>
  4093c0:	ldp	x20, x19, [sp, #464]
  4093c4:	ldp	x22, x21, [sp, #448]
  4093c8:	ldp	x24, x23, [sp, #432]
  4093cc:	ldr	x28, [sp, #416]
  4093d0:	ldp	x29, x30, [sp, #400]
  4093d4:	add	sp, sp, #0x1e0
  4093d8:	ret
  4093dc:	mov	w0, w19
  4093e0:	bl	401b80 <exit@plt>
  4093e4:	sub	sp, sp, #0x90
  4093e8:	stp	x20, x19, [sp, #128]
  4093ec:	mov	x19, x0
  4093f0:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  4093f4:	add	x0, x0, #0x4ef
  4093f8:	stp	x29, x30, [sp, #48]
  4093fc:	stp	x28, x27, [sp, #64]
  409400:	stp	x26, x25, [sp, #80]
  409404:	stp	x24, x23, [sp, #96]
  409408:	stp	x22, x21, [sp, #112]
  40940c:	add	x29, sp, #0x30
  409410:	bl	401f20 <getenv@plt>
  409414:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  409418:	add	x8, x8, #0x430
  40941c:	ldp	q0, q1, [x8]
  409420:	ldr	x8, [x8, #32]
  409424:	stp	q0, q1, [sp]
  409428:	str	x8, [sp, #32]
  40942c:	cbz	x0, 409688 <argp_failure@@Base+0x430>
  409430:	ldrb	w8, [x0]
  409434:	mov	x23, x0
  409438:	cbz	w8, 40967c <argp_failure@@Base+0x424>
  40943c:	bl	401d70 <__ctype_b_loc@plt>
  409440:	adrp	x22, 40f000 <argp_failure@@Base+0x5da8>
  409444:	mov	x20, x0
  409448:	add	x22, x22, #0x59e
  40944c:	b	40945c <argp_failure@@Base+0x204>
  409450:	cbnz	w9, 409660 <argp_failure@@Base+0x408>
  409454:	ldrb	w8, [x23]
  409458:	cbz	w8, 40967c <argp_failure@@Base+0x424>
  40945c:	ldr	x28, [x20]
  409460:	add	x8, x23, #0x2
  409464:	sub	x10, x23, #0x1
  409468:	ldurb	w9, [x8, #-2]
  40946c:	mov	x25, x10
  409470:	add	x8, x8, #0x1
  409474:	add	x10, x10, #0x1
  409478:	ldrh	w11, [x28, x9, lsl #1]
  40947c:	tbnz	w11, #13, 409468 <argp_failure@@Base+0x210>
  409480:	sub	x23, x8, #0x3
  409484:	tbz	w11, #10, 409450 <argp_failure@@Base+0x1f8>
  409488:	mov	x10, x23
  40948c:	b	409498 <argp_failure@@Base+0x240>
  409490:	add	x10, x10, #0x1
  409494:	add	x25, x25, #0x1
  409498:	ldrb	w11, [x10]
  40949c:	ldrh	w12, [x28, x11, lsl #1]
  4094a0:	tbnz	w12, #3, 409490 <argp_failure@@Base+0x238>
  4094a4:	cmp	w11, #0x5f
  4094a8:	b.eq	409490 <argp_failure@@Base+0x238>  // b.none
  4094ac:	cmp	w11, #0x2d
  4094b0:	b.eq	409490 <argp_failure@@Base+0x238>  // b.none
  4094b4:	ldrb	w11, [x25, #1]!
  4094b8:	ldrh	w12, [x28, x11, lsl #1]
  4094bc:	tbnz	w12, #13, 4094b4 <argp_failure@@Base+0x25c>
  4094c0:	sub	x26, x10, x23
  4094c4:	cbz	w11, 4094d8 <argp_failure@@Base+0x280>
  4094c8:	cmp	w11, #0x3d
  4094cc:	b.eq	4094f4 <argp_failure@@Base+0x29c>  // b.none
  4094d0:	cmp	w11, #0x2c
  4094d4:	b.ne	409500 <argp_failure@@Base+0x2a8>  // b.any
  4094d8:	mov	w24, #0x1                   	// #1
  4094dc:	cbnz	w24, 409508 <argp_failure@@Base+0x2b0>
  4094e0:	ldrb	w8, [x25]
  4094e4:	ldrh	w8, [x28, x8, lsl #1]
  4094e8:	tbnz	w8, #11, 409540 <argp_failure@@Base+0x2e8>
  4094ec:	mov	w27, wzr
  4094f0:	b	40956c <argp_failure@@Base+0x314>
  4094f4:	ldrb	w10, [x25, #1]!
  4094f8:	ldrh	w10, [x28, x10, lsl #1]
  4094fc:	tbnz	w10, #13, 4094f4 <argp_failure@@Base+0x29c>
  409500:	mov	w24, wzr
  409504:	cbz	w24, 4094e0 <argp_failure@@Base+0x288>
  409508:	cmp	w9, #0x6e
  40950c:	b.ne	409538 <argp_failure@@Base+0x2e0>  // b.any
  409510:	ldurb	w9, [x8, #-2]
  409514:	cmp	w9, #0x6f
  409518:	b.ne	409538 <argp_failure@@Base+0x2e0>  // b.any
  40951c:	ldurb	w9, [x8, #-1]
  409520:	cmp	w9, #0x2d
  409524:	b.ne	409538 <argp_failure@@Base+0x2e0>  // b.any
  409528:	mov	w27, wzr
  40952c:	sub	x26, x26, #0x3
  409530:	mov	x23, x8
  409534:	b	40956c <argp_failure@@Base+0x314>
  409538:	mov	w27, #0x1                   	// #1
  40953c:	b	40956c <argp_failure@@Base+0x314>
  409540:	mov	x0, x25
  409544:	bl	401c40 <atoi@plt>
  409548:	mov	w27, w0
  40954c:	sub	x8, x25, #0x1
  409550:	mov	x25, x8
  409554:	ldrb	w9, [x8, #1]!
  409558:	ldrh	w9, [x28, x9, lsl #1]
  40955c:	tbnz	w9, #11, 409550 <argp_failure@@Base+0x2f8>
  409560:	ldrb	w8, [x25, #1]!
  409564:	ldrh	w8, [x28, x8, lsl #1]
  409568:	tbnz	w8, #13, 409560 <argp_failure@@Base+0x308>
  40956c:	adrp	x21, 40f000 <argp_failure@@Base+0x5da8>
  409570:	mov	x28, x22
  409574:	add	x21, x21, #0x7d0
  409578:	b	409584 <argp_failure@@Base+0x32c>
  40957c:	ldr	x28, [x21, #24]!
  409580:	cbz	x28, 4095d0 <argp_failure@@Base+0x378>
  409584:	mov	x0, x28
  409588:	bl	401b60 <strlen@plt>
  40958c:	cmp	x0, x26
  409590:	b.ne	40957c <argp_failure@@Base+0x324>  // b.any
  409594:	mov	x0, x23
  409598:	mov	x1, x28
  40959c:	mov	x2, x26
  4095a0:	bl	401c80 <strncmp@plt>
  4095a4:	cbnz	w0, 40957c <argp_failure@@Base+0x324>
  4095a8:	cbz	w24, 4095b4 <argp_failure@@Base+0x35c>
  4095ac:	ldr	w8, [x21, #8]
  4095b0:	cbz	w8, 409634 <argp_failure@@Base+0x3dc>
  4095b4:	tbnz	w27, #31, 40961c <argp_failure@@Base+0x3c4>
  4095b8:	ldr	x8, [x21, #16]
  4095bc:	mov	x9, sp
  4095c0:	str	w27, [x9, x8]
  4095c4:	ldr	x8, [x21]
  4095c8:	cbnz	x8, 409600 <argp_failure@@Base+0x3a8>
  4095cc:	b	4095e0 <argp_failure@@Base+0x388>
  4095d0:	adrp	x21, 40f000 <argp_failure@@Base+0x5da8>
  4095d4:	add	x21, x21, #0x8a8
  4095d8:	ldr	x8, [x21]
  4095dc:	cbnz	x8, 409600 <argp_failure@@Base+0x3a8>
  4095e0:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  4095e4:	mov	x0, x19
  4095e8:	mov	w1, wzr
  4095ec:	mov	w2, wzr
  4095f0:	add	x3, x3, #0x55b
  4095f4:	mov	w4, w26
  4095f8:	mov	x5, x23
  4095fc:	bl	409258 <argp_failure@@Base>
  409600:	mov	x8, x25
  409604:	ldrb	w9, [x8], #1
  409608:	cmp	w9, #0x2c
  40960c:	csel	x23, x8, x25, eq  // eq = none
  409610:	ldrb	w8, [x23]
  409614:	cbnz	w8, 40945c <argp_failure@@Base+0x204>
  409618:	b	40967c <argp_failure@@Base+0x424>
  40961c:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  409620:	mov	x0, x19
  409624:	mov	w1, wzr
  409628:	mov	w2, wzr
  40962c:	add	x3, x3, #0x52c
  409630:	b	409648 <argp_failure@@Base+0x3f0>
  409634:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  409638:	mov	x0, x19
  40963c:	mov	w1, wzr
  409640:	mov	w2, wzr
  409644:	add	x3, x3, #0x4fd
  409648:	mov	w4, w26
  40964c:	mov	x5, x23
  409650:	bl	409258 <argp_failure@@Base>
  409654:	ldr	x8, [x21]
  409658:	cbnz	x8, 409600 <argp_failure@@Base+0x3a8>
  40965c:	b	4095e0 <argp_failure@@Base+0x388>
  409660:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  409664:	add	x3, x3, #0x581
  409668:	mov	x0, x19
  40966c:	mov	w1, wzr
  409670:	mov	w2, wzr
  409674:	mov	x4, x23
  409678:	bl	409258 <argp_failure@@Base>
  40967c:	mov	x1, sp
  409680:	mov	x0, x19
  409684:	bl	409ed8 <argp_failure@@Base+0xc80>
  409688:	ldp	x20, x19, [sp, #128]
  40968c:	ldp	x22, x21, [sp, #112]
  409690:	ldp	x24, x23, [sp, #96]
  409694:	ldp	x26, x25, [sp, #80]
  409698:	ldp	x28, x27, [sp, #64]
  40969c:	ldp	x29, x30, [sp, #48]
  4096a0:	add	sp, sp, #0x90
  4096a4:	ret
  4096a8:	stp	x29, x30, [sp, #-48]!
  4096ac:	stp	x22, x21, [sp, #16]
  4096b0:	stp	x20, x19, [sp, #32]
  4096b4:	ldr	x22, [x0, #32]
  4096b8:	mov	x29, sp
  4096bc:	mov	x19, x0
  4096c0:	mov	x20, x1
  4096c4:	bl	409f6c <argp_failure@@Base+0xd14>
  4096c8:	mov	x21, x0
  4096cc:	cbz	x22, 4096d8 <argp_failure@@Base+0x480>
  4096d0:	ldr	x8, [x22]
  4096d4:	cbnz	x8, 409730 <argp_failure@@Base+0x4d8>
  4096d8:	mov	x0, x21
  4096dc:	ldp	x20, x19, [sp, #32]
  4096e0:	ldp	x22, x21, [sp, #16]
  4096e4:	ldp	x29, x30, [sp], #48
  4096e8:	ret
  4096ec:	ldr	x8, [x19, #32]
  4096f0:	ldr	x2, [x22, #16]
  4096f4:	mov	x0, x21
  4096f8:	mov	x4, x20
  4096fc:	sub	x8, x22, x8
  409700:	lsr	x3, x8, #5
  409704:	mov	x5, x19
  409708:	bl	40a178 <argp_failure@@Base+0xf20>
  40970c:	mov	x2, x0
  409710:	ldr	x0, [x22]
  409714:	mov	x1, x2
  409718:	bl	4096a8 <argp_failure@@Base+0x450>
  40971c:	mov	x1, x0
  409720:	mov	x0, x21
  409724:	bl	40a1f4 <argp_failure@@Base+0xf9c>
  409728:	ldr	x8, [x22, #32]!
  40972c:	cbz	x8, 4096d8 <argp_failure@@Base+0x480>
  409730:	ldr	w1, [x22, #24]
  409734:	cbnz	w1, 4096ec <argp_failure@@Base+0x494>
  409738:	ldr	x8, [x22, #16]
  40973c:	mov	x2, x20
  409740:	cbnz	x8, 4096ec <argp_failure@@Base+0x494>
  409744:	b	409710 <argp_failure@@Base+0x4b8>
  409748:	stp	x29, x30, [sp, #-16]!
  40974c:	mov	x29, sp
  409750:	bl	40a434 <argp_failure@@Base+0x11dc>
  409754:	cbz	x0, 409760 <argp_failure@@Base+0x508>
  409758:	mov	w8, #0xffffffff            	// #-1
  40975c:	str	w8, [x0, #24]
  409760:	ldp	x29, x30, [sp], #16
  409764:	ret
  409768:	stp	x29, x30, [sp, #-16]!
  40976c:	ldr	w1, [x0, #8]
  409770:	mov	x29, sp
  409774:	cbz	w1, 4097a8 <argp_failure@@Base+0x550>
  409778:	ldr	x9, [x0]
  40977c:	mov	w8, wzr
  409780:	add	x9, x9, #0x30
  409784:	str	w8, [x9], #56
  409788:	add	w8, w8, #0x1
  40978c:	cmp	w1, w8
  409790:	b.ne	409784 <argp_failure@@Base+0x52c>  // b.any
  409794:	ldr	x0, [x0]
  409798:	adrp	x3, 40a000 <argp_failure@@Base+0xda8>
  40979c:	add	x3, x3, #0x4d0
  4097a0:	mov	w2, #0x38                  	// #56
  4097a4:	bl	401be0 <qsort@plt>
  4097a8:	ldp	x29, x30, [sp], #16
  4097ac:	ret
  4097b0:	stp	x29, x30, [sp, #-32]!
  4097b4:	stp	x20, x19, [sp, #16]
  4097b8:	mov	x8, x0
  4097bc:	ldr	x0, [x0, #16]
  4097c0:	ldr	x20, [x8, #32]
  4097c4:	mov	x29, sp
  4097c8:	cbz	x0, 4097e4 <argp_failure@@Base+0x58c>
  4097cc:	mov	w1, #0xa                   	// #10
  4097d0:	bl	401de0 <strchr@plt>
  4097d4:	cmp	x0, #0x0
  4097d8:	cset	w19, ne  // ne = any
  4097dc:	cbnz	x20, 4097ec <argp_failure@@Base+0x594>
  4097e0:	b	40980c <argp_failure@@Base+0x5b4>
  4097e4:	mov	x19, xzr
  4097e8:	cbz	x20, 40980c <argp_failure@@Base+0x5b4>
  4097ec:	ldr	x8, [x20]
  4097f0:	cbz	x8, 40980c <argp_failure@@Base+0x5b4>
  4097f4:	add	x20, x20, #0x20
  4097f8:	mov	x0, x8
  4097fc:	bl	4097b0 <argp_failure@@Base+0x558>
  409800:	ldr	x8, [x20], #32
  409804:	add	x19, x0, x19
  409808:	cbnz	x8, 4097f8 <argp_failure@@Base+0x5a0>
  40980c:	mov	x0, x19
  409810:	ldp	x20, x19, [sp, #16]
  409814:	ldp	x29, x30, [sp], #32
  409818:	ret
  40981c:	stp	x29, x30, [sp, #-80]!
  409820:	stp	x24, x23, [sp, #32]
  409824:	stp	x22, x21, [sp, #48]
  409828:	stp	x20, x19, [sp, #64]
  40982c:	ldr	w24, [x0, #8]
  409830:	str	x25, [sp, #16]
  409834:	mov	x29, sp
  409838:	cbz	w24, 409974 <argp_failure@@Base+0x71c>
  40983c:	mov	x20, x0
  409840:	ldr	x0, [x0, #16]
  409844:	mov	x19, x1
  409848:	bl	401b60 <strlen@plt>
  40984c:	add	x9, x0, #0x10
  409850:	mov	x8, sp
  409854:	and	x9, x9, #0xfffffffffffffff0
  409858:	sub	x21, x8, x9
  40985c:	mov	sp, x21
  409860:	str	x21, [x29, #24]
  409864:	ldr	x22, [x20]
  409868:	adrp	x23, 40a000 <argp_failure@@Base+0xda8>
  40986c:	add	x23, x23, #0x92c
  409870:	ldr	x8, [x22, #40]
  409874:	add	x3, x29, #0x18
  409878:	mov	x0, x22
  40987c:	mov	x1, x23
  409880:	ldr	x2, [x8, #48]
  409884:	bl	40a848 <argp_failure@@Base+0x15f0>
  409888:	subs	w24, w24, #0x1
  40988c:	add	x22, x22, #0x38
  409890:	b.ne	409870 <argp_failure@@Base+0x618>  // b.any
  409894:	ldr	x8, [x29, #24]
  409898:	cmp	x8, x21
  40989c:	b.ls	4098c0 <argp_failure@@Base+0x668>  // b.plast
  4098a0:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  4098a4:	add	x9, x8, #0x1
  4098a8:	add	x1, x1, #0x704
  4098ac:	mov	x0, x19
  4098b0:	mov	x2, x21
  4098b4:	str	x9, [x29, #24]
  4098b8:	strb	wzr, [x8]
  4098bc:	bl	40c524 <argp_failure@@Base+0x32cc>
  4098c0:	ldr	w23, [x20, #8]
  4098c4:	cbz	w23, 4098f8 <argp_failure@@Base+0x6a0>
  4098c8:	ldr	x21, [x20]
  4098cc:	adrp	x22, 40a000 <argp_failure@@Base+0xda8>
  4098d0:	add	x22, x22, #0x970
  4098d4:	ldr	x8, [x21, #40]
  4098d8:	mov	x0, x21
  4098dc:	mov	x1, x22
  4098e0:	mov	x3, x19
  4098e4:	ldr	x2, [x8, #48]
  4098e8:	bl	40a848 <argp_failure@@Base+0x15f0>
  4098ec:	subs	w23, w23, #0x1
  4098f0:	add	x21, x21, #0x38
  4098f4:	b.ne	4098d4 <argp_failure@@Base+0x67c>  // b.any
  4098f8:	ldr	w23, [x20, #8]
  4098fc:	cbz	w23, 409974 <argp_failure@@Base+0x71c>
  409900:	ldr	x24, [x20]
  409904:	b	409914 <argp_failure@@Base+0x6bc>
  409908:	subs	w23, w23, #0x1
  40990c:	add	x24, x24, #0x38
  409910:	b.eq	409974 <argp_failure@@Base+0x71c>  // b.none
  409914:	ldr	w8, [x24, #8]
  409918:	cbz	w8, 409908 <argp_failure@@Base+0x6b0>
  40991c:	ldr	x9, [x24, #40]
  409920:	ldr	x20, [x24]
  409924:	mov	w0, wzr
  409928:	sub	w25, w8, #0x1
  40992c:	ldr	x21, [x9, #48]
  409930:	mov	x22, x20
  409934:	ldr	x8, [x22]
  409938:	cbz	x8, 409960 <argp_failure@@Base+0x708>
  40993c:	ldr	w8, [x22, #24]
  409940:	tst	w8, #0x4
  409944:	csel	x20, x22, x20, eq  // eq = none
  409948:	tbnz	w8, #1, 409960 <argp_failure@@Base+0x708>
  40994c:	mov	x0, x22
  409950:	mov	x1, x20
  409954:	mov	x2, x21
  409958:	mov	x3, x19
  40995c:	bl	40a9f8 <argp_failure@@Base+0x17a0>
  409960:	subs	w25, w25, #0x1
  409964:	b.cc	409908 <argp_failure@@Base+0x6b0>  // b.lo, b.ul, b.last
  409968:	add	x22, x22, #0x30
  40996c:	cbz	w0, 409934 <argp_failure@@Base+0x6dc>
  409970:	b	409908 <argp_failure@@Base+0x6b0>
  409974:	mov	sp, x29
  409978:	ldp	x20, x19, [sp, #64]
  40997c:	ldp	x22, x21, [sp, #48]
  409980:	ldp	x24, x23, [sp, #32]
  409984:	ldr	x25, [sp, #16]
  409988:	ldp	x29, x30, [sp], #80
  40998c:	ret
  409990:	sub	sp, sp, #0x70
  409994:	stp	x29, x30, [sp, #16]
  409998:	stp	x28, x27, [sp, #32]
  40999c:	stp	x26, x25, [sp, #48]
  4099a0:	stp	x24, x23, [sp, #64]
  4099a4:	stp	x22, x21, [sp, #80]
  4099a8:	stp	x20, x19, [sp, #96]
  4099ac:	ldr	x24, [x0, #16]
  4099b0:	mov	x21, x2
  4099b4:	ldr	x28, [x21]
  4099b8:	ldr	x26, [x0, #32]
  4099bc:	mov	x22, x1
  4099c0:	mov	w1, #0x6                   	// #6
  4099c4:	mov	w19, w3
  4099c8:	mov	x2, x0
  4099cc:	movk	w1, #0x200, lsl #16
  4099d0:	mov	x0, x24
  4099d4:	mov	x3, x22
  4099d8:	add	x29, sp, #0x10
  4099dc:	mov	x20, x4
  4099e0:	bl	40aabc <argp_failure@@Base+0x1864>
  4099e4:	mov	x25, x0
  4099e8:	cbz	x0, 409a3c <argp_failure@@Base+0x7e4>
  4099ec:	mov	w1, #0xa                   	// #10
  4099f0:	mov	x0, x25
  4099f4:	bl	401e80 <strchrnul@plt>
  4099f8:	ldrb	w8, [x0]
  4099fc:	mov	x23, x0
  409a00:	stp	x26, x28, [sp]
  409a04:	cbz	w8, 409a50 <argp_failure@@Base+0x7f8>
  409a08:	ldrb	w8, [x28]
  409a0c:	cbz	w8, 409a5c <argp_failure@@Base+0x804>
  409a10:	ldrb	w27, [x28]
  409a14:	mov	w28, wzr
  409a18:	add	x26, x23, #0x1
  409a1c:	mov	w1, #0xa                   	// #10
  409a20:	mov	x0, x26
  409a24:	bl	401e80 <strchrnul@plt>
  409a28:	add	w28, w28, #0x1
  409a2c:	cmp	w28, w27
  409a30:	mov	x23, x0
  409a34:	b.cc	409a18 <argp_failure@@Base+0x7c0>  // b.lo, b.ul, b.last
  409a38:	b	409a60 <argp_failure@@Base+0x808>
  409a3c:	mov	w27, wzr
  409a40:	mov	x23, xzr
  409a44:	cmp	x25, x24
  409a48:	b.ne	409aa0 <argp_failure@@Base+0x848>  // b.any
  409a4c:	b	409aac <argp_failure@@Base+0x854>
  409a50:	mov	w28, wzr
  409a54:	mov	x26, x25
  409a58:	b	409a70 <argp_failure@@Base+0x818>
  409a5c:	mov	x26, x25
  409a60:	ldr	x8, [x21]
  409a64:	mov	w28, #0x1                   	// #1
  409a68:	add	x8, x8, #0x1
  409a6c:	str	x8, [x21]
  409a70:	sub	x27, x23, x26
  409a74:	add	x1, x27, #0x1
  409a78:	mov	x0, x20
  409a7c:	bl	40aa78 <argp_failure@@Base+0x1820>
  409a80:	mov	x0, x20
  409a84:	mov	x1, x26
  409a88:	mov	x2, x27
  409a8c:	bl	40c62c <argp_failure@@Base+0x33d4>
  409a90:	mov	w27, w28
  409a94:	ldp	x26, x28, [sp]
  409a98:	cmp	x25, x24
  409a9c:	b.eq	409aac <argp_failure@@Base+0x854>  // b.none
  409aa0:	cbz	x25, 409aac <argp_failure@@Base+0x854>
  409aa4:	mov	x0, x25
  409aa8:	bl	401db0 <free@plt>
  409aac:	cbz	x26, 409ae4 <argp_failure@@Base+0x88c>
  409ab0:	ldr	x8, [x26]
  409ab4:	cbz	x8, 409ae4 <argp_failure@@Base+0x88c>
  409ab8:	add	x24, x26, #0x20
  409abc:	mov	x0, x8
  409ac0:	mov	x1, x22
  409ac4:	mov	x2, x21
  409ac8:	mov	w3, w19
  409acc:	mov	x4, x20
  409ad0:	bl	409990 <argp_failure@@Base+0x738>
  409ad4:	ldr	x8, [x24], #32
  409ad8:	cmp	w0, #0x0
  409adc:	cset	w19, eq  // eq = none
  409ae0:	cbnz	x8, 409abc <argp_failure@@Base+0x864>
  409ae4:	cbz	w27, 409b14 <argp_failure@@Base+0x8bc>
  409ae8:	cbz	w19, 409b14 <argp_failure@@Base+0x8bc>
  409aec:	ldrb	w9, [x23]
  409af0:	ldrb	w8, [x28]
  409af4:	cbz	w9, 409b08 <argp_failure@@Base+0x8b0>
  409af8:	add	w8, w8, #0x1
  409afc:	mov	w19, wzr
  409b00:	strb	w8, [x28]
  409b04:	b	409b14 <argp_failure@@Base+0x8bc>
  409b08:	cbz	w8, 409b10 <argp_failure@@Base+0x8b8>
  409b0c:	strb	wzr, [x28]
  409b10:	mov	w19, #0x1                   	// #1
  409b14:	cmp	w19, #0x0
  409b18:	ldp	x20, x19, [sp, #96]
  409b1c:	ldp	x22, x21, [sp, #80]
  409b20:	ldp	x24, x23, [sp, #64]
  409b24:	ldp	x26, x25, [sp, #48]
  409b28:	ldp	x28, x27, [sp, #32]
  409b2c:	ldp	x29, x30, [sp, #16]
  409b30:	cset	w0, eq  // eq = none
  409b34:	add	sp, sp, #0x70
  409b38:	ret
  409b3c:	sub	sp, sp, #0x70
  409b40:	stp	x29, x30, [sp, #16]
  409b44:	stp	x28, x27, [sp, #32]
  409b48:	stp	x26, x25, [sp, #48]
  409b4c:	stp	x24, x23, [sp, #64]
  409b50:	stp	x22, x21, [sp, #80]
  409b54:	stp	x20, x19, [sp, #96]
  409b58:	ldp	x25, x8, [x0, #24]
  409b5c:	mov	x19, x5
  409b60:	mov	w20, w4
  409b64:	mov	w21, w3
  409b68:	mov	w22, w2
  409b6c:	mov	x24, x0
  409b70:	mov	x23, x1
  409b74:	add	x29, sp, #0x10
  409b78:	str	x8, [sp, #8]
  409b7c:	cbz	x25, 409ba8 <argp_failure@@Base+0x950>
  409b80:	mov	w1, #0xb                   	// #11
  409b84:	mov	x0, x25
  409b88:	bl	401de0 <strchr@plt>
  409b8c:	cbz	x0, 409bb0 <argp_failure@@Base+0x958>
  409b90:	cbz	w22, 409bc0 <argp_failure@@Base+0x968>
  409b94:	ldrb	w8, [x0, #1]!
  409b98:	mov	x26, xzr
  409b9c:	cmp	w8, #0x0
  409ba0:	csel	x25, xzr, x0, eq  // eq = none
  409ba4:	b	409be4 <argp_failure@@Base+0x98c>
  409ba8:	mov	x26, xzr
  409bac:	b	409be4 <argp_failure@@Base+0x98c>
  409bb0:	cmp	w22, #0x0
  409bb4:	mov	x26, xzr
  409bb8:	csel	x25, xzr, x25, ne  // ne = any
  409bbc:	b	409be4 <argp_failure@@Base+0x98c>
  409bc0:	subs	x26, x0, x25
  409bc4:	b.eq	409be0 <argp_failure@@Base+0x988>  // b.none
  409bc8:	mov	x0, x25
  409bcc:	mov	x1, x26
  409bd0:	bl	401dd0 <strndup@plt>
  409bd4:	mov	x25, x0
  409bd8:	mov	w26, #0x1                   	// #1
  409bdc:	b	409be4 <argp_failure@@Base+0x98c>
  409be0:	mov	x25, xzr
  409be4:	ldr	x8, [x24, #40]
  409be8:	mov	w27, #0x1                   	// #1
  409bec:	movk	w27, #0x200, lsl #16
  409bf0:	cbz	x8, 409c78 <argp_failure@@Base+0xa20>
  409bf4:	mov	x0, x24
  409bf8:	mov	x1, x23
  409bfc:	bl	4075fc <argp_parse@@Base+0x7ac>
  409c00:	ldr	x8, [x24, #40]
  409c04:	mov	x28, x0
  409c08:	cmp	w22, #0x0
  409c0c:	cinc	w0, w27, ne  // ne = any
  409c10:	mov	x1, x25
  409c14:	mov	x2, x28
  409c18:	blr	x8
  409c1c:	mov	x27, x0
  409c20:	str	x28, [sp]
  409c24:	cbz	x27, 409c88 <argp_failure@@Base+0xa30>
  409c28:	cbz	w21, 409c38 <argp_failure@@Base+0x9e0>
  409c2c:	mov	w1, #0xa                   	// #10
  409c30:	mov	x0, x19
  409c34:	bl	40c6f0 <argp_failure@@Base+0x3498>
  409c38:	mov	x0, x19
  409c3c:	mov	x1, x27
  409c40:	bl	40c6a0 <argp_failure@@Base+0x3448>
  409c44:	mov	x0, x19
  409c48:	bl	40c814 <argp_failure@@Base+0x35bc>
  409c4c:	ldr	x8, [x19, #8]
  409c50:	mov	x28, x26
  409c54:	cmp	x0, x8
  409c58:	b.ls	409c68 <argp_failure@@Base+0xa10>  // b.plast
  409c5c:	mov	w1, #0xa                   	// #10
  409c60:	mov	x0, x19
  409c64:	bl	40c6f0 <argp_failure@@Base+0x3498>
  409c68:	mov	w26, #0x1                   	// #1
  409c6c:	cmp	x27, x25
  409c70:	b.ne	409c98 <argp_failure@@Base+0xa40>  // b.any
  409c74:	b	409ca4 <argp_failure@@Base+0xa4c>
  409c78:	mov	x28, xzr
  409c7c:	mov	x27, x25
  409c80:	str	x28, [sp]
  409c84:	cbnz	x27, 409c28 <argp_failure@@Base+0x9d0>
  409c88:	mov	x28, x26
  409c8c:	mov	w26, wzr
  409c90:	cmp	x27, x25
  409c94:	b.eq	409ca4 <argp_failure@@Base+0xa4c>  // b.none
  409c98:	cbz	x27, 409ca4 <argp_failure@@Base+0xa4c>
  409c9c:	mov	x0, x27
  409ca0:	bl	401db0 <free@plt>
  409ca4:	cbz	x25, 409cb4 <argp_failure@@Base+0xa5c>
  409ca8:	cbz	x28, 409cb4 <argp_failure@@Base+0xa5c>
  409cac:	mov	x0, x25
  409cb0:	bl	401db0 <free@plt>
  409cb4:	cbz	w22, 409d2c <argp_failure@@Base+0xad4>
  409cb8:	ldr	x8, [x24, #40]
  409cbc:	cbz	x8, 409d2c <argp_failure@@Base+0xad4>
  409cc0:	ldr	x2, [sp]
  409cc4:	mov	w9, #0x1                   	// #1
  409cc8:	movk	w9, #0x200, lsl #16
  409ccc:	add	w0, w9, #0x3
  409cd0:	mov	x1, xzr
  409cd4:	blr	x8
  409cd8:	cbz	x0, 409d2c <argp_failure@@Base+0xad4>
  409cdc:	mov	x24, x0
  409ce0:	orr	w8, w26, w21
  409ce4:	cbz	w8, 409cf4 <argp_failure@@Base+0xa9c>
  409ce8:	mov	w1, #0xa                   	// #10
  409cec:	mov	x0, x19
  409cf0:	bl	40c6f0 <argp_failure@@Base+0x3498>
  409cf4:	mov	x0, x19
  409cf8:	mov	x1, x24
  409cfc:	bl	40c6a0 <argp_failure@@Base+0x3448>
  409d00:	mov	x0, x24
  409d04:	bl	401db0 <free@plt>
  409d08:	mov	x0, x19
  409d0c:	bl	40c814 <argp_failure@@Base+0x35bc>
  409d10:	ldr	x8, [x19, #8]
  409d14:	cmp	x0, x8
  409d18:	b.ls	409d28 <argp_failure@@Base+0xad0>  // b.plast
  409d1c:	mov	w1, #0xa                   	// #10
  409d20:	mov	x0, x19
  409d24:	bl	40c6f0 <argp_failure@@Base+0x3498>
  409d28:	mov	w26, #0x1                   	// #1
  409d2c:	ldr	x9, [sp, #8]
  409d30:	cbz	x9, 409d7c <argp_failure@@Base+0xb24>
  409d34:	ldr	x8, [x9]
  409d38:	cbz	x8, 409d7c <argp_failure@@Base+0xb24>
  409d3c:	add	x24, x9, #0x20
  409d40:	b	409d74 <argp_failure@@Base+0xb1c>
  409d44:	orr	w9, w26, w21
  409d48:	cmp	w9, #0x0
  409d4c:	cset	w3, ne  // ne = any
  409d50:	mov	x0, x8
  409d54:	mov	x1, x23
  409d58:	mov	w2, w22
  409d5c:	mov	w4, w20
  409d60:	mov	x5, x19
  409d64:	bl	409b3c <argp_failure@@Base+0x8e4>
  409d68:	ldr	x8, [x24], #32
  409d6c:	orr	w26, w0, w26
  409d70:	cbz	x8, 409d7c <argp_failure@@Base+0xb24>
  409d74:	cbz	w20, 409d44 <argp_failure@@Base+0xaec>
  409d78:	cbz	w26, 409d44 <argp_failure@@Base+0xaec>
  409d7c:	mov	w0, w26
  409d80:	ldp	x20, x19, [sp, #96]
  409d84:	ldp	x22, x21, [sp, #80]
  409d88:	ldp	x24, x23, [sp, #64]
  409d8c:	ldp	x26, x25, [sp, #48]
  409d90:	ldp	x28, x27, [sp, #32]
  409d94:	ldp	x29, x30, [sp, #16]
  409d98:	add	sp, sp, #0x70
  409d9c:	ret
  409da0:	sub	sp, sp, #0x40
  409da4:	stp	x29, x30, [sp, #16]
  409da8:	stp	x22, x21, [sp, #32]
  409dac:	stp	x20, x19, [sp, #48]
  409db0:	stp	xzr, xzr, [sp]
  409db4:	ldr	w22, [x0, #8]
  409db8:	mov	x19, x2
  409dbc:	mov	x20, x1
  409dc0:	add	x29, sp, #0x10
  409dc4:	cbz	w22, 409dec <argp_failure@@Base+0xb94>
  409dc8:	ldr	x21, [x0]
  409dcc:	mov	x3, sp
  409dd0:	mov	x0, x21
  409dd4:	mov	x1, x20
  409dd8:	mov	x2, x19
  409ddc:	bl	40ab18 <argp_failure@@Base+0x18c0>
  409de0:	subs	w22, w22, #0x1
  409de4:	add	x21, x21, #0x38
  409de8:	b.ne	409dcc <argp_failure@@Base+0xb74>  // b.any
  409dec:	ldr	w8, [sp, #12]
  409df0:	cbz	w8, 409e70 <argp_failure@@Base+0xc18>
  409df4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  409df8:	ldr	w8, [x8, #1076]
  409dfc:	cbz	w8, 409e70 <argp_failure@@Base+0xc18>
  409e00:	cbz	x20, 409e0c <argp_failure@@Base+0xbb4>
  409e04:	ldr	x2, [x20]
  409e08:	b	409e10 <argp_failure@@Base+0xbb8>
  409e0c:	mov	x2, xzr
  409e10:	adrp	x21, 40f000 <argp_failure@@Base+0x5da8>
  409e14:	add	x21, x21, #0x73f
  409e18:	mov	w1, #0x5                   	// #5
  409e1c:	movk	w1, #0x200, lsl #16
  409e20:	mov	x0, x21
  409e24:	mov	x3, x20
  409e28:	bl	40aabc <argp_failure@@Base+0x1864>
  409e2c:	cbz	x0, 409e70 <argp_failure@@Base+0xc18>
  409e30:	ldrb	w8, [x0]
  409e34:	mov	x20, x0
  409e38:	cbz	w8, 409e60 <argp_failure@@Base+0xc08>
  409e3c:	mov	w1, #0xa                   	// #10
  409e40:	mov	x0, x19
  409e44:	bl	40c6f0 <argp_failure@@Base+0x3498>
  409e48:	mov	x0, x19
  409e4c:	mov	x1, x20
  409e50:	bl	40c6a0 <argp_failure@@Base+0x3448>
  409e54:	mov	w1, #0xa                   	// #10
  409e58:	mov	x0, x19
  409e5c:	bl	40c6f0 <argp_failure@@Base+0x3498>
  409e60:	cmp	x20, x21
  409e64:	b.eq	409e70 <argp_failure@@Base+0xc18>  // b.none
  409e68:	mov	x0, x20
  409e6c:	bl	401db0 <free@plt>
  409e70:	ldp	x20, x19, [sp, #48]
  409e74:	ldp	x22, x21, [sp, #32]
  409e78:	ldp	x29, x30, [sp, #16]
  409e7c:	add	sp, sp, #0x40
  409e80:	ret
  409e84:	stp	x29, x30, [sp, #-32]!
  409e88:	stp	x20, x19, [sp, #16]
  409e8c:	mov	x19, x0
  409e90:	ldr	x0, [x0, #24]
  409e94:	mov	x29, sp
  409e98:	cbz	x0, 409eac <argp_failure@@Base+0xc54>
  409e9c:	ldr	x20, [x0, #40]
  409ea0:	bl	401db0 <free@plt>
  409ea4:	mov	x0, x20
  409ea8:	cbnz	x20, 409e9c <argp_failure@@Base+0xc44>
  409eac:	ldr	w8, [x19, #8]
  409eb0:	cbz	w8, 409ec4 <argp_failure@@Base+0xc6c>
  409eb4:	ldr	x0, [x19]
  409eb8:	bl	401db0 <free@plt>
  409ebc:	ldr	x0, [x19, #16]
  409ec0:	bl	401db0 <free@plt>
  409ec4:	mov	x0, x19
  409ec8:	bl	401db0 <free@plt>
  409ecc:	ldp	x20, x19, [sp, #16]
  409ed0:	ldp	x29, x30, [sp], #32
  409ed4:	ret
  409ed8:	stp	x29, x30, [sp, #-16]!
  409edc:	adrp	x5, 40f000 <argp_failure@@Base+0x5da8>
  409ee0:	adrp	x8, 40f000 <argp_failure@@Base+0x5da8>
  409ee4:	add	x5, x5, #0x59e
  409ee8:	add	x8, x8, #0x7e8
  409eec:	mov	x29, sp
  409ef0:	b	409efc <argp_failure@@Base+0xca4>
  409ef4:	ldr	x5, [x8], #24
  409ef8:	cbz	x5, 409f44 <argp_failure@@Base+0xcec>
  409efc:	ldur	w9, [x8, #-16]
  409f00:	cbnz	w9, 409ef4 <argp_failure@@Base+0xc9c>
  409f04:	ldur	x9, [x8, #-8]
  409f08:	cmp	x9, #0x20
  409f0c:	b.eq	409ef4 <argp_failure@@Base+0xc9c>  // b.none
  409f10:	ldr	w9, [x1, x9]
  409f14:	ldr	w10, [x1, #32]
  409f18:	cmp	w9, w10
  409f1c:	b.lt	409ef4 <argp_failure@@Base+0xc9c>  // b.tstop
  409f20:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  409f24:	adrp	x4, 40f000 <argp_failure@@Base+0x5da8>
  409f28:	add	x3, x3, #0x608
  409f2c:	add	x4, x4, #0x600
  409f30:	mov	w1, wzr
  409f34:	mov	w2, wzr
  409f38:	bl	409258 <argp_failure@@Base>
  409f3c:	ldp	x29, x30, [sp], #16
  409f40:	ret
  409f44:	ldr	x8, [x1, #32]
  409f48:	ldp	q0, q1, [x1]
  409f4c:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  409f50:	add	x9, x9, #0x430
  409f54:	mov	w10, #0x1                   	// #1
  409f58:	str	x8, [x9, #32]
  409f5c:	stp	q0, q1, [x9]
  409f60:	str	w10, [x9, #36]
  409f64:	ldp	x29, x30, [sp], #16
  409f68:	ret
  409f6c:	stp	x29, x30, [sp, #-80]!
  409f70:	stp	x26, x25, [sp, #16]
  409f74:	stp	x24, x23, [sp, #32]
  409f78:	stp	x22, x21, [sp, #48]
  409f7c:	stp	x20, x19, [sp, #64]
  409f80:	ldr	x22, [x0]
  409f84:	mov	x20, x0
  409f88:	mov	w0, #0x20                  	// #32
  409f8c:	mov	x29, sp
  409f90:	mov	x21, x1
  409f94:	bl	401c60 <malloc@plt>
  409f98:	cbz	x0, 40a138 <argp_failure@@Base+0xee0>
  409f9c:	mov	x19, x0
  409fa0:	str	wzr, [x0, #8]
  409fa4:	str	xzr, [x0, #24]
  409fa8:	cbz	x22, 40a050 <argp_failure@@Base+0xdf8>
  409fac:	ldrb	w8, [x22, #24]
  409fb0:	tbnz	w8, #2, 40a158 <argp_failure@@Base+0xf00>
  409fb4:	mov	x0, x22
  409fb8:	bl	407f00 <argp_usage@@Base+0x68>
  409fbc:	cbz	w0, 409fc8 <argp_failure@@Base+0xd70>
  409fc0:	mov	w23, #0x1                   	// #1
  409fc4:	b	40a010 <argp_failure@@Base+0xdb8>
  409fc8:	mov	w24, wzr
  409fcc:	mov	x23, x22
  409fd0:	b	409ff4 <argp_failure@@Base+0xd9c>
  409fd4:	mov	x0, x23
  409fd8:	bl	407eb8 <argp_usage@@Base+0x20>
  409fdc:	add	x23, x23, #0x30
  409fe0:	cmp	w0, #0x0
  409fe4:	mov	x0, x23
  409fe8:	cinc	w24, w24, ne  // ne = any
  409fec:	bl	407f00 <argp_usage@@Base+0x68>
  409ff0:	cbnz	w0, 40a00c <argp_failure@@Base+0xdb4>
  409ff4:	ldrb	w8, [x23, #24]
  409ff8:	tbnz	w8, #2, 409fd4 <argp_failure@@Base+0xd7c>
  409ffc:	ldr	w8, [x19, #8]
  40a000:	add	w8, w8, #0x1
  40a004:	str	w8, [x19, #8]
  40a008:	b	409fd4 <argp_failure@@Base+0xd7c>
  40a00c:	add	w23, w24, #0x1
  40a010:	ldr	w8, [x19, #8]
  40a014:	mov	w9, #0x38                  	// #56
  40a018:	mul	x0, x8, x9
  40a01c:	bl	401c60 <malloc@plt>
  40a020:	mov	x24, x0
  40a024:	str	x0, [x19]
  40a028:	mov	x0, x23
  40a02c:	bl	401c60 <malloc@plt>
  40a030:	str	x0, [x19, #16]
  40a034:	cbz	x0, 40a118 <argp_failure@@Base+0xec0>
  40a038:	cbz	x24, 40a118 <argp_failure@@Base+0xec0>
  40a03c:	mov	x23, x0
  40a040:	mov	x0, x22
  40a044:	bl	407f00 <argp_usage@@Base+0x68>
  40a048:	cbz	w0, 40a06c <argp_failure@@Base+0xe14>
  40a04c:	strb	wzr, [x23]
  40a050:	mov	x0, x19
  40a054:	ldp	x20, x19, [sp, #64]
  40a058:	ldp	x22, x21, [sp, #48]
  40a05c:	ldp	x24, x23, [sp, #32]
  40a060:	ldp	x26, x25, [sp, #16]
  40a064:	ldp	x29, x30, [sp], #80
  40a068:	ret
  40a06c:	mov	w8, wzr
  40a070:	b	40a08c <argp_failure@@Base+0xe34>
  40a074:	mov	x0, x25
  40a078:	add	x24, x24, #0x38
  40a07c:	bl	407f00 <argp_usage@@Base+0x68>
  40a080:	mov	w8, w26
  40a084:	mov	x22, x25
  40a088:	cbnz	w0, 40a04c <argp_failure@@Base+0xdf4>
  40a08c:	str	x22, [x24]
  40a090:	str	wzr, [x24, #8]
  40a094:	str	x23, [x24, #16]
  40a098:	ldr	w26, [x22, #40]
  40a09c:	cbnz	w26, 40a0bc <argp_failure@@Base+0xe64>
  40a0a0:	ldr	x9, [x22]
  40a0a4:	cbz	x9, 40a0b0 <argp_failure@@Base+0xe58>
  40a0a8:	mov	w26, w8
  40a0ac:	b	40a0bc <argp_failure@@Base+0xe64>
  40a0b0:	ldr	w9, [x22, #8]
  40a0b4:	cmp	w9, #0x0
  40a0b8:	cinc	w26, w8, eq  // eq = none
  40a0bc:	str	w26, [x24, #24]
  40a0c0:	stp	x21, x20, [x24, #32]
  40a0c4:	ldr	w8, [x24, #8]
  40a0c8:	mov	x0, x22
  40a0cc:	add	w8, w8, #0x1
  40a0d0:	str	w8, [x24, #8]
  40a0d4:	bl	407eb8 <argp_usage@@Base+0x20>
  40a0d8:	cbz	w0, 40a0f8 <argp_failure@@Base+0xea0>
  40a0dc:	ldr	w25, [x22, #8]
  40a0e0:	ldr	x1, [x19, #16]
  40a0e4:	mov	x2, x23
  40a0e8:	mov	w0, w25
  40a0ec:	bl	40a408 <argp_failure@@Base+0x11b0>
  40a0f0:	cbnz	w0, 40a0f8 <argp_failure@@Base+0xea0>
  40a0f4:	strb	w25, [x23], #1
  40a0f8:	add	x25, x22, #0x30
  40a0fc:	mov	x0, x25
  40a100:	bl	407f00 <argp_usage@@Base+0x68>
  40a104:	cbnz	w0, 40a074 <argp_failure@@Base+0xe1c>
  40a108:	ldrb	w8, [x22, #72]
  40a10c:	mov	x22, x25
  40a110:	tbnz	w8, #2, 40a0c4 <argp_failure@@Base+0xe6c>
  40a114:	b	40a074 <argp_failure@@Base+0xe1c>
  40a118:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  40a11c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40a120:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  40a124:	add	x0, x0, #0x69c
  40a128:	add	x1, x1, #0x640
  40a12c:	add	x3, x3, #0x64c
  40a130:	mov	w2, #0x1d2                 	// #466
  40a134:	bl	401f00 <__assert_fail@plt>
  40a138:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  40a13c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40a140:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  40a144:	add	x0, x0, #0x63c
  40a148:	add	x1, x1, #0x640
  40a14c:	add	x3, x3, #0x64c
  40a150:	mov	w2, #0x1ba                 	// #442
  40a154:	bl	401f00 <__assert_fail@plt>
  40a158:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  40a15c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40a160:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  40a164:	add	x0, x0, #0x68c
  40a168:	add	x1, x1, #0x640
  40a16c:	add	x3, x3, #0x64c
  40a170:	mov	w2, #0x1c4                 	// #452
  40a174:	bl	401f00 <__assert_fail@plt>
  40a178:	stp	x29, x30, [sp, #-64]!
  40a17c:	stp	x20, x19, [sp, #48]
  40a180:	mov	x19, x0
  40a184:	mov	w0, #0x30                  	// #48
  40a188:	stp	x24, x23, [sp, #16]
  40a18c:	stp	x22, x21, [sp, #32]
  40a190:	mov	x29, sp
  40a194:	mov	x21, x5
  40a198:	mov	x20, x4
  40a19c:	mov	w22, w3
  40a1a0:	mov	x23, x2
  40a1a4:	mov	w24, w1
  40a1a8:	bl	401c60 <malloc@plt>
  40a1ac:	cbz	x0, 40a1e0 <argp_failure@@Base+0xf88>
  40a1b0:	str	x23, [x0]
  40a1b4:	stp	w22, w24, [x0, #8]
  40a1b8:	stp	x20, x21, [x0, #16]
  40a1bc:	cbz	x20, 40a1cc <argp_failure@@Base+0xf74>
  40a1c0:	ldr	w8, [x20, #32]
  40a1c4:	add	w8, w8, #0x1
  40a1c8:	b	40a1d0 <argp_failure@@Base+0xf78>
  40a1cc:	mov	w8, wzr
  40a1d0:	str	w8, [x0, #32]
  40a1d4:	ldr	x8, [x19, #24]
  40a1d8:	str	x8, [x0, #40]
  40a1dc:	str	x0, [x19, #24]
  40a1e0:	ldp	x20, x19, [sp, #48]
  40a1e4:	ldp	x22, x21, [sp, #32]
  40a1e8:	ldp	x24, x23, [sp, #16]
  40a1ec:	ldp	x29, x30, [sp], #64
  40a1f0:	ret
  40a1f4:	sub	sp, sp, #0x80
  40a1f8:	stp	x22, x21, [sp, #96]
  40a1fc:	stp	x20, x19, [sp, #112]
  40a200:	mov	x21, x1
  40a204:	mov	x20, x0
  40a208:	add	x9, x0, #0x18
  40a20c:	stp	x29, x30, [sp, #32]
  40a210:	stp	x28, x27, [sp, #48]
  40a214:	stp	x26, x25, [sp, #64]
  40a218:	stp	x24, x23, [sp, #80]
  40a21c:	add	x29, sp, #0x20
  40a220:	ldr	x10, [x9]
  40a224:	mov	x8, x9
  40a228:	add	x9, x10, #0x28
  40a22c:	cbnz	x10, 40a220 <argp_failure@@Base+0xfc8>
  40a230:	ldr	x9, [x21, #24]
  40a234:	str	x9, [x8]
  40a238:	ldr	w28, [x21, #8]
  40a23c:	str	xzr, [x21, #24]
  40a240:	cbz	w28, 40a3c0 <argp_failure@@Base+0x1168>
  40a244:	ldr	w27, [x20, #8]
  40a248:	cbz	w27, 40a3a8 <argp_failure@@Base+0x1150>
  40a24c:	add	w9, w27, w28
  40a250:	mov	w8, #0x38                  	// #56
  40a254:	umull	x0, w9, w8
  40a258:	str	w9, [sp, #12]
  40a25c:	bl	401c60 <malloc@plt>
  40a260:	ldr	x8, [x20, #16]
  40a264:	mov	x19, x0
  40a268:	mov	x0, x8
  40a26c:	str	x8, [sp]
  40a270:	bl	401b60 <strlen@plt>
  40a274:	ldr	x23, [x21, #16]
  40a278:	and	x24, x0, #0xffffffff
  40a27c:	mov	x0, x23
  40a280:	bl	401b60 <strlen@plt>
  40a284:	add	x8, x24, x0
  40a288:	add	x0, x8, #0x1
  40a28c:	bl	401c60 <malloc@plt>
  40a290:	stur	x19, [x29, #-8]
  40a294:	cbz	x19, 40a3e8 <argp_failure@@Base+0x1190>
  40a298:	mov	x22, x0
  40a29c:	cbz	x0, 40a3e8 <argp_failure@@Base+0x1190>
  40a2a0:	ldur	x25, [x29, #-8]
  40a2a4:	ldr	x1, [x20]
  40a2a8:	mov	w19, #0x38                  	// #56
  40a2ac:	mul	x26, x27, x19
  40a2b0:	mov	x0, x25
  40a2b4:	mov	x2, x26
  40a2b8:	bl	401b00 <memcpy@plt>
  40a2bc:	ldr	x1, [x21]
  40a2c0:	add	x0, x25, x26
  40a2c4:	mul	x2, x28, x19
  40a2c8:	str	x21, [sp, #16]
  40a2cc:	bl	401b00 <memcpy@plt>
  40a2d0:	ldr	x1, [sp]
  40a2d4:	mov	x0, x22
  40a2d8:	mov	x2, x24
  40a2dc:	bl	401b00 <memcpy@plt>
  40a2e0:	ldr	x8, [x20, #16]
  40a2e4:	mov	x21, x25
  40a2e8:	ldr	x9, [x21, #16]
  40a2ec:	subs	w27, w27, #0x1
  40a2f0:	sub	x9, x9, x8
  40a2f4:	add	x9, x22, x9
  40a2f8:	str	x9, [x21, #16]
  40a2fc:	add	x21, x21, #0x38
  40a300:	b.ne	40a2e8 <argp_failure@@Base+0x1090>  // b.any
  40a304:	add	x24, x22, x24
  40a308:	mov	x27, x24
  40a30c:	b	40a31c <argp_failure@@Base+0x10c4>
  40a310:	subs	w28, w28, #0x1
  40a314:	add	x21, x21, #0x38
  40a318:	b.eq	40a378 <argp_failure@@Base+0x1120>  // b.none
  40a31c:	ldr	w19, [x21, #8]
  40a320:	str	x27, [x21, #16]
  40a324:	cbz	w19, 40a310 <argp_failure@@Base+0x10b8>
  40a328:	ldr	x25, [x21]
  40a32c:	b	40a340 <argp_failure@@Base+0x10e8>
  40a330:	add	x23, x23, #0x1
  40a334:	subs	w19, w19, #0x1
  40a338:	add	x25, x25, #0x30
  40a33c:	b.eq	40a310 <argp_failure@@Base+0x10b8>  // b.none
  40a340:	ldrb	w26, [x23]
  40a344:	mov	x0, x25
  40a348:	bl	407eb8 <argp_usage@@Base+0x20>
  40a34c:	cbz	w0, 40a334 <argp_failure@@Base+0x10dc>
  40a350:	ldr	w8, [x25, #8]
  40a354:	cmp	w8, w26
  40a358:	b.ne	40a334 <argp_failure@@Base+0x10dc>  // b.any
  40a35c:	mov	w0, w26
  40a360:	mov	x1, x22
  40a364:	mov	x2, x24
  40a368:	bl	40a408 <argp_failure@@Base+0x11b0>
  40a36c:	cbnz	w0, 40a330 <argp_failure@@Base+0x10d8>
  40a370:	strb	w26, [x27], #1
  40a374:	b	40a330 <argp_failure@@Base+0x10d8>
  40a378:	strb	wzr, [x27]
  40a37c:	ldr	x0, [x20]
  40a380:	bl	401db0 <free@plt>
  40a384:	ldr	x0, [x20, #16]
  40a388:	bl	401db0 <free@plt>
  40a38c:	ldur	x8, [x29, #-8]
  40a390:	ldr	x21, [sp, #16]
  40a394:	str	x22, [x20, #16]
  40a398:	str	x8, [x20]
  40a39c:	ldr	w8, [sp, #12]
  40a3a0:	str	w8, [x20, #8]
  40a3a4:	b	40a3c0 <argp_failure@@Base+0x1168>
  40a3a8:	str	w28, [x20, #8]
  40a3ac:	ldr	x8, [x21]
  40a3b0:	str	x8, [x20]
  40a3b4:	ldr	x8, [x21, #16]
  40a3b8:	str	x8, [x20, #16]
  40a3bc:	str	wzr, [x21, #8]
  40a3c0:	mov	x0, x21
  40a3c4:	bl	409e84 <argp_failure@@Base+0xc2c>
  40a3c8:	ldp	x20, x19, [sp, #112]
  40a3cc:	ldp	x22, x21, [sp, #96]
  40a3d0:	ldp	x24, x23, [sp, #80]
  40a3d4:	ldp	x26, x25, [sp, #64]
  40a3d8:	ldp	x28, x27, [sp, #48]
  40a3dc:	ldp	x29, x30, [sp, #32]
  40a3e0:	add	sp, sp, #0x80
  40a3e4:	ret
  40a3e8:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  40a3ec:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40a3f0:	adrp	x3, 40f000 <argp_failure@@Base+0x5da8>
  40a3f4:	add	x0, x0, #0x6bf
  40a3f8:	add	x1, x1, #0x640
  40a3fc:	add	x3, x3, #0x6d8
  40a400:	mov	w2, #0x372                 	// #882
  40a404:	bl	401f00 <__assert_fail@plt>
  40a408:	cmp	x1, x2
  40a40c:	b.cs	40a424 <argp_failure@@Base+0x11cc>  // b.hs, b.nlast
  40a410:	ldrb	w8, [x1], #1
  40a414:	cmp	w8, w0, uxtb
  40a418:	b.eq	40a42c <argp_failure@@Base+0x11d4>  // b.none
  40a41c:	cmp	x2, x1
  40a420:	b.ne	40a410 <argp_failure@@Base+0x11b8>  // b.any
  40a424:	mov	w0, wzr
  40a428:	ret
  40a42c:	mov	w0, #0x1                   	// #1
  40a430:	ret
  40a434:	stp	x29, x30, [sp, #-64]!
  40a438:	stp	x24, x23, [sp, #16]
  40a43c:	stp	x22, x21, [sp, #32]
  40a440:	stp	x20, x19, [sp, #48]
  40a444:	ldr	x21, [x0]
  40a448:	ldr	w22, [x0, #8]
  40a44c:	mov	x19, x1
  40a450:	mov	x29, sp
  40a454:	b	40a464 <argp_failure@@Base+0x120c>
  40a458:	add	x21, x21, #0x38
  40a45c:	mov	w8, #0x1                   	// #1
  40a460:	tbz	w8, #0, 40a4b8 <argp_failure@@Base+0x1260>
  40a464:	cbz	w22, 40a4b4 <argp_failure@@Base+0x125c>
  40a468:	ldr	w23, [x21, #8]
  40a46c:	sub	w22, w22, #0x1
  40a470:	cbz	w23, 40a458 <argp_failure@@Base+0x1200>
  40a474:	ldr	x24, [x21]
  40a478:	b	40a488 <argp_failure@@Base+0x1230>
  40a47c:	sub	w23, w23, #0x1
  40a480:	add	x24, x24, #0x30
  40a484:	cbz	w23, 40a458 <argp_failure@@Base+0x1200>
  40a488:	ldr	x0, [x24]
  40a48c:	cbz	x0, 40a47c <argp_failure@@Base+0x1224>
  40a490:	ldrb	w8, [x24, #24]
  40a494:	tbnz	w8, #1, 40a47c <argp_failure@@Base+0x1224>
  40a498:	mov	x1, x19
  40a49c:	bl	401d60 <strcmp@plt>
  40a4a0:	cbnz	w0, 40a47c <argp_failure@@Base+0x1224>
  40a4a4:	mov	w8, wzr
  40a4a8:	mov	x20, x21
  40a4ac:	tbnz	w8, #0, 40a464 <argp_failure@@Base+0x120c>
  40a4b0:	b	40a4b8 <argp_failure@@Base+0x1260>
  40a4b4:	mov	x20, xzr
  40a4b8:	mov	x0, x20
  40a4bc:	ldp	x20, x19, [sp, #48]
  40a4c0:	ldp	x22, x21, [sp, #32]
  40a4c4:	ldp	x24, x23, [sp, #16]
  40a4c8:	ldp	x29, x30, [sp], #64
  40a4cc:	ret
  40a4d0:	stp	x29, x30, [sp, #-16]!
  40a4d4:	mov	x29, sp
  40a4d8:	bl	40a4e4 <argp_failure@@Base+0x128c>
  40a4dc:	ldp	x29, x30, [sp], #16
  40a4e0:	ret
  40a4e4:	sub	sp, sp, #0x50
  40a4e8:	stp	x29, x30, [sp, #16]
  40a4ec:	stp	x24, x23, [sp, #32]
  40a4f0:	stp	x22, x21, [sp, #48]
  40a4f4:	stp	x20, x19, [sp, #64]
  40a4f8:	mov	x19, x1
  40a4fc:	mov	x20, x0
  40a500:	ldr	x0, [x0, #32]
  40a504:	ldr	x1, [x1, #32]
  40a508:	ldr	w22, [x20, #24]
  40a50c:	ldr	w21, [x19, #24]
  40a510:	add	x29, sp, #0x10
  40a514:	cmp	x0, x1
  40a518:	b.eq	40a544 <argp_failure@@Base+0x12ec>  // b.none
  40a51c:	cbz	x0, 40a5ac <argp_failure@@Base+0x1354>
  40a520:	cbz	x1, 40a5e0 <argp_failure@@Base+0x1388>
  40a524:	bl	40a6e4 <argp_failure@@Base+0x148c>
  40a528:	cbnz	w0, 40a5f4 <argp_failure@@Base+0x139c>
  40a52c:	ldr	w8, [x20, #48]
  40a530:	ldr	w9, [x19, #48]
  40a534:	cmp	w8, w9
  40a538:	mov	w8, #0xffffffff            	// #-1
  40a53c:	cneg	w0, w8, cs  // cs = hs, nlast
  40a540:	b	40a5f4 <argp_failure@@Base+0x139c>
  40a544:	cmp	w22, w21
  40a548:	b.ne	40a5c4 <argp_failure@@Base+0x136c>  // b.any
  40a54c:	mov	x0, x20
  40a550:	bl	40a754 <argp_failure@@Base+0x14fc>
  40a554:	mov	w21, w0
  40a558:	mov	x0, x19
  40a55c:	bl	40a754 <argp_failure@@Base+0x14fc>
  40a560:	ldr	x8, [x20]
  40a564:	ldr	x9, [x19]
  40a568:	mov	w22, w0
  40a56c:	mov	x0, x20
  40a570:	ldr	w23, [x8, #24]
  40a574:	ldr	w24, [x9, #24]
  40a578:	bl	40a77c <argp_failure@@Base+0x1524>
  40a57c:	str	x0, [sp, #8]
  40a580:	mov	x0, x19
  40a584:	bl	40a77c <argp_failure@@Base+0x1524>
  40a588:	str	x0, [sp]
  40a58c:	tbnz	w23, #3, 40a60c <argp_failure@@Base+0x13b4>
  40a590:	mov	w23, wzr
  40a594:	tbz	w24, #3, 40a61c <argp_failure@@Base+0x13c4>
  40a598:	mov	x0, sp
  40a59c:	bl	40a7b4 <argp_failure@@Base+0x155c>
  40a5a0:	subs	w0, w23, w0
  40a5a4:	b.ne	40a5f4 <argp_failure@@Base+0x139c>  // b.any
  40a5a8:	b	40a628 <argp_failure@@Base+0x13d0>
  40a5ac:	mov	x0, x1
  40a5b0:	bl	40a6d0 <argp_failure@@Base+0x1478>
  40a5b4:	ldr	w1, [x0, #12]
  40a5b8:	mov	w2, #0xffffffff            	// #-1
  40a5bc:	mov	w0, w22
  40a5c0:	b	40a5f0 <argp_failure@@Base+0x1398>
  40a5c4:	ldr	w8, [x20, #48]
  40a5c8:	ldr	w9, [x19, #48]
  40a5cc:	mov	w0, w22
  40a5d0:	cmp	w8, w9
  40a5d4:	mov	w8, #0xffffffff            	// #-1
  40a5d8:	cneg	w2, w8, cs  // cs = hs, nlast
  40a5dc:	b	40a5ec <argp_failure@@Base+0x1394>
  40a5e0:	bl	40a6d0 <argp_failure@@Base+0x1478>
  40a5e4:	ldr	w0, [x0, #12]
  40a5e8:	mov	w2, #0x1                   	// #1
  40a5ec:	mov	w1, w21
  40a5f0:	bl	40a6a4 <argp_failure@@Base+0x144c>
  40a5f4:	ldp	x20, x19, [sp, #64]
  40a5f8:	ldp	x22, x21, [sp, #48]
  40a5fc:	ldp	x24, x23, [sp, #32]
  40a600:	ldp	x29, x30, [sp, #16]
  40a604:	add	sp, sp, #0x50
  40a608:	ret
  40a60c:	add	x0, sp, #0x8
  40a610:	bl	40a7b4 <argp_failure@@Base+0x155c>
  40a614:	mov	w23, w0
  40a618:	tbnz	w24, #3, 40a598 <argp_failure@@Base+0x1340>
  40a61c:	mov	w0, wzr
  40a620:	subs	w0, w23, w0
  40a624:	b.ne	40a5f4 <argp_failure@@Base+0x139c>  // b.any
  40a628:	ldp	x1, x0, [sp]
  40a62c:	orr	w8, w22, w21
  40a630:	tst	w8, #0xff
  40a634:	b.ne	40a64c <argp_failure@@Base+0x13f4>  // b.any
  40a638:	cbz	x0, 40a64c <argp_failure@@Base+0x13f4>
  40a63c:	cbz	x1, 40a64c <argp_failure@@Base+0x13f4>
  40a640:	bl	401ce0 <strcasecmp@plt>
  40a644:	cbnz	w0, 40a5f4 <argp_failure@@Base+0x139c>
  40a648:	b	40a52c <argp_failure@@Base+0x12d4>
  40a64c:	tst	w21, #0xff
  40a650:	b.ne	40a65c <argp_failure@@Base+0x1404>  // b.any
  40a654:	cbz	x0, 40a65c <argp_failure@@Base+0x1404>
  40a658:	ldrb	w21, [x0]
  40a65c:	tst	w22, #0xff
  40a660:	b.ne	40a674 <argp_failure@@Base+0x141c>  // b.any
  40a664:	cbz	x1, 40a670 <argp_failure@@Base+0x1418>
  40a668:	ldrb	w22, [x1]
  40a66c:	b	40a674 <argp_failure@@Base+0x141c>
  40a670:	mov	w22, wzr
  40a674:	bl	401c00 <__ctype_tolower_loc@plt>
  40a678:	ldr	x8, [x0]
  40a67c:	and	x9, x21, #0xff
  40a680:	and	x10, x22, #0xff
  40a684:	ldr	w9, [x8, x9, lsl #2]
  40a688:	ldr	w8, [x8, x10, lsl #2]
  40a68c:	subs	w0, w9, w8
  40a690:	b.ne	40a5f4 <argp_failure@@Base+0x139c>  // b.any
  40a694:	and	w8, w22, #0xff
  40a698:	subs	w0, w8, w21, uxtb
  40a69c:	b.ne	40a5f4 <argp_failure@@Base+0x139c>  // b.any
  40a6a0:	b	40a52c <argp_failure@@Base+0x12d4>
  40a6a4:	subs	w8, w0, w1
  40a6a8:	b.eq	40a6c0 <argp_failure@@Base+0x1468>  // b.none
  40a6ac:	tst	w1, w0
  40a6b0:	b.lt	40a6c8 <argp_failure@@Base+0x1470>  // b.tstop
  40a6b4:	orr	w9, w1, w0
  40a6b8:	tbz	w9, #31, 40a6c8 <argp_failure@@Base+0x1470>
  40a6bc:	sub	w2, w1, w0
  40a6c0:	mov	w0, w2
  40a6c4:	ret
  40a6c8:	mov	w0, w8
  40a6cc:	ret
  40a6d0:	mov	x8, x0
  40a6d4:	ldr	x0, [x0, #16]
  40a6d8:	cbnz	x0, 40a6d0 <argp_failure@@Base+0x1478>
  40a6dc:	mov	x0, x8
  40a6e0:	ret
  40a6e4:	stp	x29, x30, [sp, #-16]!
  40a6e8:	ldr	w8, [x0, #32]
  40a6ec:	ldr	w9, [x1, #32]
  40a6f0:	mov	x29, sp
  40a6f4:	cmp	w8, w9
  40a6f8:	b.le	40a718 <argp_failure@@Base+0x14c0>
  40a6fc:	ldr	w9, [x1, #32]
  40a700:	ldr	x0, [x0, #16]
  40a704:	ldr	w8, [x0, #32]
  40a708:	cmp	w8, w9
  40a70c:	b.gt	40a700 <argp_failure@@Base+0x14a8>
  40a710:	b	40a718 <argp_failure@@Base+0x14c0>
  40a714:	ldr	x1, [x1, #16]
  40a718:	ldr	w9, [x1, #32]
  40a71c:	cmp	w9, w8
  40a720:	b.gt	40a714 <argp_failure@@Base+0x14bc>
  40a724:	mov	x8, x1
  40a728:	mov	x9, x0
  40a72c:	ldr	x0, [x0, #16]
  40a730:	ldr	x1, [x1, #16]
  40a734:	cmp	x0, x1
  40a738:	b.ne	40a724 <argp_failure@@Base+0x14cc>  // b.any
  40a73c:	ldp	w10, w1, [x8, #8]
  40a740:	ldp	w9, w0, [x9, #8]
  40a744:	sub	w2, w10, w9
  40a748:	bl	40a6a4 <argp_failure@@Base+0x144c>
  40a74c:	ldp	x29, x30, [sp], #16
  40a750:	ret
  40a754:	stp	x29, x30, [sp, #-16]!
  40a758:	ldr	x8, [x0, #40]
  40a75c:	adrp	x1, 40a000 <argp_failure@@Base+0xda8>
  40a760:	add	x1, x1, #0x904
  40a764:	mov	x3, xzr
  40a768:	ldr	x2, [x8, #48]
  40a76c:	mov	x29, sp
  40a770:	bl	40a848 <argp_failure@@Base+0x15f0>
  40a774:	ldp	x29, x30, [sp], #16
  40a778:	ret
  40a77c:	ldr	w8, [x0, #8]
  40a780:	cbz	w8, 40a7ac <argp_failure@@Base+0x1554>
  40a784:	ldr	x9, [x0]
  40a788:	b	40a798 <argp_failure@@Base+0x1540>
  40a78c:	subs	w8, w8, #0x1
  40a790:	add	x9, x9, #0x30
  40a794:	b.eq	40a7ac <argp_failure@@Base+0x1554>  // b.none
  40a798:	ldr	x0, [x9]
  40a79c:	cbz	x0, 40a78c <argp_failure@@Base+0x1534>
  40a7a0:	ldrb	w10, [x9, #24]
  40a7a4:	tbnz	w10, #1, 40a78c <argp_failure@@Base+0x1534>
  40a7a8:	ret
  40a7ac:	mov	x0, xzr
  40a7b0:	ret
  40a7b4:	stp	x29, x30, [sp, #-32]!
  40a7b8:	ldr	x8, [x0]
  40a7bc:	str	x19, [sp, #16]
  40a7c0:	mov	x29, sp
  40a7c4:	cbz	x8, 40a834 <argp_failure@@Base+0x15dc>
  40a7c8:	mov	x19, x0
  40a7cc:	bl	401d70 <__ctype_b_loc@plt>
  40a7d0:	ldr	x9, [x19]
  40a7d4:	ldr	x10, [x0]
  40a7d8:	ldrb	w8, [x9]
  40a7dc:	ldrh	w10, [x10, x8, lsl #1]
  40a7e0:	tbz	w10, #13, 40a7fc <argp_failure@@Base+0x15a4>
  40a7e4:	add	x9, x9, #0x1
  40a7e8:	str	x9, [x19]
  40a7ec:	ldr	x10, [x0]
  40a7f0:	ldrb	w8, [x9], #1
  40a7f4:	ldrh	w10, [x10, x8, lsl #1]
  40a7f8:	tbnz	w10, #13, 40a7e8 <argp_failure@@Base+0x1590>
  40a7fc:	ldr	x9, [x19]
  40a800:	cmp	w8, #0x2d
  40a804:	cset	w8, ne  // ne = any
  40a808:	ldrb	w10, [x9]
  40a80c:	cbz	w10, 40a838 <argp_failure@@Base+0x15e0>
  40a810:	add	x9, x9, #0x1
  40a814:	ldr	x11, [x0]
  40a818:	and	x10, x10, #0xff
  40a81c:	ldrh	w10, [x11, x10, lsl #1]
  40a820:	tbnz	w10, #3, 40a838 <argp_failure@@Base+0x15e0>
  40a824:	str	x9, [x19]
  40a828:	ldrb	w10, [x9], #1
  40a82c:	cbnz	w10, 40a814 <argp_failure@@Base+0x15bc>
  40a830:	b	40a838 <argp_failure@@Base+0x15e0>
  40a834:	mov	w8, #0x1                   	// #1
  40a838:	ldr	x19, [sp, #16]
  40a83c:	mov	w0, w8
  40a840:	ldp	x29, x30, [sp], #32
  40a844:	ret
  40a848:	stp	x29, x30, [sp, #-80]!
  40a84c:	stp	x26, x25, [sp, #16]
  40a850:	stp	x24, x23, [sp, #32]
  40a854:	stp	x22, x21, [sp, #48]
  40a858:	stp	x20, x19, [sp, #64]
  40a85c:	ldr	w8, [x0, #8]
  40a860:	mov	x29, sp
  40a864:	cbz	w8, 40a8e4 <argp_failure@@Base+0x168c>
  40a868:	ldr	x22, [x0]
  40a86c:	ldr	x25, [x0, #16]
  40a870:	mov	x19, x3
  40a874:	mov	x20, x2
  40a878:	mov	x21, x1
  40a87c:	mov	w23, wzr
  40a880:	sub	w26, w8, #0x1
  40a884:	mov	x24, x22
  40a888:	mov	x0, x24
  40a88c:	bl	407eb8 <argp_usage@@Base+0x20>
  40a890:	cbz	w0, 40a8d0 <argp_failure@@Base+0x1678>
  40a894:	ldrb	w8, [x25]
  40a898:	ldr	w9, [x24, #8]
  40a89c:	cmp	w9, w8
  40a8a0:	b.ne	40a8d0 <argp_failure@@Base+0x1678>  // b.any
  40a8a4:	ldr	w8, [x24, #24]
  40a8a8:	tst	w8, #0x4
  40a8ac:	csel	x22, x24, x22, eq  // eq = none
  40a8b0:	tbnz	w8, #1, 40a8cc <argp_failure@@Base+0x1674>
  40a8b4:	mov	x0, x24
  40a8b8:	mov	x1, x22
  40a8bc:	mov	x2, x20
  40a8c0:	mov	x3, x19
  40a8c4:	blr	x21
  40a8c8:	mov	w23, w0
  40a8cc:	add	x25, x25, #0x1
  40a8d0:	subs	w26, w26, #0x1
  40a8d4:	b.cc	40a8e8 <argp_failure@@Base+0x1690>  // b.lo, b.ul, b.last
  40a8d8:	add	x24, x24, #0x30
  40a8dc:	cbz	w23, 40a888 <argp_failure@@Base+0x1630>
  40a8e0:	b	40a8e8 <argp_failure@@Base+0x1690>
  40a8e4:	mov	w23, wzr
  40a8e8:	mov	w0, w23
  40a8ec:	ldp	x20, x19, [sp, #64]
  40a8f0:	ldp	x22, x21, [sp, #48]
  40a8f4:	ldp	x24, x23, [sp, #32]
  40a8f8:	ldp	x26, x25, [sp, #16]
  40a8fc:	ldp	x29, x30, [sp], #80
  40a900:	ret
  40a904:	stp	x29, x30, [sp, #-32]!
  40a908:	str	x19, [sp, #16]
  40a90c:	mov	x29, sp
  40a910:	mov	x19, x0
  40a914:	bl	407eb8 <argp_usage@@Base+0x20>
  40a918:	cbz	w0, 40a920 <argp_failure@@Base+0x16c8>
  40a91c:	ldr	w0, [x19, #8]
  40a920:	ldr	x19, [sp, #16]
  40a924:	ldp	x29, x30, [sp], #32
  40a928:	ret
  40a92c:	ldr	x8, [x0, #16]
  40a930:	cbz	x8, 40a93c <argp_failure@@Base+0x16e4>
  40a934:	mov	w0, wzr
  40a938:	ret
  40a93c:	ldr	x8, [x1, #16]
  40a940:	cbnz	x8, 40a934 <argp_failure@@Base+0x16dc>
  40a944:	ldr	w8, [x0, #24]
  40a948:	ldr	w9, [x1, #24]
  40a94c:	orr	w8, w9, w8
  40a950:	tbnz	w8, #4, 40a934 <argp_failure@@Base+0x16dc>
  40a954:	ldr	x8, [x3]
  40a958:	ldr	w9, [x0, #8]
  40a95c:	add	x10, x8, #0x1
  40a960:	str	x10, [x3]
  40a964:	strb	w9, [x8]
  40a968:	mov	w0, wzr
  40a96c:	ret
  40a970:	stp	x29, x30, [sp, #-48]!
  40a974:	stp	x20, x19, [sp, #32]
  40a978:	ldr	w8, [x0, #24]
  40a97c:	ldr	w9, [x1, #24]
  40a980:	ldr	x20, [x0, #16]
  40a984:	str	x21, [sp, #16]
  40a988:	mov	x19, x3
  40a98c:	mov	x21, x0
  40a990:	orr	w8, w9, w8
  40a994:	mov	x29, sp
  40a998:	cbnz	x20, 40a9a0 <argp_failure@@Base+0x1748>
  40a99c:	ldr	x20, [x1, #16]
  40a9a0:	tbnz	w8, #4, 40a9e4 <argp_failure@@Base+0x178c>
  40a9a4:	cbz	x20, 40a9e4 <argp_failure@@Base+0x178c>
  40a9a8:	tbnz	w8, #0, 40a9cc <argp_failure@@Base+0x1774>
  40a9ac:	mov	x0, x20
  40a9b0:	bl	401b60 <strlen@plt>
  40a9b4:	add	x1, x0, #0x6
  40a9b8:	mov	x0, x19
  40a9bc:	bl	40aa78 <argp_failure@@Base+0x1820>
  40a9c0:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40a9c4:	add	x1, x1, #0x716
  40a9c8:	b	40a9d4 <argp_failure@@Base+0x177c>
  40a9cc:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40a9d0:	add	x1, x1, #0x70b
  40a9d4:	ldr	w2, [x21, #8]
  40a9d8:	mov	x0, x19
  40a9dc:	mov	x3, x20
  40a9e0:	bl	40c524 <argp_failure@@Base+0x32cc>
  40a9e4:	ldp	x20, x19, [sp, #32]
  40a9e8:	ldr	x21, [sp, #16]
  40a9ec:	mov	w0, wzr
  40a9f0:	ldp	x29, x30, [sp], #48
  40a9f4:	ret
  40a9f8:	stp	x29, x30, [sp, #-16]!
  40a9fc:	ldr	w10, [x0, #24]
  40aa00:	ldr	w9, [x1, #24]
  40aa04:	ldr	x8, [x0, #16]
  40aa08:	mov	x29, sp
  40aa0c:	orr	w9, w9, w10
  40aa10:	cbnz	x8, 40aa18 <argp_failure@@Base+0x17c0>
  40aa14:	ldr	x8, [x1, #16]
  40aa18:	and	w11, w9, #0x10
  40aa1c:	and	w10, w10, #0x8
  40aa20:	orr	w10, w11, w10
  40aa24:	cbnz	w10, 40aa6c <argp_failure@@Base+0x1814>
  40aa28:	cbz	x8, 40aa40 <argp_failure@@Base+0x17e8>
  40aa2c:	ldr	x2, [x0]
  40aa30:	tbnz	w9, #0, 40aa58 <argp_failure@@Base+0x1800>
  40aa34:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40aa38:	add	x1, x1, #0x72c
  40aa3c:	b	40aa60 <argp_failure@@Base+0x1808>
  40aa40:	ldr	x2, [x0]
  40aa44:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40aa48:	add	x1, x1, #0x737
  40aa4c:	mov	x0, x3
  40aa50:	bl	40c524 <argp_failure@@Base+0x32cc>
  40aa54:	b	40aa6c <argp_failure@@Base+0x1814>
  40aa58:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40aa5c:	add	x1, x1, #0x71f
  40aa60:	mov	x0, x3
  40aa64:	mov	x3, x8
  40aa68:	bl	40c524 <argp_failure@@Base+0x32cc>
  40aa6c:	mov	w0, wzr
  40aa70:	ldp	x29, x30, [sp], #16
  40aa74:	ret
  40aa78:	stp	x29, x30, [sp, #-32]!
  40aa7c:	stp	x20, x19, [sp, #16]
  40aa80:	mov	x29, sp
  40aa84:	mov	x19, x1
  40aa88:	mov	x20, x0
  40aa8c:	bl	40c814 <argp_failure@@Base+0x35bc>
  40aa90:	ldr	x8, [x20, #16]
  40aa94:	add	x9, x0, x19
  40aa98:	mov	w10, #0xa                   	// #10
  40aa9c:	mov	x0, x20
  40aaa0:	cmp	x9, x8
  40aaa4:	mov	w8, #0x20                  	// #32
  40aaa8:	csel	w1, w8, w10, cc  // cc = lo, ul, last
  40aaac:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40aab0:	ldp	x20, x19, [sp, #16]
  40aab4:	ldp	x29, x30, [sp], #32
  40aab8:	ret
  40aabc:	stp	x29, x30, [sp, #-48]!
  40aac0:	stp	x20, x19, [sp, #32]
  40aac4:	ldr	x8, [x2, #40]
  40aac8:	mov	x19, x0
  40aacc:	str	x21, [sp, #16]
  40aad0:	mov	x29, sp
  40aad4:	cbz	x8, 40ab04 <argp_failure@@Base+0x18ac>
  40aad8:	mov	w20, w1
  40aadc:	mov	x0, x2
  40aae0:	mov	x1, x3
  40aae4:	mov	x21, x2
  40aae8:	bl	4075fc <argp_parse@@Base+0x7ac>
  40aaec:	ldr	x8, [x21, #40]
  40aaf0:	mov	x2, x0
  40aaf4:	mov	w0, w20
  40aaf8:	mov	x1, x19
  40aafc:	blr	x8
  40ab00:	mov	x19, x0
  40ab04:	mov	x0, x19
  40ab08:	ldp	x20, x19, [sp, #32]
  40ab0c:	ldr	x21, [sp, #16]
  40ab10:	ldp	x29, x30, [sp], #48
  40ab14:	ret
  40ab18:	sub	sp, sp, #0xb0
  40ab1c:	stp	x29, x30, [sp, #80]
  40ab20:	stp	x28, x27, [sp, #96]
  40ab24:	stp	x26, x25, [sp, #112]
  40ab28:	stp	x24, x23, [sp, #128]
  40ab2c:	stp	x22, x21, [sp, #144]
  40ab30:	stp	x20, x19, [sp, #160]
  40ab34:	ldr	x23, [x0]
  40ab38:	ldr	x28, [x0, #16]
  40ab3c:	mov	x21, x0
  40ab40:	mov	x22, x1
  40ab44:	mov	x0, x2
  40ab48:	mov	x1, xzr
  40ab4c:	add	x29, sp, #0x50
  40ab50:	mov	x20, x3
  40ab54:	mov	x19, x2
  40ab58:	bl	40c748 <argp_failure@@Base+0x34f0>
  40ab5c:	ldr	x11, [x19, #24]
  40ab60:	mov	w8, #0x1                   	// #1
  40ab64:	stp	x21, x19, [sp, #40]
  40ab68:	str	x20, [sp, #56]
  40ab6c:	stp	x11, x20, [sp, #24]
  40ab70:	str	w8, [sp, #64]
  40ab74:	str	x22, [sp, #72]
  40ab78:	ldrb	w8, [x23, #24]
  40ab7c:	stp	x22, x0, [sp, #8]
  40ab80:	tbnz	w8, #3, 40abb8 <argp_failure@@Base+0x1960>
  40ab84:	ldr	w8, [x21, #8]
  40ab88:	cbz	w8, 40abb8 <argp_failure@@Base+0x1960>
  40ab8c:	mov	x9, x23
  40ab90:	b	40aba0 <argp_failure@@Base+0x1948>
  40ab94:	subs	w8, w8, #0x1
  40ab98:	add	x9, x9, #0x30
  40ab9c:	b.eq	40abb8 <argp_failure@@Base+0x1960>  // b.none
  40aba0:	ldr	x10, [x9]
  40aba4:	cbz	x10, 40ab94 <argp_failure@@Base+0x193c>
  40aba8:	ldrb	w10, [x9, #24]
  40abac:	tbnz	w10, #1, 40ab94 <argp_failure@@Base+0x193c>
  40abb0:	mov	w22, #0x1                   	// #1
  40abb4:	b	40abbc <argp_failure@@Base+0x1964>
  40abb8:	mov	w22, wzr
  40abbc:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40abc0:	ldrsw	x1, [x8, #1080]
  40abc4:	mov	x0, x19
  40abc8:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40abcc:	ldr	w24, [x21, #8]
  40abd0:	cbz	w24, 40ac84 <argp_failure@@Base+0x1a2c>
  40abd4:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  40abd8:	adrp	x25, 40c000 <argp_failure@@Base+0x2da8>
  40abdc:	adrp	x26, 40f000 <argp_failure@@Base+0x5da8>
  40abe0:	add	x20, x20, #0x430
  40abe4:	add	x25, x25, #0xa58
  40abe8:	add	x26, x26, #0x7b3
  40abec:	mov	x27, x23
  40abf0:	b	40ac18 <argp_failure@@Base+0x19c0>
  40abf4:	mov	x0, x23
  40abf8:	mov	x1, x25
  40abfc:	mov	x2, x26
  40ac00:	mov	x3, x19
  40ac04:	bl	40afac <argp_failure@@Base+0x1d54>
  40ac08:	add	x28, x28, #0x1
  40ac0c:	subs	w24, w24, #0x1
  40ac10:	add	x27, x27, #0x30
  40ac14:	b.eq	40ac84 <argp_failure@@Base+0x1a2c>  // b.none
  40ac18:	mov	x0, x27
  40ac1c:	bl	407eb8 <argp_usage@@Base+0x20>
  40ac20:	cbz	w0, 40ac0c <argp_failure@@Base+0x19b4>
  40ac24:	ldr	w8, [x27, #8]
  40ac28:	ldrb	w9, [x28]
  40ac2c:	cmp	w8, w9
  40ac30:	b.ne	40ac0c <argp_failure@@Base+0x19b4>  // b.any
  40ac34:	ldrb	w8, [x27, #24]
  40ac38:	tbnz	w8, #1, 40ac08 <argp_failure@@Base+0x19b0>
  40ac3c:	ldr	w0, [x20, #8]
  40ac40:	add	x1, sp, #0x28
  40ac44:	bl	40aec4 <argp_failure@@Base+0x1c6c>
  40ac48:	mov	w1, #0x2d                  	// #45
  40ac4c:	mov	x0, x19
  40ac50:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40ac54:	ldrb	w1, [x28]
  40ac58:	mov	x0, x19
  40ac5c:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40ac60:	cbz	w22, 40abf4 <argp_failure@@Base+0x199c>
  40ac64:	ldr	w8, [x20]
  40ac68:	cbnz	w8, 40abf4 <argp_failure@@Base+0x199c>
  40ac6c:	ldr	x8, [x23, #16]
  40ac70:	cbz	x8, 40ac08 <argp_failure@@Base+0x19b0>
  40ac74:	ldr	x8, [sp, #32]
  40ac78:	mov	w9, #0x1                   	// #1
  40ac7c:	str	w9, [x8, #12]
  40ac80:	b	40ac08 <argp_failure@@Base+0x19b0>
  40ac84:	ldrb	w8, [x23, #24]
  40ac88:	tbnz	w8, #3, 40ad14 <argp_failure@@Base+0x1abc>
  40ac8c:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  40ac90:	ldrsw	x1, [x20, #1084]
  40ac94:	mov	x0, x19
  40ac98:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40ac9c:	ldr	w22, [x21, #8]
  40aca0:	cbz	w22, 40ad74 <argp_failure@@Base+0x1b1c>
  40aca4:	adrp	x25, 40f000 <argp_failure@@Base+0x5da8>
  40aca8:	adrp	x26, 40f000 <argp_failure@@Base+0x5da8>
  40acac:	adrp	x27, 40f000 <argp_failure@@Base+0x5da8>
  40acb0:	add	x25, x25, #0x7b8
  40acb4:	add	x26, x26, #0x7bd
  40acb8:	add	x27, x27, #0x7c1
  40acbc:	mov	x24, x23
  40acc0:	b	40acd0 <argp_failure@@Base+0x1a78>
  40acc4:	subs	w22, w22, #0x1
  40acc8:	add	x24, x24, #0x30
  40accc:	b.eq	40ad74 <argp_failure@@Base+0x1b1c>  // b.none
  40acd0:	ldr	x8, [x24]
  40acd4:	cbz	x8, 40acc4 <argp_failure@@Base+0x1a6c>
  40acd8:	ldrb	w8, [x24, #24]
  40acdc:	tbnz	w8, #1, 40acc4 <argp_failure@@Base+0x1a6c>
  40ace0:	ldr	w0, [x20, #1084]
  40ace4:	add	x1, sp, #0x28
  40ace8:	bl	40aec4 <argp_failure@@Base+0x1c6c>
  40acec:	ldr	x2, [x24]
  40acf0:	mov	x0, x19
  40acf4:	mov	x1, x25
  40acf8:	bl	40c524 <argp_failure@@Base+0x32cc>
  40acfc:	mov	x0, x23
  40ad00:	mov	x1, x26
  40ad04:	mov	x2, x27
  40ad08:	mov	x3, x19
  40ad0c:	bl	40afac <argp_failure@@Base+0x1d54>
  40ad10:	b	40acc4 <argp_failure@@Base+0x1a6c>
  40ad14:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  40ad18:	ldrsw	x1, [x20, #1088]
  40ad1c:	mov	x0, x19
  40ad20:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40ad24:	ldr	w22, [x21, #8]
  40ad28:	cbz	w22, 40ad74 <argp_failure@@Base+0x1b1c>
  40ad2c:	mov	x24, x23
  40ad30:	b	40ad40 <argp_failure@@Base+0x1ae8>
  40ad34:	subs	w22, w22, #0x1
  40ad38:	add	x24, x24, #0x30
  40ad3c:	b.eq	40ad74 <argp_failure@@Base+0x1b1c>  // b.none
  40ad40:	ldr	x8, [x24]
  40ad44:	cbz	x8, 40ad34 <argp_failure@@Base+0x1adc>
  40ad48:	ldrb	w8, [x8]
  40ad4c:	cbz	w8, 40ad34 <argp_failure@@Base+0x1adc>
  40ad50:	ldrb	w8, [x24, #24]
  40ad54:	tbnz	w8, #1, 40ad34 <argp_failure@@Base+0x1adc>
  40ad58:	ldr	w0, [x20, #1088]
  40ad5c:	add	x1, sp, #0x28
  40ad60:	bl	40aec4 <argp_failure@@Base+0x1c6c>
  40ad64:	ldr	x1, [x24]
  40ad68:	mov	x0, x19
  40ad6c:	bl	40c6a0 <argp_failure@@Base+0x3448>
  40ad70:	b	40ad34 <argp_failure@@Base+0x1adc>
  40ad74:	mov	x0, x19
  40ad78:	mov	x1, xzr
  40ad7c:	bl	40c748 <argp_failure@@Base+0x34f0>
  40ad80:	ldr	w8, [sp, #64]
  40ad84:	cbz	w8, 40adb4 <argp_failure@@Base+0x1b5c>
  40ad88:	mov	x0, x23
  40ad8c:	bl	407eb8 <argp_usage@@Base+0x20>
  40ad90:	ldp	x20, x22, [sp, #16]
  40ad94:	cbnz	w0, 40ae8c <argp_failure@@Base+0x1c34>
  40ad98:	ldr	x8, [x23]
  40ad9c:	cbnz	x8, 40ae8c <argp_failure@@Base+0x1c34>
  40ada0:	ldr	x0, [x23, #32]
  40ada4:	ldr	x1, [x21, #40]
  40ada8:	add	x2, sp, #0x28
  40adac:	bl	40afdc <argp_failure@@Base+0x1d84>
  40adb0:	b	40ae84 <argp_failure@@Base+0x1c2c>
  40adb4:	ldr	x25, [x23, #32]
  40adb8:	ldr	w1, [x23, #8]
  40adbc:	ldr	x2, [x21, #40]
  40adc0:	ldr	x3, [sp, #8]
  40adc4:	mov	x0, x25
  40adc8:	bl	40aabc <argp_failure@@Base+0x1864>
  40adcc:	ldr	x22, [sp, #24]
  40add0:	cbz	x0, 40ae68 <argp_failure@@Base+0x1c10>
  40add4:	ldrb	w8, [x0]
  40add8:	mov	x23, x0
  40addc:	cbz	w8, 40ae58 <argp_failure@@Base+0x1c00>
  40ade0:	mov	x0, x19
  40ade4:	bl	40c814 <argp_failure@@Base+0x35bc>
  40ade8:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  40adec:	ldrsw	x1, [x20, #1092]
  40adf0:	mov	x24, x0
  40adf4:	mov	x0, x19
  40adf8:	bl	40c748 <argp_failure@@Base+0x34f0>
  40adfc:	ldrsw	x1, [x20, #1092]
  40ae00:	mov	x0, x19
  40ae04:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40ae08:	ldr	w1, [x20, #1092]
  40ae0c:	add	w8, w1, #0x3
  40ae10:	cmp	w8, w24
  40ae14:	b.cs	40ae28 <argp_failure@@Base+0x1bd0>  // b.hs, b.nlast
  40ae18:	mov	w1, #0xa                   	// #10
  40ae1c:	mov	x0, x19
  40ae20:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40ae24:	b	40ae4c <argp_failure@@Base+0x1bf4>
  40ae28:	cmp	w1, w24
  40ae2c:	b.ls	40ae3c <argp_failure@@Base+0x1be4>  // b.plast
  40ae30:	mov	x0, x19
  40ae34:	bl	40b0a8 <argp_failure@@Base+0x1e50>
  40ae38:	b	40ae4c <argp_failure@@Base+0x1bf4>
  40ae3c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40ae40:	add	x1, x1, #0x7c7
  40ae44:	mov	x0, x19
  40ae48:	bl	40c6a0 <argp_failure@@Base+0x3448>
  40ae4c:	mov	x0, x19
  40ae50:	mov	x1, x23
  40ae54:	bl	40c6a0 <argp_failure@@Base+0x3448>
  40ae58:	cmp	x23, x25
  40ae5c:	b.eq	40ae68 <argp_failure@@Base+0x1c10>  // b.none
  40ae60:	mov	x0, x23
  40ae64:	bl	401db0 <free@plt>
  40ae68:	mov	x0, x19
  40ae6c:	mov	x1, xzr
  40ae70:	bl	40c748 <argp_failure@@Base+0x34f0>
  40ae74:	mov	w1, #0xa                   	// #10
  40ae78:	mov	x0, x19
  40ae7c:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40ae80:	ldr	x20, [sp, #16]
  40ae84:	ldr	x8, [sp, #32]
  40ae88:	str	x21, [x8]
  40ae8c:	sxtw	x1, w20
  40ae90:	mov	x0, x19
  40ae94:	bl	40c748 <argp_failure@@Base+0x34f0>
  40ae98:	sxtw	x1, w22
  40ae9c:	mov	x0, x19
  40aea0:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40aea4:	ldp	x20, x19, [sp, #160]
  40aea8:	ldp	x22, x21, [sp, #144]
  40aeac:	ldp	x24, x23, [sp, #128]
  40aeb0:	ldp	x26, x25, [sp, #112]
  40aeb4:	ldp	x28, x27, [sp, #96]
  40aeb8:	ldp	x29, x30, [sp, #80]
  40aebc:	add	sp, sp, #0xb0
  40aec0:	ret
  40aec4:	stp	x29, x30, [sp, #-64]!
  40aec8:	stp	x22, x21, [sp, #32]
  40aecc:	stp	x20, x19, [sp, #48]
  40aed0:	ldr	w8, [x1, #24]
  40aed4:	mov	x20, x1
  40aed8:	mov	w19, w0
  40aedc:	str	x23, [sp, #16]
  40aee0:	mov	x29, sp
  40aee4:	cbz	w8, 40af7c <argp_failure@@Base+0x1d24>
  40aee8:	ldr	x9, [x20, #16]
  40aeec:	ldr	x8, [x20]
  40aef0:	ldr	x23, [x9]
  40aef4:	ldr	x21, [x8, #32]
  40aef8:	cbz	x23, 40af20 <argp_failure@@Base+0x1cc8>
  40aefc:	ldr	w9, [x9, #8]
  40af00:	cbz	w9, 40af20 <argp_failure@@Base+0x1cc8>
  40af04:	ldr	w8, [x8, #24]
  40af08:	ldr	w9, [x23, #24]
  40af0c:	cmp	w8, w9
  40af10:	b.eq	40af20 <argp_failure@@Base+0x1cc8>  // b.none
  40af14:	ldr	x0, [x20, #8]
  40af18:	mov	w1, #0xa                   	// #10
  40af1c:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40af20:	cbz	x21, 40af74 <argp_failure@@Base+0x1d1c>
  40af24:	ldr	x22, [x21]
  40af28:	cbz	x22, 40af74 <argp_failure@@Base+0x1d1c>
  40af2c:	ldrb	w8, [x22]
  40af30:	cbz	w8, 40af74 <argp_failure@@Base+0x1d1c>
  40af34:	cbz	x23, 40af50 <argp_failure@@Base+0x1cf8>
  40af38:	ldr	x0, [x23, #32]
  40af3c:	cmp	x0, x21
  40af40:	b.eq	40af74 <argp_failure@@Base+0x1d1c>  // b.none
  40af44:	mov	x1, x21
  40af48:	bl	40b0f4 <argp_failure@@Base+0x1e9c>
  40af4c:	cbnz	w0, 40af74 <argp_failure@@Base+0x1d1c>
  40af50:	ldr	x8, [x20, #8]
  40af54:	ldr	x1, [x21, #24]
  40af58:	mov	x0, x22
  40af5c:	mov	x2, x20
  40af60:	ldrsw	x23, [x8, #24]
  40af64:	bl	40afdc <argp_failure@@Base+0x1d84>
  40af68:	ldr	x0, [x20, #8]
  40af6c:	mov	x1, x23
  40af70:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40af74:	str	wzr, [x20, #24]
  40af78:	b	40af8c <argp_failure@@Base+0x1d34>
  40af7c:	ldr	x0, [x20, #8]
  40af80:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40af84:	add	x1, x1, #0x7cb
  40af88:	bl	40c6a0 <argp_failure@@Base+0x3448>
  40af8c:	ldr	x0, [x20, #8]
  40af90:	mov	w1, w19
  40af94:	bl	40b0a8 <argp_failure@@Base+0x1e50>
  40af98:	ldp	x20, x19, [sp, #48]
  40af9c:	ldp	x22, x21, [sp, #32]
  40afa0:	ldr	x23, [sp, #16]
  40afa4:	ldp	x29, x30, [sp], #64
  40afa8:	ret
  40afac:	stp	x29, x30, [sp, #-16]!
  40afb0:	mov	x8, x2
  40afb4:	ldr	x2, [x0, #16]
  40afb8:	mov	x29, sp
  40afbc:	cbz	x2, 40afd4 <argp_failure@@Base+0x1d7c>
  40afc0:	ldr	w9, [x0, #24]
  40afc4:	mov	x0, x3
  40afc8:	tst	w9, #0x1
  40afcc:	csel	x1, x1, x8, eq  // eq = none
  40afd0:	bl	40c524 <argp_failure@@Base+0x32cc>
  40afd4:	ldp	x29, x30, [sp], #16
  40afd8:	ret
  40afdc:	stp	x29, x30, [sp, #-48]!
  40afe0:	stp	x22, x21, [sp, #16]
  40afe4:	stp	x20, x19, [sp, #32]
  40afe8:	mov	x20, x2
  40afec:	ldr	x3, [x20, #32]
  40aff0:	mov	x2, x1
  40aff4:	mov	w1, #0x3                   	// #3
  40aff8:	movk	w1, #0x200, lsl #16
  40affc:	mov	x29, sp
  40b000:	mov	x19, x0
  40b004:	bl	40aabc <argp_failure@@Base+0x1864>
  40b008:	mov	x21, x0
  40b00c:	cbz	x0, 40b088 <argp_failure@@Base+0x1e30>
  40b010:	ldrb	w8, [x21]
  40b014:	cbz	w8, 40b07c <argp_failure@@Base+0x1e24>
  40b018:	ldr	x8, [x20, #16]
  40b01c:	ldr	x8, [x8]
  40b020:	cbz	x8, 40b030 <argp_failure@@Base+0x1dd8>
  40b024:	ldr	x0, [x20, #8]
  40b028:	mov	w1, #0xa                   	// #10
  40b02c:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40b030:	adrp	x22, 421000 <argp_failure@@Base+0x17da8>
  40b034:	ldr	x0, [x20, #8]
  40b038:	ldr	w1, [x22, #1096]
  40b03c:	bl	40b0a8 <argp_failure@@Base+0x1e50>
  40b040:	ldr	x0, [x20, #8]
  40b044:	ldrsw	x1, [x22, #1096]
  40b048:	bl	40c748 <argp_failure@@Base+0x34f0>
  40b04c:	ldr	x0, [x20, #8]
  40b050:	ldrsw	x1, [x22, #1096]
  40b054:	bl	40c7d0 <argp_failure@@Base+0x3578>
  40b058:	ldr	x0, [x20, #8]
  40b05c:	mov	x1, x21
  40b060:	bl	40c6a0 <argp_failure@@Base+0x3448>
  40b064:	ldr	x0, [x20, #8]
  40b068:	mov	x1, xzr
  40b06c:	bl	40c748 <argp_failure@@Base+0x34f0>
  40b070:	ldr	x0, [x20, #8]
  40b074:	mov	w1, #0xa                   	// #10
  40b078:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40b07c:	ldr	x8, [x20, #16]
  40b080:	mov	w9, #0x1                   	// #1
  40b084:	str	w9, [x8, #8]
  40b088:	cmp	x21, x19
  40b08c:	b.eq	40b098 <argp_failure@@Base+0x1e40>  // b.none
  40b090:	mov	x0, x21
  40b094:	bl	401db0 <free@plt>
  40b098:	ldp	x20, x19, [sp, #32]
  40b09c:	ldp	x22, x21, [sp, #16]
  40b0a0:	ldp	x29, x30, [sp], #48
  40b0a4:	ret
  40b0a8:	stp	x29, x30, [sp, #-32]!
  40b0ac:	stp	x20, x19, [sp, #16]
  40b0b0:	mov	x29, sp
  40b0b4:	mov	w20, w1
  40b0b8:	mov	x19, x0
  40b0bc:	bl	40c814 <argp_failure@@Base+0x35bc>
  40b0c0:	sub	w8, w20, w0
  40b0c4:	cmp	w8, #0x1
  40b0c8:	b.lt	40b0e8 <argp_failure@@Base+0x1e90>  // b.tstop
  40b0cc:	add	w20, w8, #0x1
  40b0d0:	mov	w1, #0x20                  	// #32
  40b0d4:	mov	x0, x19
  40b0d8:	bl	40c6f0 <argp_failure@@Base+0x3498>
  40b0dc:	sub	w20, w20, #0x1
  40b0e0:	cmp	w20, #0x1
  40b0e4:	b.gt	40b0d0 <argp_failure@@Base+0x1e78>
  40b0e8:	ldp	x20, x19, [sp, #16]
  40b0ec:	ldp	x29, x30, [sp], #32
  40b0f0:	ret
  40b0f4:	cmp	x0, x1
  40b0f8:	b.eq	40b110 <argp_failure@@Base+0x1eb8>  // b.none
  40b0fc:	cbz	x0, 40b110 <argp_failure@@Base+0x1eb8>
  40b100:	ldr	x0, [x0, #16]
  40b104:	cmp	x0, x1
  40b108:	b.eq	40b110 <argp_failure@@Base+0x1eb8>  // b.none
  40b10c:	cbnz	x0, 40b100 <argp_failure@@Base+0x1ea8>
  40b110:	cmp	x0, x1
  40b114:	cset	w0, eq  // eq = none
  40b118:	ret
  40b11c:	sub	sp, sp, #0xa0
  40b120:	cmp	w0, #0x1
  40b124:	stp	x29, x30, [sp, #64]
  40b128:	stp	x28, x27, [sp, #80]
  40b12c:	stp	x26, x25, [sp, #96]
  40b130:	stp	x24, x23, [sp, #112]
  40b134:	stp	x22, x21, [sp, #128]
  40b138:	stp	x20, x19, [sp, #144]
  40b13c:	add	x29, sp, #0x40
  40b140:	b.lt	40b4e8 <argp_failure@@Base+0x2290>  // b.tstop
  40b144:	ldp	w8, w20, [x6]
  40b148:	mov	x19, x6
  40b14c:	mov	w21, w5
  40b150:	mov	x23, x4
  40b154:	mov	x28, x3
  40b158:	mov	x25, x2
  40b15c:	mov	w22, w0
  40b160:	mov	x24, x1
  40b164:	str	xzr, [x6, #16]
  40b168:	cbz	w8, 40b194 <argp_failure@@Base+0x1f3c>
  40b16c:	ldr	w9, [x19, #24]
  40b170:	cbz	w9, 40b190 <argp_failure@@Base+0x1f38>
  40b174:	ldrb	w8, [x25]
  40b178:	cmp	w8, #0x2d
  40b17c:	b.eq	40b188 <argp_failure@@Base+0x1f30>  // b.none
  40b180:	cmp	w8, #0x2b
  40b184:	b.ne	40b1b8 <argp_failure@@Base+0x1f60>  // b.any
  40b188:	add	x25, x25, #0x1
  40b18c:	b	40b1b8 <argp_failure@@Base+0x1f60>
  40b190:	cbnz	w8, 40b19c <argp_failure@@Base+0x1f44>
  40b194:	mov	w8, #0x1                   	// #1
  40b198:	str	w8, [x19]
  40b19c:	mov	x0, x25
  40b1a0:	mov	x1, x19
  40b1a4:	mov	w2, w7
  40b1a8:	bl	40bce4 <argp_failure@@Base+0x2a8c>
  40b1ac:	mov	w8, #0x1                   	// #1
  40b1b0:	mov	x25, x0
  40b1b4:	str	w8, [x19, #24]
  40b1b8:	ldrb	w9, [x25]
  40b1bc:	ldr	x8, [x19, #32]
  40b1c0:	cmp	w9, #0x3a
  40b1c4:	csel	w27, wzr, w20, eq  // eq = none
  40b1c8:	cbz	x8, 40b268 <argp_failure@@Base+0x2010>
  40b1cc:	ldrb	w8, [x8]
  40b1d0:	cbz	w8, 40b268 <argp_failure@@Base+0x2010>
  40b1d4:	stur	w21, [x29, #-20]
  40b1d8:	cbz	x28, 40b7e0 <argp_failure@@Base+0x2588>
  40b1dc:	ldrsw	x8, [x19]
  40b1e0:	ldr	x8, [x24, x8, lsl #3]
  40b1e4:	ldrb	w1, [x8, #1]
  40b1e8:	cmp	w1, #0x2d
  40b1ec:	b.eq	40b1fc <argp_failure@@Base+0x1fa4>  // b.none
  40b1f0:	cbz	w21, 40b7e0 <argp_failure@@Base+0x2588>
  40b1f4:	ldrb	w8, [x8, #2]
  40b1f8:	cbz	w8, 40b644 <argp_failure@@Base+0x23ec>
  40b1fc:	ldr	x20, [x19, #32]
  40b200:	ldrb	w8, [x20]
  40b204:	cbz	w8, 40b21c <argp_failure@@Base+0x1fc4>
  40b208:	cmp	w8, #0x3d
  40b20c:	b.eq	40b21c <argp_failure@@Base+0x1fc4>  // b.none
  40b210:	add	x20, x20, #0x1
  40b214:	ldrb	w8, [x20]
  40b218:	cbnz	w8, 40b208 <argp_failure@@Base+0x1fb0>
  40b21c:	stp	x25, x23, [sp, #16]
  40b220:	mov	x9, x28
  40b224:	ldr	x28, [x28]
  40b228:	stur	w22, [x29, #-28]
  40b22c:	str	w27, [sp, #32]
  40b230:	cbz	x28, 40b438 <argp_failure@@Base+0x21e0>
  40b234:	ldr	x8, [x19, #32]
  40b238:	str	x24, [sp, #8]
  40b23c:	mov	w25, wzr
  40b240:	mov	w23, wzr
  40b244:	sub	x24, x20, x8
  40b248:	mov	x26, xzr
  40b24c:	mov	x21, xzr
  40b250:	and	x27, x24, #0xffffffff
  40b254:	mov	w8, #0xffffffff            	// #-1
  40b258:	mov	x22, x9
  40b25c:	stur	w8, [x29, #-24]
  40b260:	str	x9, [sp]
  40b264:	b	40b2d0 <argp_failure@@Base+0x2078>
  40b268:	ldr	w9, [x19, #52]
  40b26c:	ldr	w8, [x19]
  40b270:	cmp	w9, w8
  40b274:	b.le	40b27c <argp_failure@@Base+0x2024>
  40b278:	str	w8, [x19, #52]
  40b27c:	ldr	w9, [x19, #48]
  40b280:	cmp	w9, w8
  40b284:	b.le	40b28c <argp_failure@@Base+0x2034>
  40b288:	str	w8, [x19, #48]
  40b28c:	ldr	w9, [x19, #40]
  40b290:	cmp	w9, #0x1
  40b294:	b.ne	40b3ec <argp_failure@@Base+0x2194>  // b.any
  40b298:	ldp	w10, w9, [x19, #48]
  40b29c:	cmp	w10, w9
  40b2a0:	b.eq	40b380 <argp_failure@@Base+0x2128>  // b.none
  40b2a4:	cmp	w9, w8
  40b2a8:	b.eq	40b380 <argp_failure@@Base+0x2128>  // b.none
  40b2ac:	mov	x0, x24
  40b2b0:	mov	x1, x19
  40b2b4:	bl	40bd7c <argp_failure@@Base+0x2b24>
  40b2b8:	b	40b38c <argp_failure@@Base+0x2134>
  40b2bc:	mov	x21, x22
  40b2c0:	stur	w25, [x29, #-24]
  40b2c4:	ldr	x28, [x22, #32]!
  40b2c8:	add	w25, w25, #0x1
  40b2cc:	cbz	x28, 40b3d4 <argp_failure@@Base+0x217c>
  40b2d0:	ldr	x1, [x19, #32]
  40b2d4:	mov	x0, x28
  40b2d8:	mov	x2, x27
  40b2dc:	bl	401c80 <strncmp@plt>
  40b2e0:	cbnz	w0, 40b2c4 <argp_failure@@Base+0x206c>
  40b2e4:	mov	x0, x28
  40b2e8:	bl	401b60 <strlen@plt>
  40b2ec:	cmp	w24, w0
  40b2f0:	b.eq	40b510 <argp_failure@@Base+0x22b8>  // b.none
  40b2f4:	cbz	x21, 40b2bc <argp_failure@@Base+0x2064>
  40b2f8:	cbnz	w23, 40b2c4 <argp_failure@@Base+0x206c>
  40b2fc:	ldur	w8, [x29, #-20]
  40b300:	cbnz	w8, 40b33c <argp_failure@@Base+0x20e4>
  40b304:	ldr	w8, [x21, #8]
  40b308:	ldr	w9, [x22, #8]
  40b30c:	cmp	w8, w9
  40b310:	b.ne	40b33c <argp_failure@@Base+0x20e4>  // b.any
  40b314:	ldr	x8, [x21, #16]
  40b318:	ldr	x9, [x22, #16]
  40b31c:	cmp	x8, x9
  40b320:	b.ne	40b33c <argp_failure@@Base+0x20e4>  // b.any
  40b324:	ldr	w8, [x21, #24]
  40b328:	ldr	w9, [x22, #24]
  40b32c:	cmp	w8, w9
  40b330:	b.ne	40b33c <argp_failure@@Base+0x20e4>  // b.any
  40b334:	mov	w23, wzr
  40b338:	b	40b2c4 <argp_failure@@Base+0x206c>
  40b33c:	mov	w0, #0x10                  	// #16
  40b340:	bl	401c60 <malloc@plt>
  40b344:	cbz	x0, 40b358 <argp_failure@@Base+0x2100>
  40b348:	mov	w23, wzr
  40b34c:	stp	x22, x26, [x0]
  40b350:	mov	x26, x0
  40b354:	b	40b2c4 <argp_failure@@Base+0x206c>
  40b358:	cbz	x26, 40b378 <argp_failure@@Base+0x2120>
  40b35c:	ldr	x28, [x26, #8]
  40b360:	mov	x0, x26
  40b364:	bl	401db0 <free@plt>
  40b368:	mov	w23, #0x1                   	// #1
  40b36c:	mov	x26, x28
  40b370:	cbnz	x28, 40b35c <argp_failure@@Base+0x2104>
  40b374:	b	40b2c4 <argp_failure@@Base+0x206c>
  40b378:	mov	w23, #0x1                   	// #1
  40b37c:	b	40b2c4 <argp_failure@@Base+0x206c>
  40b380:	cmp	w9, w8
  40b384:	b.eq	40b38c <argp_failure@@Base+0x2134>  // b.none
  40b388:	str	w8, [x19, #48]
  40b38c:	ldr	w8, [x19]
  40b390:	cmp	w8, w22
  40b394:	b.ge	40b3e8 <argp_failure@@Base+0x2190>  // b.tcont
  40b398:	sxtw	x9, w8
  40b39c:	add	x9, x24, x9, lsl #3
  40b3a0:	b	40b3b8 <argp_failure@@Base+0x2160>
  40b3a4:	add	w8, w8, #0x1
  40b3a8:	cmp	w22, w8
  40b3ac:	add	x9, x9, #0x8
  40b3b0:	str	w8, [x19]
  40b3b4:	b.eq	40b3e4 <argp_failure@@Base+0x218c>  // b.none
  40b3b8:	ldr	x10, [x9]
  40b3bc:	ldrb	w11, [x10]
  40b3c0:	cmp	w11, #0x2d
  40b3c4:	b.ne	40b3a4 <argp_failure@@Base+0x214c>  // b.any
  40b3c8:	ldrb	w10, [x10, #1]
  40b3cc:	cbz	w10, 40b3a4 <argp_failure@@Base+0x214c>
  40b3d0:	b	40b3e8 <argp_failure@@Base+0x2190>
  40b3d4:	ldur	w25, [x29, #-24]
  40b3d8:	mov	w8, wzr
  40b3dc:	mov	x22, x21
  40b3e0:	b	40b514 <argp_failure@@Base+0x22bc>
  40b3e4:	mov	w8, w22
  40b3e8:	str	w8, [x19, #52]
  40b3ec:	ldrsw	x20, [x19]
  40b3f0:	cmp	w20, w22
  40b3f4:	b.eq	40b468 <argp_failure@@Base+0x2210>  // b.none
  40b3f8:	ldr	x0, [x24, x20, lsl #3]
  40b3fc:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40b400:	add	x1, x1, #0x96
  40b404:	bl	401d60 <strcmp@plt>
  40b408:	cbnz	w0, 40b468 <argp_failure@@Base+0x2210>
  40b40c:	ldp	w9, w10, [x19, #48]
  40b410:	add	w8, w20, #0x1
  40b414:	str	w8, [x19]
  40b418:	cmp	w9, w10
  40b41c:	b.eq	40b454 <argp_failure@@Base+0x21fc>  // b.none
  40b420:	cmp	w10, w8
  40b424:	b.eq	40b454 <argp_failure@@Base+0x21fc>  // b.none
  40b428:	mov	x0, x24
  40b42c:	mov	x1, x19
  40b430:	bl	40bd7c <argp_failure@@Base+0x2b24>
  40b434:	b	40b460 <argp_failure@@Base+0x2208>
  40b438:	mov	x26, xzr
  40b43c:	mov	w23, wzr
  40b440:	mov	x22, xzr
  40b444:	mov	w8, wzr
  40b448:	mov	w25, #0xffffffff            	// #-1
  40b44c:	mov	x28, x9
  40b450:	b	40b520 <argp_failure@@Base+0x22c8>
  40b454:	cmp	w9, w10
  40b458:	b.ne	40b460 <argp_failure@@Base+0x2208>  // b.any
  40b45c:	str	w8, [x19, #48]
  40b460:	str	w22, [x19, #52]
  40b464:	str	w22, [x19]
  40b468:	ldrsw	x8, [x19]
  40b46c:	cmp	w8, w22
  40b470:	b.ne	40b488 <argp_failure@@Base+0x2230>  // b.any
  40b474:	ldp	w8, w9, [x19, #48]
  40b478:	cmp	w8, w9
  40b47c:	b.eq	40b4e8 <argp_failure@@Base+0x2290>  // b.none
  40b480:	str	w8, [x19]
  40b484:	b	40b4e8 <argp_failure@@Base+0x2290>
  40b488:	ldr	x9, [x24, x8, lsl #3]
  40b48c:	ldrb	w10, [x9]
  40b490:	cmp	w10, #0x2d
  40b494:	b.ne	40b4c8 <argp_failure@@Base+0x2270>  // b.any
  40b498:	ldrb	w10, [x9, #1]!
  40b49c:	cbz	w10, 40b4c8 <argp_failure@@Base+0x2270>
  40b4a0:	cmp	x28, #0x0
  40b4a4:	cset	w8, ne  // ne = any
  40b4a8:	cmp	w10, #0x2d
  40b4ac:	cset	w10, eq  // eq = none
  40b4b0:	and	w8, w8, w10
  40b4b4:	add	x8, x9, x8
  40b4b8:	str	x8, [x19, #32]
  40b4bc:	stur	w21, [x29, #-20]
  40b4c0:	cbnz	x28, 40b1dc <argp_failure@@Base+0x1f84>
  40b4c4:	b	40b7e0 <argp_failure@@Base+0x2588>
  40b4c8:	ldr	w9, [x19, #40]
  40b4cc:	cbz	w9, 40b4e8 <argp_failure@@Base+0x2290>
  40b4d0:	add	w9, w8, #0x1
  40b4d4:	str	w9, [x19]
  40b4d8:	ldr	x8, [x24, x8, lsl #3]
  40b4dc:	mov	w26, #0x1                   	// #1
  40b4e0:	str	x8, [x19, #16]
  40b4e4:	b	40b4ec <argp_failure@@Base+0x2294>
  40b4e8:	mov	w26, #0xffffffff            	// #-1
  40b4ec:	mov	w0, w26
  40b4f0:	ldp	x20, x19, [sp, #144]
  40b4f4:	ldp	x22, x21, [sp, #128]
  40b4f8:	ldp	x24, x23, [sp, #112]
  40b4fc:	ldp	x26, x25, [sp, #96]
  40b500:	ldp	x28, x27, [sp, #80]
  40b504:	ldp	x29, x30, [sp, #64]
  40b508:	add	sp, sp, #0xa0
  40b50c:	ret
  40b510:	mov	w8, #0x1                   	// #1
  40b514:	ldp	x28, x24, [sp]
  40b518:	ldr	w27, [sp, #32]
  40b51c:	ldur	w21, [x29, #-20]
  40b520:	cmp	w23, #0x0
  40b524:	cset	w9, ne  // ne = any
  40b528:	cmp	x26, #0x0
  40b52c:	cset	w10, ne  // ne = any
  40b530:	tbnz	w8, #0, 40b5a8 <argp_failure@@Base+0x2350>
  40b534:	orr	w8, w10, w9
  40b538:	cbz	w8, 40b5a8 <argp_failure@@Base+0x2350>
  40b53c:	cbz	w27, 40b544 <argp_failure@@Base+0x22ec>
  40b540:	cbnz	x26, 40b730 <argp_failure@@Base+0x24d8>
  40b544:	ldr	x25, [sp, #16]
  40b548:	ldur	w22, [x29, #-28]
  40b54c:	cbz	w27, 40b554 <argp_failure@@Base+0x22fc>
  40b550:	cbnz	w23, 40b944 <argp_failure@@Base+0x26ec>
  40b554:	mov	w21, w27
  40b558:	ldr	x23, [sp, #24]
  40b55c:	ldr	x27, [x19, #32]
  40b560:	mov	x0, x27
  40b564:	bl	401b60 <strlen@plt>
  40b568:	ldr	w8, [x19]
  40b56c:	add	x9, x27, x0
  40b570:	str	x9, [x19, #32]
  40b574:	str	wzr, [x19, #8]
  40b578:	add	w8, w8, #0x1
  40b57c:	str	w8, [x19]
  40b580:	cbz	x26, 40b598 <argp_failure@@Base+0x2340>
  40b584:	ldr	x20, [x26, #8]
  40b588:	mov	x0, x26
  40b58c:	bl	401db0 <free@plt>
  40b590:	mov	x26, x20
  40b594:	cbnz	x20, 40b584 <argp_failure@@Base+0x232c>
  40b598:	mov	w8, wzr
  40b59c:	mov	w26, #0x3f                  	// #63
  40b5a0:	mov	w27, w21
  40b5a4:	b	40b7dc <argp_failure@@Base+0x2584>
  40b5a8:	mov	w23, w21
  40b5ac:	cbz	x26, 40b5c4 <argp_failure@@Base+0x236c>
  40b5b0:	ldr	x21, [x26, #8]
  40b5b4:	mov	x0, x26
  40b5b8:	bl	401db0 <free@plt>
  40b5bc:	mov	x26, x21
  40b5c0:	cbnz	x21, 40b5b0 <argp_failure@@Base+0x2358>
  40b5c4:	ldr	x27, [sp, #24]
  40b5c8:	cbz	x22, 40b5fc <argp_failure@@Base+0x23a4>
  40b5cc:	ldrsw	x8, [x19]
  40b5d0:	add	x9, x8, #0x1
  40b5d4:	str	w9, [x19]
  40b5d8:	ldrb	w11, [x20]
  40b5dc:	ldr	w10, [x22, #8]
  40b5e0:	cbz	w11, 40b68c <argp_failure@@Base+0x2434>
  40b5e4:	mov	x23, x27
  40b5e8:	cbz	w10, 40b6f8 <argp_failure@@Base+0x24a0>
  40b5ec:	ldr	w27, [sp, #32]
  40b5f0:	add	x8, x20, #0x1
  40b5f4:	str	x8, [x19, #16]
  40b5f8:	b	40b6b8 <argp_failure@@Base+0x2460>
  40b5fc:	ldr	x25, [sp, #16]
  40b600:	mov	w21, w23
  40b604:	cbz	w23, 40b654 <argp_failure@@Base+0x23fc>
  40b608:	ldrsw	x8, [x19]
  40b60c:	ldr	x8, [x24, x8, lsl #3]
  40b610:	ldrb	w8, [x8, #1]
  40b614:	cmp	w8, #0x2d
  40b618:	b.eq	40b654 <argp_failure@@Base+0x23fc>  // b.none
  40b61c:	ldr	x8, [x19, #32]
  40b620:	mov	x0, x25
  40b624:	ldrb	w1, [x8]
  40b628:	bl	401de0 <strchr@plt>
  40b62c:	cbz	x0, 40b654 <argp_failure@@Base+0x23fc>
  40b630:	ldur	w22, [x29, #-28]
  40b634:	mov	x23, x27
  40b638:	ldr	w27, [sp, #32]
  40b63c:	mov	w8, #0x1                   	// #1
  40b640:	b	40b7dc <argp_failure@@Base+0x2584>
  40b644:	mov	x0, x25
  40b648:	bl	401de0 <strchr@plt>
  40b64c:	cbnz	x0, 40b7e0 <argp_failure@@Base+0x2588>
  40b650:	b	40b1fc <argp_failure@@Base+0x1fa4>
  40b654:	ldur	w22, [x29, #-28]
  40b658:	mov	x23, x27
  40b65c:	ldr	w27, [sp, #32]
  40b660:	cbnz	w27, 40bb18 <argp_failure@@Base+0x28c0>
  40b664:	ldr	w9, [x19]
  40b668:	adrp	x10, 40f000 <argp_failure@@Base+0x5da8>
  40b66c:	mov	w8, wzr
  40b670:	add	x10, x10, #0x20c
  40b674:	add	w9, w9, #0x1
  40b678:	mov	w26, #0x3f                  	// #63
  40b67c:	str	wzr, [x19, #8]
  40b680:	str	x10, [x19, #32]
  40b684:	str	w9, [x19]
  40b688:	b	40b7dc <argp_failure@@Base+0x2584>
  40b68c:	mov	x23, x27
  40b690:	ldr	w27, [sp, #32]
  40b694:	cmp	w10, #0x1
  40b698:	b.ne	40b6b8 <argp_failure@@Base+0x2460>  // b.any
  40b69c:	ldur	w10, [x29, #-28]
  40b6a0:	cmp	w9, w10
  40b6a4:	b.ge	40b7a0 <argp_failure@@Base+0x2548>  // b.tcont
  40b6a8:	add	w8, w8, #0x2
  40b6ac:	str	w8, [x19]
  40b6b0:	ldr	x8, [x24, x9, lsl #3]
  40b6b4:	b	40b5f4 <argp_failure@@Base+0x239c>
  40b6b8:	ldr	x26, [x19, #32]
  40b6bc:	mov	x0, x26
  40b6c0:	bl	401b60 <strlen@plt>
  40b6c4:	add	x8, x26, x0
  40b6c8:	str	x8, [x19, #32]
  40b6cc:	cbz	x23, 40b6d4 <argp_failure@@Base+0x247c>
  40b6d0:	str	w25, [x23]
  40b6d4:	ldr	x9, [x22, #16]
  40b6d8:	ldr	w26, [x22, #24]
  40b6dc:	mov	w8, wzr
  40b6e0:	cbz	x9, 40b6ec <argp_failure@@Base+0x2494>
  40b6e4:	str	w26, [x9]
  40b6e8:	mov	w26, wzr
  40b6ec:	ldr	x25, [sp, #16]
  40b6f0:	ldur	w22, [x29, #-28]
  40b6f4:	b	40b7dc <argp_failure@@Base+0x2584>
  40b6f8:	ldr	x25, [sp, #16]
  40b6fc:	ldr	w27, [sp, #32]
  40b700:	cbnz	w27, 40bbbc <argp_failure@@Base+0x2964>
  40b704:	ldr	x26, [x19, #32]
  40b708:	mov	x0, x26
  40b70c:	bl	401b60 <strlen@plt>
  40b710:	add	x9, x26, x0
  40b714:	str	x9, [x19, #32]
  40b718:	ldr	w9, [x22, #24]
  40b71c:	ldur	w22, [x29, #-28]
  40b720:	mov	w8, wzr
  40b724:	mov	w26, #0x3f                  	// #63
  40b728:	str	w9, [x19, #8]
  40b72c:	b	40b7dc <argp_failure@@Base+0x2584>
  40b730:	stp	x22, x26, [x29, #-16]
  40b734:	ldrsw	x8, [x19]
  40b738:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  40b73c:	ldr	x0, [x20, #1144]
  40b740:	ldr	x2, [x24]
  40b744:	ldr	x3, [x24, x8, lsl #3]
  40b748:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40b74c:	add	x1, x1, #0x8c0
  40b750:	bl	401f40 <fprintf@plt>
  40b754:	ldr	x25, [sp, #16]
  40b758:	adrp	x26, 40f000 <argp_failure@@Base+0x5da8>
  40b75c:	sub	x21, x29, #0x10
  40b760:	add	x26, x26, #0x8ed
  40b764:	ldr	x8, [x21]
  40b768:	ldr	x0, [x20, #1144]
  40b76c:	mov	x1, x26
  40b770:	ldr	x2, [x8]
  40b774:	bl	401f40 <fprintf@plt>
  40b778:	ldr	x21, [x21, #8]
  40b77c:	cbnz	x21, 40b764 <argp_failure@@Base+0x250c>
  40b780:	ldr	x1, [x20, #1144]
  40b784:	mov	w0, #0xa                   	// #10
  40b788:	mov	w21, w27
  40b78c:	bl	401bd0 <fputc@plt>
  40b790:	ldr	x23, [sp, #24]
  40b794:	ldur	w22, [x29, #-28]
  40b798:	mov	x26, xzr
  40b79c:	b	40b55c <argp_failure@@Base+0x2304>
  40b7a0:	cbnz	w27, 40bc44 <argp_failure@@Base+0x29ec>
  40b7a4:	ldr	x26, [x19, #32]
  40b7a8:	mov	x0, x26
  40b7ac:	bl	401b60 <strlen@plt>
  40b7b0:	add	x9, x26, x0
  40b7b4:	str	x9, [x19, #32]
  40b7b8:	ldr	w9, [x22, #24]
  40b7bc:	ldr	x25, [sp, #16]
  40b7c0:	ldur	w22, [x29, #-28]
  40b7c4:	mov	w10, #0x3f                  	// #63
  40b7c8:	str	w9, [x19, #8]
  40b7cc:	ldrb	w9, [x25]
  40b7d0:	mov	w8, wzr
  40b7d4:	cmp	w9, #0x3a
  40b7d8:	csel	w26, w9, w10, eq  // eq = none
  40b7dc:	cbz	w8, 40b4ec <argp_failure@@Base+0x2294>
  40b7e0:	ldr	x21, [x19, #32]
  40b7e4:	mov	x0, x25
  40b7e8:	add	x20, x21, #0x1
  40b7ec:	str	x20, [x19, #32]
  40b7f0:	ldrb	w26, [x21]
  40b7f4:	mov	w1, w26
  40b7f8:	bl	401de0 <strchr@plt>
  40b7fc:	ldrb	w8, [x21, #1]
  40b800:	cbnz	w8, 40b810 <argp_failure@@Base+0x25b8>
  40b804:	ldr	w8, [x19]
  40b808:	add	w8, w8, #0x1
  40b80c:	str	w8, [x19]
  40b810:	orr	w8, w26, #0x1
  40b814:	cmp	w8, #0x3b
  40b818:	b.eq	40b860 <argp_failure@@Base+0x2608>  // b.none
  40b81c:	cbz	x0, 40b860 <argp_failure@@Base+0x2608>
  40b820:	ldrb	w8, [x0]
  40b824:	stur	w22, [x29, #-28]
  40b828:	cmp	w8, #0x57
  40b82c:	b.ne	40b870 <argp_failure@@Base+0x2618>  // b.any
  40b830:	ldrb	w8, [x0, #1]
  40b834:	cmp	w8, #0x3b
  40b838:	b.ne	40b870 <argp_failure@@Base+0x2618>  // b.any
  40b83c:	str	w27, [sp, #32]
  40b840:	cbz	x28, 40bae0 <argp_failure@@Base+0x2888>
  40b844:	ldrb	w8, [x20]
  40b848:	cbz	w8, 40b900 <argp_failure@@Base+0x26a8>
  40b84c:	ldr	w8, [x19]
  40b850:	str	x20, [x19, #16]
  40b854:	add	w8, w8, #0x1
  40b858:	str	w8, [x19]
  40b85c:	b	40b97c <argp_failure@@Base+0x2724>
  40b860:	cbnz	w27, 40b8e0 <argp_failure@@Base+0x2688>
  40b864:	str	w26, [x19, #8]
  40b868:	mov	w26, #0x3f                  	// #63
  40b86c:	b	40b4ec <argp_failure@@Base+0x2294>
  40b870:	ldrb	w8, [x0, #1]
  40b874:	cmp	w8, #0x3a
  40b878:	b.ne	40b4ec <argp_failure@@Base+0x2294>  // b.any
  40b87c:	ldrb	w9, [x0, #2]
  40b880:	ldrb	w8, [x20]
  40b884:	cmp	w9, #0x3a
  40b888:	b.ne	40b898 <argp_failure@@Base+0x2640>  // b.any
  40b88c:	cbnz	w8, 40b89c <argp_failure@@Base+0x2644>
  40b890:	str	xzr, [x19, #16]
  40b894:	b	40b8ac <argp_failure@@Base+0x2654>
  40b898:	cbz	w8, 40b8b4 <argp_failure@@Base+0x265c>
  40b89c:	ldr	w8, [x19]
  40b8a0:	str	x20, [x19, #16]
  40b8a4:	add	w8, w8, #0x1
  40b8a8:	str	w8, [x19]
  40b8ac:	str	xzr, [x19, #32]
  40b8b0:	b	40b4ec <argp_failure@@Base+0x2294>
  40b8b4:	ldrsw	x8, [x19]
  40b8b8:	ldur	w9, [x29, #-28]
  40b8bc:	cmp	w8, w9
  40b8c0:	b.ne	40b930 <argp_failure@@Base+0x26d8>  // b.any
  40b8c4:	cbnz	w27, 40bc64 <argp_failure@@Base+0x2a0c>
  40b8c8:	str	w26, [x19, #8]
  40b8cc:	ldrb	w8, [x25]
  40b8d0:	mov	w9, #0x3f                  	// #63
  40b8d4:	cmp	w8, #0x3a
  40b8d8:	csel	w26, w8, w9, eq  // eq = none
  40b8dc:	b	40b8ac <argp_failure@@Base+0x2654>
  40b8e0:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40b8e4:	ldr	x0, [x8, #1144]
  40b8e8:	ldr	x2, [x24]
  40b8ec:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40b8f0:	add	x1, x1, #0x9d5
  40b8f4:	mov	w3, w26
  40b8f8:	bl	401f40 <fprintf@plt>
  40b8fc:	b	40b864 <argp_failure@@Base+0x260c>
  40b900:	ldrsw	x8, [x19]
  40b904:	ldur	w9, [x29, #-28]
  40b908:	cmp	w8, w9
  40b90c:	ldr	w9, [sp, #32]
  40b910:	b.ne	40b96c <argp_failure@@Base+0x2714>  // b.any
  40b914:	cbnz	w9, 40bc84 <argp_failure@@Base+0x2a2c>
  40b918:	str	w26, [x19, #8]
  40b91c:	ldrb	w8, [x25]
  40b920:	mov	w9, #0x3f                  	// #63
  40b924:	cmp	w8, #0x3a
  40b928:	csel	w26, w8, w9, eq  // eq = none
  40b92c:	b	40b4ec <argp_failure@@Base+0x2294>
  40b930:	add	w9, w8, #0x1
  40b934:	str	w9, [x19]
  40b938:	ldr	x8, [x24, x8, lsl #3]
  40b93c:	str	x8, [x19, #16]
  40b940:	b	40b8ac <argp_failure@@Base+0x2654>
  40b944:	ldrsw	x8, [x19]
  40b948:	adrp	x9, 421000 <argp_failure@@Base+0x17da8>
  40b94c:	ldr	x0, [x9, #1144]
  40b950:	ldr	x2, [x24]
  40b954:	ldr	x3, [x24, x8, lsl #3]
  40b958:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40b95c:	add	x1, x1, #0x8f5
  40b960:	mov	w21, w27
  40b964:	bl	401f40 <fprintf@plt>
  40b968:	b	40b558 <argp_failure@@Base+0x2300>
  40b96c:	add	w9, w8, #0x1
  40b970:	str	w9, [x19]
  40b974:	ldr	x8, [x24, x8, lsl #3]
  40b978:	str	x8, [x19, #16]
  40b97c:	ldr	x26, [x19, #16]
  40b980:	mov	x21, x26
  40b984:	str	x26, [x19, #32]
  40b988:	ldrb	w22, [x21]
  40b98c:	cbz	w22, 40b9a4 <argp_failure@@Base+0x274c>
  40b990:	cmp	w22, #0x3d
  40b994:	b.eq	40b9a4 <argp_failure@@Base+0x274c>  // b.none
  40b998:	add	x21, x21, #0x1
  40b99c:	ldrb	w22, [x21]
  40b9a0:	cbnz	w22, 40b990 <argp_failure@@Base+0x2738>
  40b9a4:	mov	x27, x28
  40b9a8:	ldr	x28, [x28]
  40b9ac:	cbz	x28, 40ba68 <argp_failure@@Base+0x2810>
  40b9b0:	stp	x25, x23, [sp, #16]
  40b9b4:	sub	x23, x21, x26
  40b9b8:	str	x24, [sp, #8]
  40b9bc:	mov	w20, wzr
  40b9c0:	mov	x25, xzr
  40b9c4:	and	x24, x23, #0xffffffff
  40b9c8:	str	wzr, [sp]
  40b9cc:	stur	wzr, [x29, #-24]
  40b9d0:	b	40b9e8 <argp_failure@@Base+0x2790>
  40b9d4:	mov	w8, #0x1                   	// #1
  40b9d8:	stur	w8, [x29, #-24]
  40b9dc:	ldr	x28, [x27, #32]!
  40b9e0:	add	w20, w20, #0x1
  40b9e4:	cbz	x28, 40ba58 <argp_failure@@Base+0x2800>
  40b9e8:	mov	x0, x28
  40b9ec:	mov	x1, x26
  40b9f0:	mov	x2, x23
  40b9f4:	bl	401c80 <strncmp@plt>
  40b9f8:	cbnz	w0, 40b9dc <argp_failure@@Base+0x2784>
  40b9fc:	mov	x0, x28
  40ba00:	bl	401b60 <strlen@plt>
  40ba04:	cmp	x24, x0
  40ba08:	b.eq	40ba7c <argp_failure@@Base+0x2824>  // b.none
  40ba0c:	cbz	x25, 40ba4c <argp_failure@@Base+0x27f4>
  40ba10:	ldur	w8, [x29, #-20]
  40ba14:	cbnz	w8, 40b9d4 <argp_failure@@Base+0x277c>
  40ba18:	ldr	w8, [x25, #8]
  40ba1c:	ldr	w9, [x27, #8]
  40ba20:	cmp	w8, w9
  40ba24:	b.ne	40b9d4 <argp_failure@@Base+0x277c>  // b.any
  40ba28:	ldr	x8, [x25, #16]
  40ba2c:	ldr	x9, [x27, #16]
  40ba30:	cmp	x8, x9
  40ba34:	b.ne	40b9d4 <argp_failure@@Base+0x277c>  // b.any
  40ba38:	ldr	w8, [x25, #24]
  40ba3c:	ldr	w9, [x27, #24]
  40ba40:	cmp	w8, w9
  40ba44:	b.ne	40b9d4 <argp_failure@@Base+0x277c>  // b.any
  40ba48:	b	40b9dc <argp_failure@@Base+0x2784>
  40ba4c:	mov	x25, x27
  40ba50:	str	w20, [sp]
  40ba54:	b	40b9dc <argp_failure@@Base+0x2784>
  40ba58:	ldr	w20, [sp]
  40ba5c:	mov	w8, wzr
  40ba60:	mov	x27, x25
  40ba64:	b	40ba80 <argp_failure@@Base+0x2828>
  40ba68:	mov	w9, wzr
  40ba6c:	mov	x27, xzr
  40ba70:	mov	w8, wzr
  40ba74:	mov	w20, wzr
  40ba78:	b	40ba8c <argp_failure@@Base+0x2834>
  40ba7c:	mov	w8, #0x1                   	// #1
  40ba80:	ldp	x24, x25, [sp, #8]
  40ba84:	ldr	x23, [sp, #24]
  40ba88:	ldur	w9, [x29, #-24]
  40ba8c:	cbz	w9, 40bac4 <argp_failure@@Base+0x286c>
  40ba90:	tbnz	w8, #0, 40bac4 <argp_failure@@Base+0x286c>
  40ba94:	ldr	w8, [sp, #32]
  40ba98:	cbnz	w8, 40bbec <argp_failure@@Base+0x2994>
  40ba9c:	ldr	x20, [x19, #32]
  40baa0:	mov	x0, x20
  40baa4:	bl	401b60 <strlen@plt>
  40baa8:	ldr	w8, [x19]
  40baac:	add	x9, x20, x0
  40bab0:	str	x9, [x19, #32]
  40bab4:	mov	w26, #0x3f                  	// #63
  40bab8:	add	w8, w8, #0x1
  40babc:	str	w8, [x19]
  40bac0:	b	40b4ec <argp_failure@@Base+0x2294>
  40bac4:	cbz	x27, 40bae0 <argp_failure@@Base+0x2888>
  40bac8:	ldr	w8, [x27, #8]
  40bacc:	cbz	w22, 40baec <argp_failure@@Base+0x2894>
  40bad0:	cbz	w8, 40bb4c <argp_failure@@Base+0x28f4>
  40bad4:	add	x8, x21, #0x1
  40bad8:	str	x8, [x19, #16]
  40badc:	b	40bb74 <argp_failure@@Base+0x291c>
  40bae0:	str	xzr, [x19, #32]
  40bae4:	mov	w26, #0x57                  	// #87
  40bae8:	b	40b4ec <argp_failure@@Base+0x2294>
  40baec:	cmp	w8, #0x1
  40baf0:	b.ne	40bb70 <argp_failure@@Base+0x2918>  // b.any
  40baf4:	ldrsw	x8, [x19]
  40baf8:	ldur	w9, [x29, #-28]
  40bafc:	cmp	w8, w9
  40bb00:	b.ge	40bc0c <argp_failure@@Base+0x29b4>  // b.tcont
  40bb04:	add	w9, w8, #0x1
  40bb08:	str	w9, [x19]
  40bb0c:	ldr	x8, [x24, x8, lsl #3]
  40bb10:	str	x8, [x19, #16]
  40bb14:	b	40bb74 <argp_failure@@Base+0x291c>
  40bb18:	ldrsw	x8, [x19]
  40bb1c:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  40bb20:	ldr	x0, [x10, #1144]
  40bb24:	ldr	x2, [x24]
  40bb28:	ldr	x8, [x24, x8, lsl #3]
  40bb2c:	ldrb	w9, [x8, #1]
  40bb30:	cmp	w9, #0x2d
  40bb34:	b.ne	40bba4 <argp_failure@@Base+0x294c>  // b.any
  40bb38:	ldr	x3, [x19, #32]
  40bb3c:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bb40:	add	x1, x1, #0x995
  40bb44:	bl	401f40 <fprintf@plt>
  40bb48:	b	40b664 <argp_failure@@Base+0x240c>
  40bb4c:	ldr	w8, [sp, #32]
  40bb50:	cbnz	w8, 40bca4 <argp_failure@@Base+0x2a4c>
  40bb54:	ldr	x20, [x19, #32]
  40bb58:	mov	x0, x20
  40bb5c:	bl	401b60 <strlen@plt>
  40bb60:	add	x8, x20, x0
  40bb64:	str	x8, [x19, #32]
  40bb68:	mov	w26, #0x3f                  	// #63
  40bb6c:	b	40b4ec <argp_failure@@Base+0x2294>
  40bb70:	str	xzr, [x19, #16]
  40bb74:	mov	x0, x26
  40bb78:	bl	401b60 <strlen@plt>
  40bb7c:	add	x8, x26, x0
  40bb80:	str	x8, [x19, #32]
  40bb84:	cbz	x23, 40bb8c <argp_failure@@Base+0x2934>
  40bb88:	str	w20, [x23]
  40bb8c:	ldr	x8, [x27, #16]
  40bb90:	ldr	w26, [x27, #24]
  40bb94:	cbz	x8, 40b4ec <argp_failure@@Base+0x2294>
  40bb98:	str	w26, [x8]
  40bb9c:	mov	w26, wzr
  40bba0:	b	40b4ec <argp_failure@@Base+0x2294>
  40bba4:	ldrb	w3, [x8]
  40bba8:	ldr	x4, [x19, #32]
  40bbac:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bbb0:	add	x1, x1, #0x9b5
  40bbb4:	bl	401f40 <fprintf@plt>
  40bbb8:	b	40b664 <argp_failure@@Base+0x240c>
  40bbbc:	ldr	x8, [x24, x8, lsl #3]
  40bbc0:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  40bbc4:	ldr	x0, [x10, #1144]
  40bbc8:	ldr	x2, [x24]
  40bbcc:	ldrb	w9, [x8, #1]
  40bbd0:	cmp	w9, #0x2d
  40bbd4:	b.ne	40bc2c <argp_failure@@Base+0x29d4>  // b.any
  40bbd8:	ldr	x3, [x22]
  40bbdc:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bbe0:	add	x1, x1, #0x913
  40bbe4:	bl	401f40 <fprintf@plt>
  40bbe8:	b	40b704 <argp_failure@@Base+0x24ac>
  40bbec:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40bbf0:	ldr	x0, [x8, #1144]
  40bbf4:	ldr	x2, [x24]
  40bbf8:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bbfc:	add	x1, x1, #0xa1a
  40bc00:	mov	x3, x26
  40bc04:	bl	401f40 <fprintf@plt>
  40bc08:	b	40ba9c <argp_failure@@Base+0x2844>
  40bc0c:	ldr	w8, [sp, #32]
  40bc10:	cbnz	w8, 40bcc4 <argp_failure@@Base+0x2a6c>
  40bc14:	ldr	x20, [x19, #32]
  40bc18:	mov	x0, x20
  40bc1c:	bl	401b60 <strlen@plt>
  40bc20:	add	x8, x20, x0
  40bc24:	str	x8, [x19, #32]
  40bc28:	b	40b91c <argp_failure@@Base+0x26c4>
  40bc2c:	ldrb	w3, [x8]
  40bc30:	ldr	x4, [x22]
  40bc34:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bc38:	add	x1, x1, #0x940
  40bc3c:	bl	401f40 <fprintf@plt>
  40bc40:	b	40b704 <argp_failure@@Base+0x24ac>
  40bc44:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40bc48:	ldr	x2, [x24]
  40bc4c:	ldr	x0, [x8, #1144]
  40bc50:	ldr	x3, [x22]
  40bc54:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bc58:	add	x1, x1, #0x96d
  40bc5c:	bl	401f40 <fprintf@plt>
  40bc60:	b	40b7a4 <argp_failure@@Base+0x254c>
  40bc64:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40bc68:	ldr	x0, [x8, #1144]
  40bc6c:	ldr	x2, [x24]
  40bc70:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bc74:	add	x1, x1, #0x9f1
  40bc78:	mov	w3, w26
  40bc7c:	bl	401f40 <fprintf@plt>
  40bc80:	b	40b8c8 <argp_failure@@Base+0x2670>
  40bc84:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40bc88:	ldr	x0, [x8, #1144]
  40bc8c:	ldr	x2, [x24]
  40bc90:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bc94:	add	x1, x1, #0x9f1
  40bc98:	mov	w3, w26
  40bc9c:	bl	401f40 <fprintf@plt>
  40bca0:	b	40b918 <argp_failure@@Base+0x26c0>
  40bca4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40bca8:	ldr	x2, [x24]
  40bcac:	ldr	x0, [x8, #1144]
  40bcb0:	ldr	x3, [x27]
  40bcb4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bcb8:	add	x1, x1, #0xa3b
  40bcbc:	bl	401f40 <fprintf@plt>
  40bcc0:	b	40bb54 <argp_failure@@Base+0x28fc>
  40bcc4:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40bcc8:	ldr	x2, [x24]
  40bccc:	ldr	x0, [x8, #1144]
  40bcd0:	ldr	x3, [x27]
  40bcd4:	adrp	x1, 40f000 <argp_failure@@Base+0x5da8>
  40bcd8:	add	x1, x1, #0xa69
  40bcdc:	bl	401f40 <fprintf@plt>
  40bce0:	b	40bc14 <argp_failure@@Base+0x29bc>
  40bce4:	stp	x29, x30, [sp, #-32]!
  40bce8:	stp	x20, x19, [sp, #16]
  40bcec:	ldr	w8, [x1]
  40bcf0:	mov	x20, x1
  40bcf4:	mov	x19, x0
  40bcf8:	mov	x29, sp
  40bcfc:	stp	w8, w8, [x1, #48]
  40bd00:	str	xzr, [x1, #32]
  40bd04:	cbz	w2, 40bd10 <argp_failure@@Base+0x2ab8>
  40bd08:	mov	w8, #0x1                   	// #1
  40bd0c:	b	40bd24 <argp_failure@@Base+0x2acc>
  40bd10:	adrp	x0, 40f000 <argp_failure@@Base+0x5da8>
  40bd14:	add	x0, x0, #0xa92
  40bd18:	bl	401f20 <getenv@plt>
  40bd1c:	cmp	x0, #0x0
  40bd20:	cset	w8, ne  // ne = any
  40bd24:	str	w8, [x20, #44]
  40bd28:	ldrb	w9, [x19]
  40bd2c:	cmp	w9, #0x2b
  40bd30:	b.eq	40bd4c <argp_failure@@Base+0x2af4>  // b.none
  40bd34:	cmp	w9, #0x2d
  40bd38:	b.ne	40bd58 <argp_failure@@Base+0x2b00>  // b.any
  40bd3c:	mov	w8, #0x2                   	// #2
  40bd40:	str	w8, [x20, #40]
  40bd44:	add	x19, x19, #0x1
  40bd48:	b	40bd6c <argp_failure@@Base+0x2b14>
  40bd4c:	str	wzr, [x20, #40]
  40bd50:	add	x19, x19, #0x1
  40bd54:	b	40bd6c <argp_failure@@Base+0x2b14>
  40bd58:	cbz	w8, 40bd64 <argp_failure@@Base+0x2b0c>
  40bd5c:	str	wzr, [x20, #40]
  40bd60:	b	40bd6c <argp_failure@@Base+0x2b14>
  40bd64:	mov	w8, #0x1                   	// #1
  40bd68:	str	w8, [x20, #40]
  40bd6c:	mov	x0, x19
  40bd70:	ldp	x20, x19, [sp, #16]
  40bd74:	ldp	x29, x30, [sp], #32
  40bd78:	ret
  40bd7c:	ldp	w9, w11, [x1, #48]
  40bd80:	ldr	w8, [x1]
  40bd84:	sxtw	x10, w11
  40bd88:	cmp	w8, w11
  40bd8c:	b.le	40be34 <argp_failure@@Base+0x2bdc>
  40bd90:	cmp	w9, w11
  40bd94:	b.ge	40be34 <argp_failure@@Base+0x2bdc>  // b.tcont
  40bd98:	add	x11, x0, x10, lsl #3
  40bd9c:	mov	w12, w9
  40bda0:	mov	w13, w8
  40bda4:	sub	w15, w13, w10
  40bda8:	sub	w14, w10, w12
  40bdac:	cmp	w15, w14
  40bdb0:	b.le	40bdf4 <argp_failure@@Base+0x2b9c>
  40bdb4:	cmp	w14, #0x1
  40bdb8:	b.lt	40bde4 <argp_failure@@Base+0x2b8c>  // b.tstop
  40bdbc:	sub	w16, w13, w14
  40bdc0:	sub	w15, w10, w12
  40bdc4:	add	x16, x0, w16, sxtw #3
  40bdc8:	add	x17, x0, w12, sxtw #3
  40bdcc:	ldr	x18, [x16]
  40bdd0:	ldr	x2, [x17]
  40bdd4:	subs	x15, x15, #0x1
  40bdd8:	str	x18, [x17], #8
  40bddc:	str	x2, [x16], #8
  40bde0:	b.ne	40bdcc <argp_failure@@Base+0x2b74>  // b.any
  40bde4:	sub	w13, w13, w14
  40bde8:	cmp	w13, w10
  40bdec:	b.gt	40be2c <argp_failure@@Base+0x2bd4>
  40bdf0:	b	40be34 <argp_failure@@Base+0x2bdc>
  40bdf4:	cmp	w15, #0x1
  40bdf8:	b.lt	40be20 <argp_failure@@Base+0x2bc8>  // b.tstop
  40bdfc:	sub	w14, w13, w10
  40be00:	add	x16, x0, w12, sxtw #3
  40be04:	mov	x17, x11
  40be08:	ldr	x18, [x17]
  40be0c:	ldr	x2, [x16]
  40be10:	subs	x14, x14, #0x1
  40be14:	str	x18, [x16], #8
  40be18:	str	x2, [x17], #8
  40be1c:	b.ne	40be08 <argp_failure@@Base+0x2bb0>  // b.any
  40be20:	add	w12, w12, w15
  40be24:	cmp	w13, w10
  40be28:	b.le	40be34 <argp_failure@@Base+0x2bdc>
  40be2c:	cmp	w10, w12
  40be30:	b.gt	40bda4 <argp_failure@@Base+0x2b4c>
  40be34:	sub	w9, w9, w10
  40be38:	add	w9, w9, w8
  40be3c:	stp	w9, w8, [x1, #48]
  40be40:	ret
  40be44:	stp	x29, x30, [sp, #-32]!
  40be48:	stp	x20, x19, [sp, #16]
  40be4c:	adrp	x20, 421000 <argp_failure@@Base+0x17da8>
  40be50:	adrp	x8, 421000 <argp_failure@@Base+0x17da8>
  40be54:	ldr	w9, [x20, #1116]
  40be58:	ldr	w8, [x8, #1120]
  40be5c:	adrp	x19, 421000 <argp_failure@@Base+0x17da8>
  40be60:	add	x19, x19, #0x560
  40be64:	mov	w7, w6
  40be68:	mov	x6, x19
  40be6c:	mov	x29, sp
  40be70:	stp	w9, w8, [x19]
  40be74:	bl	40b11c <argp_failure@@Base+0x1ec4>
  40be78:	ldr	w8, [x19]
  40be7c:	ldr	x9, [x19, #16]
  40be80:	ldr	w11, [x19, #8]
  40be84:	adrp	x10, 421000 <argp_failure@@Base+0x17da8>
  40be88:	str	w8, [x20, #1116]
  40be8c:	ldp	x20, x19, [sp, #16]
  40be90:	adrp	x12, 421000 <argp_failure@@Base+0x17da8>
  40be94:	str	x9, [x10, #1536]
  40be98:	str	w11, [x12, #1124]
  40be9c:	ldp	x29, x30, [sp], #32
  40bea0:	ret
  40bea4:	stp	x29, x30, [sp, #-16]!
  40bea8:	mov	w6, #0x1                   	// #1
  40beac:	mov	x3, xzr
  40beb0:	mov	x4, xzr
  40beb4:	mov	w5, wzr
  40beb8:	mov	x29, sp
  40bebc:	bl	40be44 <argp_failure@@Base+0x2bec>
  40bec0:	ldp	x29, x30, [sp], #16
  40bec4:	ret
  40bec8:	stp	x29, x30, [sp, #-64]!
  40becc:	str	x23, [sp, #16]
  40bed0:	mov	x23, x0
  40bed4:	mov	w0, #0x48                  	// #72
  40bed8:	stp	x22, x21, [sp, #32]
  40bedc:	stp	x20, x19, [sp, #48]
  40bee0:	mov	x29, sp
  40bee4:	mov	x20, x3
  40bee8:	mov	x21, x2
  40beec:	mov	x22, x1
  40bef0:	bl	401c60 <malloc@plt>
  40bef4:	mov	x19, x0
  40bef8:	cbz	x0, 40bf30 <argp_failure@@Base+0x2cd8>
  40befc:	mov	w0, #0xc8                  	// #200
  40bf00:	stp	x23, x22, [x19]
  40bf04:	stp	x21, x20, [x19, #16]
  40bf08:	stp	xzr, xzr, [x19, #32]
  40bf0c:	bl	401c60 <malloc@plt>
  40bf10:	str	x0, [x19, #48]
  40bf14:	cbz	x0, 40bf24 <argp_failure@@Base+0x2ccc>
  40bf18:	add	x8, x0, #0xc8
  40bf1c:	stp	x0, x8, [x19, #56]
  40bf20:	b	40bf30 <argp_failure@@Base+0x2cd8>
  40bf24:	mov	x0, x19
  40bf28:	bl	401db0 <free@plt>
  40bf2c:	mov	x19, xzr
  40bf30:	mov	x0, x19
  40bf34:	ldp	x20, x19, [sp, #48]
  40bf38:	ldp	x22, x21, [sp, #32]
  40bf3c:	ldr	x23, [sp, #16]
  40bf40:	ldp	x29, x30, [sp], #64
  40bf44:	ret
  40bf48:	stp	x29, x30, [sp, #-32]!
  40bf4c:	str	x19, [sp, #16]
  40bf50:	mov	x29, sp
  40bf54:	mov	x19, x0
  40bf58:	bl	40bf98 <argp_failure@@Base+0x2d40>
  40bf5c:	ldp	x0, x8, [x19, #48]
  40bf60:	cmp	x8, x0
  40bf64:	b.ls	40bf7c <argp_failure@@Base+0x2d24>  // b.plast
  40bf68:	ldr	x8, [x19, #56]
  40bf6c:	ldr	x3, [x19]
  40bf70:	mov	w1, #0x1                   	// #1
  40bf74:	sub	x2, x8, x0
  40bf78:	bl	401b40 <fwrite_unlocked@plt>
  40bf7c:	ldr	x0, [x19, #48]
  40bf80:	bl	401db0 <free@plt>
  40bf84:	mov	x0, x19
  40bf88:	bl	401db0 <free@plt>
  40bf8c:	ldr	x19, [sp, #16]
  40bf90:	ldp	x29, x30, [sp], #32
  40bf94:	ret
  40bf98:	sub	sp, sp, #0x70
  40bf9c:	stp	x29, x30, [sp, #16]
  40bfa0:	stp	x28, x27, [sp, #32]
  40bfa4:	stp	x26, x25, [sp, #48]
  40bfa8:	stp	x24, x23, [sp, #64]
  40bfac:	stp	x22, x21, [sp, #80]
  40bfb0:	stp	x20, x19, [sp, #96]
  40bfb4:	ldr	x8, [x0, #48]
  40bfb8:	ldr	x9, [x0, #32]
  40bfbc:	mov	x19, x0
  40bfc0:	add	x29, sp, #0x10
  40bfc4:	add	x25, x8, x9
  40bfc8:	b	40bfe0 <argp_failure@@Base+0x2d88>
  40bfcc:	str	xzr, [x19, #40]
  40bfd0:	add	x25, x24, #0x1
  40bfd4:	mov	w8, #0x2                   	// #2
  40bfd8:	cmp	w8, #0x3
  40bfdc:	b.eq	40c408 <argp_failure@@Base+0x31b0>  // b.none
  40bfe0:	ldr	x8, [x19, #56]
  40bfe4:	cmp	x25, x8
  40bfe8:	b.cs	40c408 <argp_failure@@Base+0x31b0>  // b.hs, b.nlast
  40bfec:	ldr	x9, [x19, #40]
  40bff0:	cbnz	x9, 40c060 <argp_failure@@Base+0x2e08>
  40bff4:	ldr	x21, [x19, #8]
  40bff8:	cbz	x21, 40c060 <argp_failure@@Base+0x2e08>
  40bffc:	ldr	x9, [x19, #64]
  40c000:	add	x10, x8, x21
  40c004:	mov	x20, x21
  40c008:	cmp	x10, x9
  40c00c:	b.cs	40c048 <argp_failure@@Base+0x2df0>  // b.hs, b.nlast
  40c010:	add	x22, x25, x21
  40c014:	sub	x2, x8, x25
  40c018:	mov	x0, x22
  40c01c:	mov	x1, x25
  40c020:	bl	401b10 <memmove@plt>
  40c024:	ldr	x8, [x19, #56]
  40c028:	mov	w1, #0x20                  	// #32
  40c02c:	mov	x0, x25
  40c030:	mov	x2, x21
  40c034:	add	x8, x8, x21
  40c038:	str	x8, [x19, #56]
  40c03c:	bl	401ca0 <memset@plt>
  40c040:	mov	x25, x22
  40c044:	b	40c05c <argp_failure@@Base+0x2e04>
  40c048:	ldr	x1, [x19]
  40c04c:	mov	w0, #0x20                  	// #32
  40c050:	bl	401c20 <putc_unlocked@plt>
  40c054:	subs	x20, x20, #0x1
  40c058:	b.ne	40c048 <argp_failure@@Base+0x2df0>  // b.any
  40c05c:	str	x21, [x19, #40]
  40c060:	ldr	x27, [x19, #56]
  40c064:	mov	w1, #0xa                   	// #10
  40c068:	mov	x0, x25
  40c06c:	sub	x21, x27, x25
  40c070:	mov	x2, x21
  40c074:	bl	401e40 <memchr@plt>
  40c078:	ldr	x8, [x19, #40]
  40c07c:	mov	x24, x0
  40c080:	tbnz	x8, #63, 40c0a4 <argp_failure@@Base+0x2e4c>
  40c084:	ldr	x8, [x19, #40]
  40c088:	cbz	x24, 40c0b0 <argp_failure@@Base+0x2e58>
  40c08c:	ldr	x9, [x19, #16]
  40c090:	sub	x10, x24, x25
  40c094:	add	x10, x10, x8
  40c098:	cmp	x10, x9
  40c09c:	b.lt	40bfcc <argp_failure@@Base+0x2d74>  // b.tstop
  40c0a0:	b	40c0d0 <argp_failure@@Base+0x2e78>
  40c0a4:	str	xzr, [x19, #40]
  40c0a8:	ldr	x8, [x19, #40]
  40c0ac:	cbnz	x24, 40c08c <argp_failure@@Base+0x2e34>
  40c0b0:	ldr	x10, [x19, #16]
  40c0b4:	add	x9, x8, x21
  40c0b8:	mov	x24, x27
  40c0bc:	cmp	x9, x10
  40c0c0:	b.cs	40c0d0 <argp_failure@@Base+0x2e78>  // b.hs, b.nlast
  40c0c4:	str	x9, [x19, #40]
  40c0c8:	mov	w8, #0x3                   	// #3
  40c0cc:	b	40bfd8 <argp_failure@@Base+0x2d80>
  40c0d0:	ldp	x20, x9, [x19, #16]
  40c0d4:	tbnz	x9, #63, 40c134 <argp_failure@@Base+0x2edc>
  40c0d8:	subs	x26, x20, x8
  40c0dc:	lsr	x8, x26, #63
  40c0e0:	add	x20, x25, x26
  40c0e4:	eor	w28, w8, #0x1
  40c0e8:	str	x9, [sp, #8]
  40c0ec:	b.mi	40c17c <argp_failure@@Base+0x2f24>  // b.first
  40c0f0:	bl	401d70 <__ctype_b_loc@plt>
  40c0f4:	ldr	x8, [x0]
  40c0f8:	ldrb	w9, [x20]
  40c0fc:	mov	x22, x20
  40c100:	ldrh	w9, [x8, x9, lsl #1]
  40c104:	tbnz	w9, #0, 40c180 <argp_failure@@Base+0x2f28>
  40c108:	add	x9, x25, x26
  40c10c:	sub	x9, x9, #0x1
  40c110:	cmp	x9, x25
  40c114:	mov	x22, x9
  40c118:	cset	w28, cs  // cs = hs, nlast
  40c11c:	b.cc	40c180 <argp_failure@@Base+0x2f28>  // b.lo, b.ul, b.last
  40c120:	mov	x9, x22
  40c124:	ldrb	w10, [x9], #-1
  40c128:	ldrh	w10, [x8, x10, lsl #1]
  40c12c:	tbz	w10, #0, 40c110 <argp_failure@@Base+0x2eb8>
  40c130:	b	40c180 <argp_failure@@Base+0x2f28>
  40c134:	cmp	x24, x27
  40c138:	sub	x22, x20, #0x1
  40c13c:	b.cs	40c224 <argp_failure@@Base+0x2fcc>  // b.hs, b.nlast
  40c140:	sub	x8, x22, x8
  40c144:	add	x0, x25, x8
  40c148:	sub	x2, x27, x24
  40c14c:	mov	x1, x24
  40c150:	bl	401b10 <memmove@plt>
  40c154:	ldr	x8, [x19, #40]
  40c158:	ldr	x9, [x19, #56]
  40c15c:	str	xzr, [x19, #40]
  40c160:	add	x20, x25, x20
  40c164:	sub	x8, x22, x8
  40c168:	add	x8, x25, x8
  40c16c:	sub	x8, x24, x8
  40c170:	add	x8, x9, x8
  40c174:	str	x8, [x19, #56]
  40c178:	b	40c3e4 <argp_failure@@Base+0x318c>
  40c17c:	mov	x22, x20
  40c180:	add	x23, x22, #0x1
  40c184:	cmp	x23, x25
  40c188:	b.ls	40c1c4 <argp_failure@@Base+0x2f6c>  // b.plast
  40c18c:	cbz	w28, 40c240 <argp_failure@@Base+0x2fe8>
  40c190:	ldr	x26, [sp, #8]
  40c194:	sub	x8, x22, #0x1
  40c198:	mov	w24, #0x20                  	// #32
  40c19c:	mov	x22, x8
  40c1a0:	cmp	x8, x25
  40c1a4:	b.cc	40c248 <argp_failure@@Base+0x2ff0>  // b.lo, b.ul, b.last
  40c1a8:	bl	401d70 <__ctype_b_loc@plt>
  40c1ac:	mov	x8, x22
  40c1b0:	ldr	x9, [x0]
  40c1b4:	ldrb	w10, [x8], #-1
  40c1b8:	ldrh	w9, [x9, x10, lsl #1]
  40c1bc:	tbnz	w9, #0, 40c19c <argp_failure@@Base+0x2f44>
  40c1c0:	b	40c248 <argp_failure@@Base+0x2ff0>
  40c1c4:	cmp	x20, x24
  40c1c8:	b.cs	40c1f8 <argp_failure@@Base+0x2fa0>  // b.hs, b.nlast
  40c1cc:	add	x8, x25, x26
  40c1d0:	add	x8, x8, #0x1
  40c1d4:	mov	x20, x8
  40c1d8:	cmp	x8, x24
  40c1dc:	b.cs	40c1f8 <argp_failure@@Base+0x2fa0>  // b.hs, b.nlast
  40c1e0:	bl	401d70 <__ctype_b_loc@plt>
  40c1e4:	mov	x8, x20
  40c1e8:	ldr	x9, [x0]
  40c1ec:	ldrb	w10, [x8], #1
  40c1f0:	ldrh	w9, [x9, x10, lsl #1]
  40c1f4:	tbz	w9, #0, 40c1d4 <argp_failure@@Base+0x2f7c>
  40c1f8:	cmp	x20, x24
  40c1fc:	b.eq	40c3f0 <argp_failure@@Base+0x3198>  // b.none
  40c200:	bl	401d70 <__ctype_b_loc@plt>
  40c204:	ldr	x8, [x0]
  40c208:	mov	x23, x20
  40c20c:	ldrb	w9, [x23, #1]!
  40c210:	ldrh	w9, [x8, x9, lsl #1]
  40c214:	tbnz	w9, #0, 40c20c <argp_failure@@Base+0x2fb4>
  40c218:	ldr	x26, [sp, #8]
  40c21c:	mov	w24, #0x20                  	// #32
  40c220:	b	40c24c <argp_failure@@Base+0x2ff4>
  40c224:	add	x8, x8, x21
  40c228:	str	x8, [x19, #40]
  40c22c:	sub	x8, x22, x8
  40c230:	add	x8, x27, x8
  40c234:	str	x8, [x19, #56]
  40c238:	mov	w8, #0x3                   	// #3
  40c23c:	b	40bfd8 <argp_failure@@Base+0x2d80>
  40c240:	ldr	x26, [sp, #8]
  40c244:	mov	w24, #0x20                  	// #32
  40c248:	add	x20, x22, #0x1
  40c24c:	add	x8, x27, #0x1
  40c250:	cmp	x23, x8
  40c254:	b.eq	40c274 <argp_failure@@Base+0x301c>  // b.none
  40c258:	cmp	x27, x23
  40c25c:	b.ls	40c2d8 <argp_failure@@Base+0x3080>  // b.plast
  40c260:	mvn	x8, x20
  40c264:	add	x8, x8, x23
  40c268:	cmp	x8, x26
  40c26c:	b.lt	40c28c <argp_failure@@Base+0x3034>  // b.tstop
  40c270:	b	40c2d8 <argp_failure@@Base+0x3080>
  40c274:	cmp	x27, x23
  40c278:	b.ls	40c2d8 <argp_failure@@Base+0x3080>  // b.plast
  40c27c:	ldr	x8, [x19, #64]
  40c280:	sub	x8, x8, x20
  40c284:	cmp	x8, x26
  40c288:	b.gt	40c2d8 <argp_failure@@Base+0x3080>
  40c28c:	ldr	x8, [x19, #64]
  40c290:	add	x9, x26, #0x1
  40c294:	sub	x8, x8, x27
  40c298:	cmp	x8, x9
  40c29c:	b.le	40c2e4 <argp_failure@@Base+0x308c>
  40c2a0:	sub	x21, x27, x23
  40c2a4:	add	x22, x20, #0x1
  40c2a8:	add	x0, x22, x26
  40c2ac:	mov	x1, x23
  40c2b0:	mov	x2, x21
  40c2b4:	bl	401b10 <memmove@plt>
  40c2b8:	ldr	x8, [x19, #24]
  40c2bc:	mov	w9, #0xa                   	// #10
  40c2c0:	strb	w9, [x20]
  40c2c4:	mov	x20, x22
  40c2c8:	add	x23, x22, x8
  40c2cc:	add	x8, x23, x21
  40c2d0:	sub	x21, x8, x25
  40c2d4:	b	40c314 <argp_failure@@Base+0x30bc>
  40c2d8:	mov	w8, #0xa                   	// #10
  40c2dc:	strb	w8, [x20], #1
  40c2e0:	b	40c314 <argp_failure@@Base+0x30bc>
  40c2e4:	ldr	x0, [x19, #48]
  40c2e8:	subs	x2, x20, x0
  40c2ec:	b.ls	40c2fc <argp_failure@@Base+0x30a4>  // b.plast
  40c2f0:	ldr	x3, [x19]
  40c2f4:	mov	w1, #0x1                   	// #1
  40c2f8:	bl	401b40 <fwrite_unlocked@plt>
  40c2fc:	ldr	x1, [x19]
  40c300:	mov	w0, #0xa                   	// #10
  40c304:	bl	401c20 <putc_unlocked@plt>
  40c308:	ldr	x20, [x19, #48]
  40c30c:	sub	x21, x27, x20
  40c310:	mov	x25, x20
  40c314:	ldr	x8, [x19, #24]
  40c318:	sub	x9, x23, x20
  40c31c:	cmp	x9, x8
  40c320:	b.ge	40c374 <argp_failure@@Base+0x311c>  // b.tcont
  40c324:	add	x9, x25, x21
  40c328:	add	x9, x9, #0x1
  40c32c:	cmp	x23, x9
  40c330:	b.ne	40c344 <argp_failure@@Base+0x30ec>  // b.any
  40c334:	ldr	x9, [x19, #64]
  40c338:	sub	x9, x9, x23
  40c33c:	cmp	x9, x8
  40c340:	b.ge	40c374 <argp_failure@@Base+0x311c>  // b.tcont
  40c344:	ldr	x8, [x19, #24]
  40c348:	cmp	x8, #0x1
  40c34c:	b.lt	40c39c <argp_failure@@Base+0x3144>  // b.tstop
  40c350:	mov	x22, xzr
  40c354:	ldr	x1, [x19]
  40c358:	mov	w0, #0x20                  	// #32
  40c35c:	bl	401c20 <putc_unlocked@plt>
  40c360:	ldr	x8, [x19, #24]
  40c364:	add	x22, x22, #0x1
  40c368:	cmp	x8, x22
  40c36c:	b.gt	40c354 <argp_failure@@Base+0x30fc>
  40c370:	b	40c39c <argp_failure@@Base+0x3144>
  40c374:	ldr	x8, [x19, #24]
  40c378:	cmp	x8, #0x1
  40c37c:	b.lt	40c39c <argp_failure@@Base+0x3144>  // b.tstop
  40c380:	mov	x8, xzr
  40c384:	strb	w24, [x20, x8]
  40c388:	ldr	x9, [x19, #24]
  40c38c:	add	x8, x8, #0x1
  40c390:	cmp	x9, x8
  40c394:	b.gt	40c384 <argp_failure@@Base+0x312c>
  40c398:	add	x20, x20, x8
  40c39c:	cmp	x20, x23
  40c3a0:	b.cs	40c3b8 <argp_failure@@Base+0x3160>  // b.hs, b.nlast
  40c3a4:	add	x8, x25, x21
  40c3a8:	sub	x2, x8, x23
  40c3ac:	mov	x0, x20
  40c3b0:	mov	x1, x23
  40c3b4:	bl	401b10 <memmove@plt>
  40c3b8:	ldr	x10, [x19, #24]
  40c3bc:	sub	x9, x21, x23
  40c3c0:	add	x9, x9, x25
  40c3c4:	add	x9, x20, x9
  40c3c8:	cmp	x10, #0x0
  40c3cc:	mov	w8, wzr
  40c3d0:	str	x9, [x19, #56]
  40c3d4:	csinv	x9, x10, xzr, ne  // ne = any
  40c3d8:	str	x9, [x19, #40]
  40c3dc:	mov	x25, x20
  40c3e0:	cbnz	w8, 40bfd8 <argp_failure@@Base+0x2d80>
  40c3e4:	mov	w8, wzr
  40c3e8:	mov	x25, x20
  40c3ec:	b	40bfd8 <argp_failure@@Base+0x2d80>
  40c3f0:	str	xzr, [x19, #40]
  40c3f4:	add	x20, x24, #0x1
  40c3f8:	mov	w8, #0x2                   	// #2
  40c3fc:	mov	x25, x20
  40c400:	cbnz	w8, 40bfd8 <argp_failure@@Base+0x2d80>
  40c404:	b	40c3e4 <argp_failure@@Base+0x318c>
  40c408:	ldp	x9, x8, [x19, #48]
  40c40c:	sub	x8, x8, x9
  40c410:	str	x8, [x19, #32]
  40c414:	ldp	x20, x19, [sp, #96]
  40c418:	ldp	x22, x21, [sp, #80]
  40c41c:	ldp	x24, x23, [sp, #64]
  40c420:	ldp	x26, x25, [sp, #48]
  40c424:	ldp	x28, x27, [sp, #32]
  40c428:	ldp	x29, x30, [sp, #16]
  40c42c:	add	sp, sp, #0x70
  40c430:	ret
  40c434:	stp	x29, x30, [sp, #-32]!
  40c438:	stp	x20, x19, [sp, #16]
  40c43c:	ldp	x9, x8, [x0, #56]
  40c440:	mov	x29, sp
  40c444:	sub	x8, x8, x9
  40c448:	cmp	x8, x1
  40c44c:	b.cs	40c514 <argp_failure@@Base+0x32bc>  // b.hs, b.nlast
  40c450:	mov	x20, x1
  40c454:	mov	x19, x0
  40c458:	bl	40bf98 <argp_failure@@Base+0x2d40>
  40c45c:	ldp	x0, x8, [x19, #48]
  40c460:	ldr	x3, [x19]
  40c464:	mov	w1, #0x1                   	// #1
  40c468:	sub	x2, x8, x0
  40c46c:	bl	401b40 <fwrite_unlocked@plt>
  40c470:	mov	x8, x0
  40c474:	ldp	x0, x9, [x19, #48]
  40c478:	sub	x10, x9, x0
  40c47c:	cmp	x8, x10
  40c480:	b.ne	40c4c8 <argp_failure@@Base+0x3270>  // b.any
  40c484:	ldr	x8, [x19, #64]
  40c488:	str	x0, [x19, #56]
  40c48c:	str	xzr, [x19, #32]
  40c490:	sub	x8, x8, x0
  40c494:	cmp	x8, x20
  40c498:	b.cs	40c504 <argp_failure@@Base+0x32ac>  // b.hs, b.nlast
  40c49c:	adds	x20, x8, x20
  40c4a0:	b.cs	40c4f0 <argp_failure@@Base+0x3298>  // b.hs, b.nlast
  40c4a4:	mov	x1, x20
  40c4a8:	bl	401cf0 <realloc@plt>
  40c4ac:	cbz	x0, 40c4f0 <argp_failure@@Base+0x3298>
  40c4b0:	mov	w8, wzr
  40c4b4:	add	x9, x0, x20
  40c4b8:	stp	x0, x9, [x19, #56]
  40c4bc:	str	x0, [x19, #48]
  40c4c0:	cbnz	w8, 40c508 <argp_failure@@Base+0x32b0>
  40c4c4:	b	40c504 <argp_failure@@Base+0x32ac>
  40c4c8:	ldr	x10, [x19, #32]
  40c4cc:	sub	x9, x9, x8
  40c4d0:	add	x1, x0, x8
  40c4d4:	sub	x2, x9, x0
  40c4d8:	sub	x8, x10, x8
  40c4dc:	str	x9, [x19, #56]
  40c4e0:	str	x8, [x19, #32]
  40c4e4:	bl	401b10 <memmove@plt>
  40c4e8:	mov	w8, #0x1                   	// #1
  40c4ec:	b	40c508 <argp_failure@@Base+0x32b0>
  40c4f0:	bl	401f10 <__errno_location@plt>
  40c4f4:	mov	w8, #0xc                   	// #12
  40c4f8:	str	w8, [x0]
  40c4fc:	mov	w8, #0x1                   	// #1
  40c500:	cbnz	w8, 40c508 <argp_failure@@Base+0x32b0>
  40c504:	mov	w8, wzr
  40c508:	cbz	w8, 40c514 <argp_failure@@Base+0x32bc>
  40c50c:	mov	w0, wzr
  40c510:	b	40c518 <argp_failure@@Base+0x32c0>
  40c514:	mov	w0, #0x1                   	// #1
  40c518:	ldp	x20, x19, [sp, #16]
  40c51c:	ldp	x29, x30, [sp], #32
  40c520:	ret
  40c524:	sub	sp, sp, #0x150
  40c528:	stp	x29, x30, [sp, #240]
  40c52c:	add	x29, sp, #0xf0
  40c530:	stp	x24, x23, [sp, #288]
  40c534:	mov	x24, #0xffffffffffffffd0    	// #-48
  40c538:	mov	x8, sp
  40c53c:	sub	x9, x29, #0x70
  40c540:	stp	x28, x27, [sp, #256]
  40c544:	stp	x26, x25, [sp, #272]
  40c548:	stp	x22, x21, [sp, #304]
  40c54c:	stp	x20, x19, [sp, #320]
  40c550:	mov	x20, x1
  40c554:	mov	x19, x0
  40c558:	mov	w21, #0x96                  	// #150
  40c55c:	movk	x24, #0xff80, lsl #32
  40c560:	add	x25, x29, #0x60
  40c564:	add	x26, x8, #0x80
  40c568:	add	x27, x9, #0x30
  40c56c:	stp	x2, x3, [x29, #-112]
  40c570:	stp	x4, x5, [x29, #-96]
  40c574:	stp	x6, x7, [x29, #-80]
  40c578:	stp	q1, q2, [sp, #16]
  40c57c:	stp	q3, q4, [sp, #48]
  40c580:	str	q0, [sp]
  40c584:	stp	q5, q6, [sp, #80]
  40c588:	str	q7, [sp, #112]
  40c58c:	mov	x0, x19
  40c590:	mov	x1, x21
  40c594:	bl	40c434 <argp_failure@@Base+0x31dc>
  40c598:	cbz	w0, 40c5e4 <argp_failure@@Base+0x338c>
  40c59c:	stp	x26, x24, [x29, #-16]
  40c5a0:	stp	x25, x27, [x29, #-32]
  40c5a4:	ldp	x0, x8, [x19, #56]
  40c5a8:	ldp	q0, q1, [x29, #-32]
  40c5ac:	sub	x3, x29, #0x40
  40c5b0:	mov	x2, x20
  40c5b4:	sub	x22, x8, x0
  40c5b8:	mov	x1, x22
  40c5bc:	stp	q0, q1, [x29, #-64]
  40c5c0:	bl	401eb0 <vsnprintf@plt>
  40c5c4:	add	w8, w0, #0x1
  40c5c8:	cmp	x22, w0, sxtw
  40c5cc:	sxtw	x8, w8
  40c5d0:	mov	w23, w0
  40c5d4:	csel	x21, x21, x8, hi  // hi = pmore
  40c5d8:	mov	w8, #0x1                   	// #1
  40c5dc:	cbnz	w8, 40c5ec <argp_failure@@Base+0x3394>
  40c5e0:	b	40c608 <argp_failure@@Base+0x33b0>
  40c5e4:	mov	w8, wzr
  40c5e8:	cbz	w8, 40c608 <argp_failure@@Base+0x33b0>
  40c5ec:	sxtw	x0, w23
  40c5f0:	cmp	x22, x0
  40c5f4:	b.ls	40c58c <argp_failure@@Base+0x3334>  // b.plast
  40c5f8:	ldr	x8, [x19, #56]
  40c5fc:	add	x8, x8, x0
  40c600:	str	x8, [x19, #56]
  40c604:	b	40c60c <argp_failure@@Base+0x33b4>
  40c608:	mov	x0, #0xffffffffffffffff    	// #-1
  40c60c:	ldp	x20, x19, [sp, #320]
  40c610:	ldp	x22, x21, [sp, #304]
  40c614:	ldp	x24, x23, [sp, #288]
  40c618:	ldp	x26, x25, [sp, #272]
  40c61c:	ldp	x28, x27, [sp, #256]
  40c620:	ldp	x29, x30, [sp, #240]
  40c624:	add	sp, sp, #0x150
  40c628:	ret
  40c62c:	stp	x29, x30, [sp, #-48]!
  40c630:	str	x21, [sp, #16]
  40c634:	stp	x20, x19, [sp, #32]
  40c638:	ldp	x8, x9, [x0, #56]
  40c63c:	mov	x20, x0
  40c640:	mov	x19, x2
  40c644:	mov	x21, x1
  40c648:	add	x8, x8, x2
  40c64c:	cmp	x8, x9
  40c650:	mov	x29, sp
  40c654:	b.ls	40c668 <argp_failure@@Base+0x3410>  // b.plast
  40c658:	mov	x0, x20
  40c65c:	mov	x1, x19
  40c660:	bl	40c434 <argp_failure@@Base+0x31dc>
  40c664:	cbz	w0, 40c688 <argp_failure@@Base+0x3430>
  40c668:	ldr	x0, [x20, #56]
  40c66c:	mov	x1, x21
  40c670:	mov	x2, x19
  40c674:	bl	401b00 <memcpy@plt>
  40c678:	ldr	x8, [x20, #56]
  40c67c:	add	x8, x8, x19
  40c680:	str	x8, [x20, #56]
  40c684:	b	40c68c <argp_failure@@Base+0x3434>
  40c688:	mov	x19, xzr
  40c68c:	mov	x0, x19
  40c690:	ldp	x20, x19, [sp, #32]
  40c694:	ldr	x21, [sp, #16]
  40c698:	ldp	x29, x30, [sp], #48
  40c69c:	ret
  40c6a0:	stp	x29, x30, [sp, #-48]!
  40c6a4:	str	x21, [sp, #16]
  40c6a8:	mov	x21, x0
  40c6ac:	mov	x0, x1
  40c6b0:	stp	x20, x19, [sp, #32]
  40c6b4:	mov	x29, sp
  40c6b8:	mov	x19, x1
  40c6bc:	bl	401b60 <strlen@plt>
  40c6c0:	cbz	x0, 40c6e0 <argp_failure@@Base+0x3488>
  40c6c4:	mov	x20, x0
  40c6c8:	mov	x0, x21
  40c6cc:	mov	x1, x19
  40c6d0:	mov	x2, x20
  40c6d4:	bl	40c62c <argp_failure@@Base+0x33d4>
  40c6d8:	cmp	x0, x20
  40c6dc:	csetm	w0, ne  // ne = any
  40c6e0:	ldp	x20, x19, [sp, #32]
  40c6e4:	ldr	x21, [sp, #16]
  40c6e8:	ldp	x29, x30, [sp], #48
  40c6ec:	ret
  40c6f0:	stp	x29, x30, [sp, #-32]!
  40c6f4:	stp	x20, x19, [sp, #16]
  40c6f8:	ldp	x8, x9, [x0, #56]
  40c6fc:	mov	x19, x0
  40c700:	mov	w20, w1
  40c704:	mov	x29, sp
  40c708:	cmp	x8, x9
  40c70c:	b.cc	40c720 <argp_failure@@Base+0x34c8>  // b.lo, b.ul, b.last
  40c710:	mov	w1, #0x1                   	// #1
  40c714:	mov	x0, x19
  40c718:	bl	40c434 <argp_failure@@Base+0x31dc>
  40c71c:	cbz	w0, 40c738 <argp_failure@@Base+0x34e0>
  40c720:	ldr	x8, [x19, #56]
  40c724:	and	w0, w20, #0xff
  40c728:	add	x9, x8, #0x1
  40c72c:	str	x9, [x19, #56]
  40c730:	strb	w20, [x8]
  40c734:	b	40c73c <argp_failure@@Base+0x34e4>
  40c738:	mov	w0, #0xffffffff            	// #-1
  40c73c:	ldp	x20, x19, [sp, #16]
  40c740:	ldp	x29, x30, [sp], #32
  40c744:	ret
  40c748:	stp	x29, x30, [sp, #-32]!
  40c74c:	stp	x20, x19, [sp, #16]
  40c750:	ldp	x9, x8, [x0, #48]
  40c754:	ldr	x10, [x0, #32]
  40c758:	mov	x19, x0
  40c75c:	mov	x20, x1
  40c760:	sub	x8, x8, x9
  40c764:	cmp	x8, x10
  40c768:	mov	x29, sp
  40c76c:	b.ls	40c778 <argp_failure@@Base+0x3520>  // b.plast
  40c770:	mov	x0, x19
  40c774:	bl	40bf98 <argp_failure@@Base+0x2d40>
  40c778:	ldr	x0, [x19, #8]
  40c77c:	str	x20, [x19, #8]
  40c780:	ldp	x20, x19, [sp, #16]
  40c784:	ldp	x29, x30, [sp], #32
  40c788:	ret
  40c78c:	stp	x29, x30, [sp, #-32]!
  40c790:	stp	x20, x19, [sp, #16]
  40c794:	ldp	x9, x8, [x0, #48]
  40c798:	ldr	x10, [x0, #32]
  40c79c:	mov	x19, x0
  40c7a0:	mov	x20, x1
  40c7a4:	sub	x8, x8, x9
  40c7a8:	cmp	x8, x10
  40c7ac:	mov	x29, sp
  40c7b0:	b.ls	40c7bc <argp_failure@@Base+0x3564>  // b.plast
  40c7b4:	mov	x0, x19
  40c7b8:	bl	40bf98 <argp_failure@@Base+0x2d40>
  40c7bc:	ldr	x0, [x19, #16]
  40c7c0:	str	x20, [x19, #16]
  40c7c4:	ldp	x20, x19, [sp, #16]
  40c7c8:	ldp	x29, x30, [sp], #32
  40c7cc:	ret
  40c7d0:	stp	x29, x30, [sp, #-32]!
  40c7d4:	stp	x20, x19, [sp, #16]
  40c7d8:	ldp	x9, x8, [x0, #48]
  40c7dc:	ldr	x10, [x0, #32]
  40c7e0:	mov	x19, x0
  40c7e4:	mov	x20, x1
  40c7e8:	sub	x8, x8, x9
  40c7ec:	cmp	x8, x10
  40c7f0:	mov	x29, sp
  40c7f4:	b.ls	40c800 <argp_failure@@Base+0x35a8>  // b.plast
  40c7f8:	mov	x0, x19
  40c7fc:	bl	40bf98 <argp_failure@@Base+0x2d40>
  40c800:	ldr	x0, [x19, #24]
  40c804:	str	x20, [x19, #24]
  40c808:	ldp	x20, x19, [sp, #16]
  40c80c:	ldp	x29, x30, [sp], #32
  40c810:	ret
  40c814:	stp	x29, x30, [sp, #-32]!
  40c818:	str	x19, [sp, #16]
  40c81c:	ldp	x9, x8, [x0, #48]
  40c820:	ldr	x10, [x0, #32]
  40c824:	mov	x19, x0
  40c828:	mov	x29, sp
  40c82c:	sub	x8, x8, x9
  40c830:	cmp	x8, x10
  40c834:	b.ls	40c840 <argp_failure@@Base+0x35e8>  // b.plast
  40c838:	mov	x0, x19
  40c83c:	bl	40bf98 <argp_failure@@Base+0x2d40>
  40c840:	ldr	x8, [x19, #40]
  40c844:	ldr	x19, [sp, #16]
  40c848:	bic	x0, x8, x8, asr #63
  40c84c:	ldp	x29, x30, [sp], #32
  40c850:	ret
  40c854:	nop
  40c858:	stp	x29, x30, [sp, #-64]!
  40c85c:	mov	x29, sp
  40c860:	stp	x19, x20, [sp, #16]
  40c864:	adrp	x20, 41f000 <argp_failure@@Base+0x15da8>
  40c868:	add	x20, x20, #0xdf0
  40c86c:	stp	x21, x22, [sp, #32]
  40c870:	adrp	x21, 41f000 <argp_failure@@Base+0x15da8>
  40c874:	add	x21, x21, #0xde8
  40c878:	sub	x20, x20, x21
  40c87c:	mov	w22, w0
  40c880:	stp	x23, x24, [sp, #48]
  40c884:	mov	x23, x1
  40c888:	mov	x24, x2
  40c88c:	bl	401ac0 <memcpy@plt-0x40>
  40c890:	cmp	xzr, x20, asr #3
  40c894:	b.eq	40c8c0 <argp_failure@@Base+0x3668>  // b.none
  40c898:	asr	x20, x20, #3
  40c89c:	mov	x19, #0x0                   	// #0
  40c8a0:	ldr	x3, [x21, x19, lsl #3]
  40c8a4:	mov	x2, x24
  40c8a8:	add	x19, x19, #0x1
  40c8ac:	mov	x1, x23
  40c8b0:	mov	w0, w22
  40c8b4:	blr	x3
  40c8b8:	cmp	x20, x19
  40c8bc:	b.ne	40c8a0 <argp_failure@@Base+0x3648>  // b.any
  40c8c0:	ldp	x19, x20, [sp, #16]
  40c8c4:	ldp	x21, x22, [sp, #32]
  40c8c8:	ldp	x23, x24, [sp, #48]
  40c8cc:	ldp	x29, x30, [sp], #64
  40c8d0:	ret
  40c8d4:	nop
  40c8d8:	ret
  40c8dc:	nop
  40c8e0:	mov	x2, x1
  40c8e4:	mov	w1, w0
  40c8e8:	mov	w0, #0x0                   	// #0
  40c8ec:	b	401e60 <__fxstat@plt>

Disassembly of section .fini:

000000000040c8f0 <.fini>:
  40c8f0:	stp	x29, x30, [sp, #-16]!
  40c8f4:	mov	x29, sp
  40c8f8:	ldp	x29, x30, [sp], #16
  40c8fc:	ret
