{
  "title": "Interrupt Vector Table",
  "story": [
    {
      "type": "paragraph",
      "id": "4d8f87b6ab214dc3",
      "text": "(IVT) is a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors. "
    },
    {
      "type": "paragraph",
      "id": "c8daa6c69dc8605c",
      "text": "Each entry of the interrupt vector table, called an interrupt vector, is the address of an interrupt handler. While the concept is common across processor architectures, IVTs may be implemented in architecture-specific fashions. For example, a [[Dispatch Table]] is one method of implementing an interrupt vector table. [https://en.wikipedia.org/wiki/Interrupt_vector_table wikipedia]"
    }
  ],
  "journal": [
    {
      "type": "create",
      "item": {
        "title": "Interrupt Vector Table",
        "story": []
      },
      "date": 1655963447887
    },
    {
      "id": "4d8f87b6ab214dc3",
      "type": "add",
      "item": {
        "type": "paragraph",
        "id": "4d8f87b6ab214dc3",
        "text": "[[Interrupt Vector Table]]  (IVT) is a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors. Each entry of the interrupt vector table, called an interrupt vector, is the address of an interrupt handler. While the concept is common across processor architectures, IVTs may be implemented in architecture-specific fashions. For example, a dispatch table is one method of implementing an interrupt vector table. "
      },
      "date": 1655963450225
    },
    {
      "type": "edit",
      "id": "4d8f87b6ab214dc3",
      "item": {
        "type": "paragraph",
        "id": "4d8f87b6ab214dc3",
        "text": "[[Interrupt Vector Table]]  (IVT) is a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors. Each entry of the interrupt vector table, called an interrupt vector, is the address of an interrupt handler. While the concept is common across processor architectures, IVTs may be implemented in architecture-specific fashions. For example, a dispatch table is one method of implementing an interrupt vector table. [https://en.wikipedia.org/wiki/Interrupt_vector_table wikipedia]"
      },
      "date": 1655963473707
    },
    {
      "type": "fork",
      "site": "dreyeck.wiki.ralfbarkow.ch",
      "date": 1679563662972
    },
    {
      "type": "edit",
      "id": "4d8f87b6ab214dc3",
      "item": {
        "type": "paragraph",
        "id": "4d8f87b6ab214dc3",
        "text": "(IVT) is a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors. Each entry of the interrupt vector table, called an interrupt vector, is the address of an interrupt handler. While the concept is common across processor architectures, IVTs may be implemented in architecture-specific fashions. For example, a dispatch table is one method of implementing an interrupt vector table. [https://en.wikipedia.org/wiki/Interrupt_vector_table wikipedia]"
      },
      "date": 1679563737247
    },
    {
      "type": "edit",
      "id": "4d8f87b6ab214dc3",
      "item": {
        "type": "paragraph",
        "id": "4d8f87b6ab214dc3",
        "text": "(IVT) is a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors. "
      },
      "date": 1679563749461
    },
    {
      "type": "add",
      "id": "c8daa6c69dc8605c",
      "item": {
        "type": "paragraph",
        "id": "c8daa6c69dc8605c",
        "text": "Each entry of the interrupt vector table, called an interrupt vector, is the address of an interrupt handler. While the concept is common across processor architectures, IVTs may be implemented in architecture-specific fashions. For example, a dispatch table is one method of implementing an interrupt vector table. [https://en.wikipedia.org/wiki/Interrupt_vector_table wikipedia]"
      },
      "after": "4d8f87b6ab214dc3",
      "date": 1679563750040
    },
    {
      "type": "edit",
      "id": "c8daa6c69dc8605c",
      "item": {
        "type": "paragraph",
        "id": "c8daa6c69dc8605c",
        "text": "Each entry of the interrupt vector table, called an interrupt vector, is the address of an interrupt handler. While the concept is common across processor architectures, IVTs may be implemented in architecture-specific fashions. For example, a [[Dispatch Table]] is one method of implementing an interrupt vector table. [https://en.wikipedia.org/wiki/Interrupt_vector_table wikipedia]"
      },
      "date": 1679563786617
    },
    {
      "type": "fork",
      "site": "papers.dreyeck.ch",
      "date": 1679563818794
    }
  ]
}