{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606274496689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606274496689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 22:21:36 2020 " "Processing started: Tue Nov 24 22:21:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606274496689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274496689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiMips -c SingleMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiMips -c SingleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274496690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606274497074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606274497074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globalcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file globalcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GlobalControl " "Found entity 1: GlobalControl" {  } { { "GlobalControl.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/GlobalControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ALUControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signextend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/SignExtend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobpcadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobpcadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobpcadd-SYN " "Found design unit 1: thirtytwobpcadd-SYN" {  } { { "ThirtyTwoBPCAdd.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ThirtyTwoBPCAdd.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503482 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBPCAdd " "Found entity 1: ThirtyTwoBPCAdd" {  } { { "ThirtyTwoBPCAdd.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ThirtyTwoBPCAdd.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobaddbranch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobaddbranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobaddbranch-SYN " "Found design unit 1: thirtytwobaddbranch-SYN" {  } { { "thirtytwobaddBranch.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobaddBranch.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503484 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobaddBranch " "Found entity 1: thirtytwobaddBranch" {  } { { "thirtytwobaddBranch.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobaddBranch.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlefttwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftlefttwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftlefttwo-SYN " "Found design unit 1: shiftlefttwo-SYN" {  } { { "shiftlefttwo.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/shiftlefttwo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503485 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftlefttwo " "Found entity 1: shiftlefttwo" {  } { { "shiftlefttwo.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/shiftlefttwo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlefttwobranch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftlefttwobranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftlefttwobranch-SYN " "Found design unit 1: shiftlefttwobranch-SYN" {  } { { "shiftlefttwobranch.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/shiftlefttwobranch.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503487 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftlefttwobranch " "Found entity 1: shiftlefttwobranch" {  } { { "shiftlefttwobranch.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/shiftlefttwobranch.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfilemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfilemux-SYN " "Found design unit 1: regfilemux-SYN" {  } { { "regfilemux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfilemux.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503489 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfilemux " "Found entity 1: regfilemux" {  } { { "regfilemux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfilemux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitmux-SYN " "Found design unit 1: thirtytwobitmux-SYN" {  } { { "thirtytwobitmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobitmux.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503490 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitmux " "Found entity 1: thirtytwobitmux" {  } { { "thirtytwobitmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobitmux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllphaseshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllphaseshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllphaseshift-rtl " "Found design unit 1: pllphaseshift-rtl" {  } { { "pllphaseshift.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/pllphaseshift.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503492 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllphaseshift " "Found entity 1: pllphaseshift" {  } { { "pllphaseshift.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/pllphaseshift.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllphaseshift/pllphaseshift_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pllphaseshift/pllphaseshift_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllphaseshift_0002 " "Found entity 1: pllphaseshift_0002" {  } { { "pllphaseshift/pllphaseshift_0002.v" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/pllphaseshift/pllphaseshift_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamemory-SYN " "Found design unit 1: datamemory-SYN" {  } { { "datamemory.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/datamemory.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503496 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/datamemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemorysym.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemorysym.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemorysym " "Found entity 1: datamemorysym" {  } { { "datamemorysym.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/datamemorysym.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "IMem.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/IMem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1p128w32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem1p128w32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem1p128w32b-SYN " "Found design unit 1: mem1p128w32b-SYN" {  } { { "Mem1p128w32b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Mem1p128w32b.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem1p128w32b " "Found entity 1: Mem1p128w32b" {  } { { "Mem1p128w32b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Mem1p128w32b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpshift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jumpshift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jumpshift " "Found entity 1: jumpshift" {  } { { "jumpshift.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/jumpshift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branchshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchshift-SYN " "Found design unit 1: branchshift-SYN" {  } { { "branchshift.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/branchshift.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503504 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchshift " "Found entity 1: branchshift" {  } { { "branchshift.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/branchshift.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant4-SYN " "Found design unit 1: constant4-SYN" {  } { { "constant4.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/constant4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503505 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant4 " "Found entity 1: constant4" {  } { { "constant4.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/constant4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pipelined_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_pipelined_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mips_pipelined_processor " "Found entity 1: mips_pipelined_processor" {  } { { "mips_pipelined_processor.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentysixbitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twentysixbitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twentysixbitreg " "Found entity 1: twentysixbitreg" {  } { { "twentysixbitreg.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/twentysixbitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fivebitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fivebitreg " "Found entity 1: Fivebitreg" {  } { { "Fivebitreg.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Fivebitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Threebitreg " "Found entity 1: Threebitreg" {  } { { "Threebitreg.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Threebitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Twobitreg " "Found entity 1: Twobitreg" {  } { { "Twobitreg.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Twobitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbitreg " "Found entity 1: Fourbitreg" {  } { { "Fourbitreg.bdf" "" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Fourbitreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemresetmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemresetmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imemresetmux-SYN " "Found design unit 1: imemresetmux-SYN" {  } { { "ImemResetMux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ImemResetMux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImemResetMux " "Found entity 1: ImemResetMux" {  } { { "ImemResetMux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ImemResetMux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_pipelined_processor " "Elaborating entity \"mips_pipelined_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606274503540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Threebitreg Threebitreg:Mreg1 " "Elaborating entity \"Threebitreg\" for hierarchy \"Threebitreg:Mreg1\"" {  } { { "mips_pipelined_processor.bdf" "Mreg1" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -664 576 752 -536 "Mreg1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GlobalControl GlobalControl:control " "Elaborating entity \"GlobalControl\" for hierarchy \"GlobalControl:control\"" {  } { { "mips_pipelined_processor.bdf" "control" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -632 192 368 -440 "control" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg32bit.vhd 2 1 " "Using design file reg32bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-bdf_type " "Found design unit 1: reg32bit-bdf_type" {  } { { "reg32bit.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/reg32bit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503599 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/reg32bit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274503599 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "reg32bit " "Found the following files while searching for definition of entity \"reg32bit\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "reg32bit.bdf " "File: reg32bit.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1606274503600 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1606274503600 "|mips_pipelined_processor|reg32bit:IFIDIMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit reg32bit:IFIDIMem " "Elaborating entity \"reg32bit\" for hierarchy \"reg32bit:IFIDIMem\"" {  } { { "mips_pipelined_processor.bdf" "IFIDIMem" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 120 -192 -40 248 "IFIDIMem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem1p128w32b Mem1p128w32b:instructionmem " "Elaborating entity \"Mem1p128w32b\" for hierarchy \"Mem1p128w32b:instructionmem\"" {  } { { "mips_pipelined_processor.bdf" "instructionmem" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 120 -496 -280 248 "instructionmem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component\"" {  } { { "Mem1p128w32b.vhd" "altsyncram_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Mem1p128w32b.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component\"" {  } { { "Mem1p128w32b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Mem1p128w32b.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab6MemInit.mif " "Parameter \"init_file\" = \"lab6MemInit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503713 ""}  } { { "Mem1p128w32b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/Mem1p128w32b.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274503713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pb34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pb34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pb34 " "Found entity 1: altsyncram_pb34" {  } { { "db/altsyncram_pb34.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/altsyncram_pb34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pb34 Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component\|altsyncram_pb34:auto_generated " "Elaborating entity \"altsyncram_pb34\" for hierarchy \"Mem1p128w32b:instructionmem\|altsyncram:altsyncram_component\|altsyncram_pb34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImemResetMux ImemResetMux:Imemreset " "Elaborating entity \"ImemResetMux\" for hierarchy \"ImemResetMux:Imemreset\"" {  } { { "mips_pipelined_processor.bdf" "Imemreset" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 312 -480 -336 392 "Imemreset" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component\"" {  } { { "ImemResetMux.vhd" "LPM_MUX_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ImemResetMux.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component\"" {  } { { "ImemResetMux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ImemResetMux.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503835 ""}  } { { "ImemResetMux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ImemResetMux.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274503835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a0e " "Found entity 1: mux_a0e" {  } { { "db/mux_a0e.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/mux_a0e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a0e ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component\|mux_a0e:auto_generated " "Elaborating entity \"mux_a0e\" for hierarchy \"ImemResetMux:Imemreset\|LPM_MUX:LPM_MUX_component\|mux_a0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitmux thirtytwobitmux:BranchMux2 " "Elaborating entity \"thirtytwobitmux\" for hierarchy \"thirtytwobitmux:BranchMux2\"" {  } { { "mips_pipelined_processor.bdf" "BranchMux2" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -376 2152 2296 -296 "BranchMux2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component\"" {  } { { "thirtytwobitmux.vhd" "LPM_MUX_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobitmux.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component\"" {  } { { "thirtytwobitmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobitmux.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274503913 ""}  } { { "thirtytwobitmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobitmux.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274503913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o1e " "Found entity 1: mux_o1e" {  } { { "db/mux_o1e.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/mux_o1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274503947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o1e thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component\|mux_o1e:auto_generated " "Elaborating entity \"mux_o1e\" for hierarchy \"thirtytwobitmux:BranchMux2\|LPM_MUX:LPM_MUX_component\|mux_o1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fivebitreg Fivebitreg:Exreg " "Elaborating entity \"Fivebitreg\" for hierarchy \"Fivebitreg:Exreg\"" {  } { { "mips_pipelined_processor.bdf" "Exreg" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -512 568 744 -384 "Exreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "32bitalu.vhd 2 1 " "Using design file 32bitalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 32bitalu-bdf_type " "Found design unit 1: 32bitalu-bdf_type" {  } { { "32bitalu.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/32bitalu.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503986 ""} { "Info" "ISGN_ENTITY_NAME" "1 32bitalu " "Found entity 1: 32bitalu" {  } { { "32bitalu.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/32bitalu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274503986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274503986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32bitalu 32bitalu:alu " "Elaborating entity \"32bitalu\" for hierarchy \"32bitalu:alu\"" {  } { { "mips_pipelined_processor.bdf" "alu" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 192 1208 1416 352 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274503986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebitalu.vhd 2 1 " "Using design file onebitalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitalu-bdf_type " "Found design unit 1: onebitalu-bdf_type" {  } { { "onebitalu.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/onebitalu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504027 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebitalu " "Found entity 1: onebitalu" {  } { { "onebitalu.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/onebitalu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504027 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "onebitalu " "Found the following files while searching for definition of entity \"onebitalu\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "onebitalu.bdf " "File: onebitalu.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1606274504027 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1606274504027 "|mips_pipelined_processor|32bitalu:alu|onebitalu:b2v_alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitalu 32bitalu:alu\|onebitalu:b2v_alu0 " "Elaborating entity \"onebitalu\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\"" {  } { { "32bitalu.vhd" "b2v_alu0" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/32bitalu.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_1bit_adder.vhd 2 1 " "Using design file alu_1bit_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1bit_adder-SYN " "Found design unit 1: alu_1bit_adder-SYN" {  } { { "alu_1bit_adder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/alu_1bit_adder.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504049 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_adder " "Found entity 1: alu_1bit_adder" {  } { { "alu_1bit_adder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/alu_1bit_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit_adder 32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd " "Elaborating entity \"alu_1bit_adder\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\"" {  } { { "onebitalu.vhd" "b2v_1bitadd" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/onebitalu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub 32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "alu_1bit_adder.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/alu_1bit_adder.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "alu_1bit_adder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/alu_1bit_adder.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504091 ""}  } { { "alu_1bit_adder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/alu_1bit_adder.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274504091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3i " "Found entity 1: add_sub_r3i" {  } { { "db/add_sub_r3i.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/add_sub_r3i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274504131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r3i 32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_r3i:auto_generated " "Elaborating entity \"add_sub_r3i\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|alu_1bit_adder:b2v_1bitadd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_r3i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4_1_1b.vhd 2 1 " "Using design file mux_4_1_1b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1_1b-SYN " "Found design unit 1: mux_4_1_1b-SYN" {  } { { "mux_4_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_4_1_1b.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504153 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_1b " "Found entity 1: mux_4_1_1b" {  } { { "mux_4_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_4_1_1b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1_1b 32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation " "Elaborating entity \"mux_4_1_1b\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\"" {  } { { "onebitalu.vhd" "b2v_1bitoperation" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/onebitalu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_4_1_1b.vhd" "LPM_MUX_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_4_1_1b.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_4_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_4_1_1b.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504181 ""}  } { { "mux_4_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_4_1_1b.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274504181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_70e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_70e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_70e " "Found entity 1: mux_70e" {  } { { "db/mux_70e.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/mux_70e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274504223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_70e 32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated " "Elaborating entity \"mux_70e\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_4_1_1b:b2v_1bitoperation\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2_1_1b.vhd 2 1 " "Using design file mux_2_1_1b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1_1b-SYN " "Found design unit 1: mux_2_1_1b-SYN" {  } { { "mux_2_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_2_1_1b.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504243 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1b " "Found entity 1: mux_2_1_1b" {  } { { "mux_2_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_2_1_1b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_1b 32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1 " "Elaborating entity \"mux_2_1_1b\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\"" {  } { { "onebitalu.vhd" "b2v_muxa2t1" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/onebitalu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2_1_1b.vhd" "LPM_MUX_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_2_1_1b.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_2_1_1b.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504271 ""}  } { { "mux_2_1_1b.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mux_2_1_1b.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274504271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_40e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_40e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_40e " "Found entity 1: mux_40e" {  } { { "db/mux_40e.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/mux_40e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274504305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_40e 32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component\|mux_40e:auto_generated " "Elaborating entity \"mux_40e\" for hierarchy \"32bitalu:alu\|onebitalu:b2v_alu0\|mux_2_1_1b:b2v_muxa2t1\|LPM_MUX:LPM_MUX_component\|mux_40e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:alucontrol " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:alucontrol\"" {  } { { "mips_pipelined_processor.bdf" "alucontrol" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 472 944 1160 568 "alucontrol" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:signextend " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:signextend\"" {  } { { "mips_pipelined_processor.bdf" "signextend" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 392 128 360 488 "signextend" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile32.vhd 2 1 " "Using design file regfile32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile32-bdf_type " "Found design unit 1: regfile32-bdf_type" {  } { { "regfile32.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfile32.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504679 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile32 " "Found entity 1: regfile32" {  } { { "regfile32.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfile32.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504679 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "regfile32 " "Found the following files while searching for definition of entity \"regfile32\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "regfile32.bdf " "File: regfile32.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1606274504679 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1606274504679 "|mips_pipelined_processor|regfile32:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32 regfile32:regfile " "Elaborating entity \"regfile32\" for hierarchy \"regfile32:regfile\"" {  } { { "mips_pipelined_processor.bdf" "regfile" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 184 152 432 344 "regfile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readdecoder.vhd 2 1 " "Using design file readdecoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readdecoder-SYN " "Found design unit 1: readdecoder-SYN" {  } { { "readdecoder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readdecoder.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504748 ""} { "Info" "ISGN_ENTITY_NAME" "1 readdecoder " "Found entity 1: readdecoder" {  } { { "readdecoder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readdecoder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readdecoder regfile32:regfile\|readdecoder:b2v_decode1 " "Elaborating entity \"readdecoder\" for hierarchy \"regfile32:regfile\|readdecoder:b2v_decode1\"" {  } { { "regfile32.vhd" "b2v_decode1" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfile32.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component\"" {  } { { "readdecoder.vhd" "LPM_DECODE_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readdecoder.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component\"" {  } { { "readdecoder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readdecoder.vhd" 199 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274504806 ""}  } { { "readdecoder.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readdecoder.vhd" 199 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274504806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274504841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"regfile32:regfile\|readdecoder:b2v_decode1\|lpm_decode:LPM_DECODE_component\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readmux.vhd 2 1 " "Using design file readmux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readmux-SYN " "Found design unit 1: readmux-SYN" {  } { { "readmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readmux.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504865 ""} { "Info" "ISGN_ENTITY_NAME" "1 readmux " "Found entity 1: readmux" {  } { { "readmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readmux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274504865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606274504865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readmux regfile32:regfile\|readmux:b2v_read1 " "Elaborating entity \"readmux\" for hierarchy \"regfile32:regfile\|readmux:b2v_read1\"" {  } { { "regfile32.vhd" "b2v_read1" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfile32.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274504867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component\"" {  } { { "readmux.vhd" "LPM_MUX_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readmux.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component\"" {  } { { "readmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readmux.vhd" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505106 ""}  } { { "readmux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/readmux.vhd" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f3e " "Found entity 1: mux_f3e" {  } { { "db/mux_f3e.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/mux_f3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274505154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274505154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f3e regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component\|mux_f3e:auto_generated " "Elaborating entity \"mux_f3e\" for hierarchy \"regfile32:regfile\|readmux:b2v_read1\|LPM_MUX:LPM_MUX_component\|mux_f3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twobitreg Twobitreg:WB2 " "Elaborating entity \"Twobitreg\" for hierarchy \"Twobitreg:WB2\"" {  } { { "mips_pipelined_processor.bdf" "WB2" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -832 1896 2072 -704 "WB2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:Dmemory " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:Dmemory\"" {  } { { "mips_pipelined_processor.bdf" "Dmemory" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 320 1952 2208 480 "Dmemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datamemory:Dmemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datamemory:Dmemory\|altsyncram:altsyncram_component\"" {  } { { "datamemory.vhd" "altsyncram_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/datamemory.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:Dmemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datamemory:Dmemory\|altsyncram:altsyncram_component\"" {  } { { "datamemory.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/datamemory.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:Dmemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"datamemory:Dmemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505305 ""}  } { { "datamemory.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/datamemory.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgv3 " "Found entity 1: altsyncram_lgv3" {  } { { "db/altsyncram_lgv3.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/altsyncram_lgv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274505348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274505348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgv3 datamemory:Dmemory\|altsyncram:altsyncram_component\|altsyncram_lgv3:auto_generated " "Elaborating entity \"altsyncram_lgv3\" for hierarchy \"datamemory:Dmemory\|altsyncram:altsyncram_component\|altsyncram_lgv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfilemux regfilemux:regmux " "Elaborating entity \"regfilemux\" for hierarchy \"regfilemux:regmux\"" {  } { { "mips_pipelined_processor.bdf" "regmux" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { 608 464 608 688 "regmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX regfilemux:regmux\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"regfilemux:regmux\|LPM_MUX:LPM_MUX_component\"" {  } { { "regfilemux.vhd" "LPM_MUX_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfilemux.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfilemux:regmux\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"regfilemux:regmux\|LPM_MUX:LPM_MUX_component\"" {  } { { "regfilemux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfilemux.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfilemux:regmux\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"regfilemux:regmux\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505403 ""}  } { { "regfilemux.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/regfilemux.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_80e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_80e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_80e " "Found entity 1: mux_80e" {  } { { "db/mux_80e.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/mux_80e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274505437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274505437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_80e regfilemux:regmux\|LPM_MUX:LPM_MUX_component\|mux_80e:auto_generated " "Elaborating entity \"mux_80e\" for hierarchy \"regfilemux:regmux\|LPM_MUX:LPM_MUX_component\|mux_80e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoBPCAdd ThirtyTwoBPCAdd:pcplus4 " "Elaborating entity \"ThirtyTwoBPCAdd\" for hierarchy \"ThirtyTwoBPCAdd:pcplus4\"" {  } { { "mips_pipelined_processor.bdf" "pcplus4" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -200 -456 -296 -104 "pcplus4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ThirtyTwoBPCAdd.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ThirtyTwoBPCAdd.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ThirtyTwoBPCAdd.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ThirtyTwoBPCAdd.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505478 ""}  } { { "ThirtyTwoBPCAdd.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/ThirtyTwoBPCAdd.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hmh " "Found entity 1: add_sub_hmh" {  } { { "db/add_sub_hmh.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/add_sub_hmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274505513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274505513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hmh ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_hmh:auto_generated " "Elaborating entity \"add_sub_hmh\" for hierarchy \"ThirtyTwoBPCAdd:pcplus4\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_hmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobaddBranch thirtytwobaddBranch:Branchadd " "Elaborating entity \"thirtytwobaddBranch\" for hierarchy \"thirtytwobaddBranch:Branchadd\"" {  } { { "mips_pipelined_processor.bdf" "Branchadd" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -368 1296 1456 -272 "Branchadd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "thirtytwobaddBranch.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobaddBranch.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "thirtytwobaddBranch.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobaddBranch.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505562 ""}  } { { "thirtytwobaddBranch.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/thirtytwobaddBranch.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qbh " "Found entity 1: add_sub_qbh" {  } { { "db/add_sub_qbh.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/add_sub_qbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274505596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274505596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qbh thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qbh:auto_generated " "Elaborating entity \"add_sub_qbh\" for hierarchy \"thirtytwobaddBranch:Branchadd\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qbh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchshift branchshift:branchshifter " "Elaborating entity \"branchshift\" for hierarchy \"branchshift:branchshifter\"" {  } { { "mips_pipelined_processor.bdf" "branchshifter" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -320 1056 1232 -240 "branchshifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "branchshift.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/branchshift.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "branchshift.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/branchshift.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505641 ""}  } { { "branchshift.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/branchshift.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_rkb " "Found entity 1: lpm_clshift_rkb" {  } { { "db/lpm_clshift_rkb.tdf" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/db/lpm_clshift_rkb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606274505650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274505650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_rkb branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated " "Elaborating entity \"lpm_clshift_rkb\" for hierarchy \"branchshift:branchshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant4 constant4:const2 " "Elaborating entity \"constant4\" for hierarchy \"constant4:const2\"" {  } { { "mips_pipelined_processor.bdf" "const2" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -304 856 968 -256 "const2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant4:const2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constant4:const2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant4.vhd" "LPM_CONSTANT_component" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/constant4.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constant4:const2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constant4:const2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant4.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/constant4.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant4:const2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constant4:const2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606274505694 ""}  } { { "constant4.vhd" "" { Text "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/constant4.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606274505694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpshift jumpshift:jmpshifter " "Elaborating entity \"jumpshift\" for hierarchy \"jumpshift:jmpshifter\"" {  } { { "mips_pipelined_processor.bdf" "jmpshifter" { Schematic "C:/Users/jsmur/OneDrive/School/Villanova/Junior/Fall/ComputerArchitecture/Labs/Lab6/Lab6/mips_pipelined_processor.bdf" { { -328 192 416 -232 "jmpshifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274505695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606274507582 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllphaseshift 16 " "Ignored 16 assignments for entity \"pllphaseshift\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllphaseshift -sip pllphaseshift.sip -library lib_pllphaseshift " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllphaseshift -sip pllphaseshift.sip -library lib_pllphaseshift was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606274508695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pllphaseshift -sip pllphaseshift.sip -library lib_pllphaseshift " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pllphaseshift -sip pllphaseshift.sip -library lib_pllphaseshift was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606274508695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pllphaseshift -sip pllphaseshift.sip -library lib_pllphaseshift " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllphaseshift -sip pllphaseshift.sip -library lib_pllphaseshift was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1606274508695 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1606274508695 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pllphaseshift_0002 317 " "Ignored 317 assignments for entity \"pllphaseshift_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1606274508695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606274509073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606274509073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2712 " "Implemented 2712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606274509289 ""} { "Info" "ICUT_CUT_TM_OPINS" "344 " "Implemented 344 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606274509289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2270 " "Implemented 2270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606274509289 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606274509289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606274509289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606274509339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 22:21:49 2020 " "Processing ended: Tue Nov 24 22:21:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606274509339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606274509339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606274509339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606274509339 ""}
