INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/9_decoder_2x4/9_decoder_2x4.srcs/sources_1/new/decoder_2x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/9_decoder_2x4/9_decoder_2x4.srcs/sim_1/new/decoder_2x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2x4_tb
