# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {sim_tb_top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.sim_tb_top xil_defaultlib.glbl 
# Start time: 10:39:48 on Aug 17,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\IN_FIFO.v(247): Module 'SIP_IN_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_IN_PHY.v(431): Module 'SIP_PHASER_IN' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\IN_FIFO.v(247): Module 'SIP_IN_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_IN_PHY.v(431): Module 'SIP_PHASER_IN' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\IN_FIFO.v(247): Module 'SIP_IN_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_IN_PHY.v(431): Module 'SIP_PHASER_IN' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\ISERDESE2.v(594): Module 'B_ISERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\IN_FIFO.v(247): Module 'SIP_IN_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_IN_PHY.v(431): Module 'SIP_PHASER_IN' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHY_CONTROL.v(504): Module 'SIP_PHY_CONTROL' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OSERDESE2.v(382): Module 'B_OSERDESE2' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\OUT_FIFO.v(260): Module 'SIP_OUT_FIFO' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHASER_OUT_PHY.v(413): Module 'SIP_PHASER_OUT' is not defined.
# ** Error: D:\Xilinx\vivado\Vivado\2018.2\data\verilog\src\unisims\PHY_CONTROL.v(504): Module 'SIP_PHY_CONTROL' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim_tb_top_simulate.do PAUSED at line 9
# End time: 10:40:06 on Aug 17,2018, Elapsed time: 0:00:18
# Errors: 121, Warnings: 0
