// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST,
        m_axi_gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP,
        m_axi_gmem1_0_BID,
        m_axi_gmem1_0_BUSER,
        m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST,
        m_axi_gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP,
        m_axi_gmem0_0_BID,
        m_axi_gmem0_0_BUSER,
        sext_ln43,
        sext_ln46_1,
        sext_ln46_2,
        sext_ln46_3,
        sext_ln46_4,
        sext_ln46_5,
        sext_ln46_6,
        sext_ln46_7,
        sext_ln46_8,
        phi_mul,
        conv1_out_address0,
        conv1_out_ce0,
        conv1_out_we0,
        conv1_out_d0,
        conv1_out_1_address0,
        conv1_out_1_ce0,
        conv1_out_1_we0,
        conv1_out_1_d0,
        input_r,
        sum,
        grp_fu_1035_p_din0,
        grp_fu_1035_p_din1,
        grp_fu_1035_p_opcode,
        grp_fu_1035_p_dout0,
        grp_fu_1035_p_ce,
        grp_fu_1039_p_din0,
        grp_fu_1039_p_din1,
        grp_fu_1039_p_dout0,
        grp_fu_1039_p_ce,
        grp_fu_1043_p_din0,
        grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0,
        grp_fu_1043_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem1_0_AWVALID;
input   m_axi_gmem1_0_AWREADY;
output  [63:0] m_axi_gmem1_0_AWADDR;
output  [0:0] m_axi_gmem1_0_AWID;
output  [31:0] m_axi_gmem1_0_AWLEN;
output  [2:0] m_axi_gmem1_0_AWSIZE;
output  [1:0] m_axi_gmem1_0_AWBURST;
output  [1:0] m_axi_gmem1_0_AWLOCK;
output  [3:0] m_axi_gmem1_0_AWCACHE;
output  [2:0] m_axi_gmem1_0_AWPROT;
output  [3:0] m_axi_gmem1_0_AWQOS;
output  [3:0] m_axi_gmem1_0_AWREGION;
output  [0:0] m_axi_gmem1_0_AWUSER;
output   m_axi_gmem1_0_WVALID;
input   m_axi_gmem1_0_WREADY;
output  [31:0] m_axi_gmem1_0_WDATA;
output  [3:0] m_axi_gmem1_0_WSTRB;
output   m_axi_gmem1_0_WLAST;
output  [0:0] m_axi_gmem1_0_WID;
output  [0:0] m_axi_gmem1_0_WUSER;
output   m_axi_gmem1_0_ARVALID;
input   m_axi_gmem1_0_ARREADY;
output  [63:0] m_axi_gmem1_0_ARADDR;
output  [0:0] m_axi_gmem1_0_ARID;
output  [31:0] m_axi_gmem1_0_ARLEN;
output  [2:0] m_axi_gmem1_0_ARSIZE;
output  [1:0] m_axi_gmem1_0_ARBURST;
output  [1:0] m_axi_gmem1_0_ARLOCK;
output  [3:0] m_axi_gmem1_0_ARCACHE;
output  [2:0] m_axi_gmem1_0_ARPROT;
output  [3:0] m_axi_gmem1_0_ARQOS;
output  [3:0] m_axi_gmem1_0_ARREGION;
output  [0:0] m_axi_gmem1_0_ARUSER;
input   m_axi_gmem1_0_RVALID;
output   m_axi_gmem1_0_RREADY;
input  [31:0] m_axi_gmem1_0_RDATA;
input   m_axi_gmem1_0_RLAST;
input  [0:0] m_axi_gmem1_0_RID;
input  [8:0] m_axi_gmem1_0_RFIFONUM;
input  [0:0] m_axi_gmem1_0_RUSER;
input  [1:0] m_axi_gmem1_0_RRESP;
input   m_axi_gmem1_0_BVALID;
output   m_axi_gmem1_0_BREADY;
input  [1:0] m_axi_gmem1_0_BRESP;
input  [0:0] m_axi_gmem1_0_BID;
input  [0:0] m_axi_gmem1_0_BUSER;
output   m_axi_gmem0_0_AWVALID;
input   m_axi_gmem0_0_AWREADY;
output  [63:0] m_axi_gmem0_0_AWADDR;
output  [0:0] m_axi_gmem0_0_AWID;
output  [31:0] m_axi_gmem0_0_AWLEN;
output  [2:0] m_axi_gmem0_0_AWSIZE;
output  [1:0] m_axi_gmem0_0_AWBURST;
output  [1:0] m_axi_gmem0_0_AWLOCK;
output  [3:0] m_axi_gmem0_0_AWCACHE;
output  [2:0] m_axi_gmem0_0_AWPROT;
output  [3:0] m_axi_gmem0_0_AWQOS;
output  [3:0] m_axi_gmem0_0_AWREGION;
output  [0:0] m_axi_gmem0_0_AWUSER;
output   m_axi_gmem0_0_WVALID;
input   m_axi_gmem0_0_WREADY;
output  [31:0] m_axi_gmem0_0_WDATA;
output  [3:0] m_axi_gmem0_0_WSTRB;
output   m_axi_gmem0_0_WLAST;
output  [0:0] m_axi_gmem0_0_WID;
output  [0:0] m_axi_gmem0_0_WUSER;
output   m_axi_gmem0_0_ARVALID;
input   m_axi_gmem0_0_ARREADY;
output  [63:0] m_axi_gmem0_0_ARADDR;
output  [0:0] m_axi_gmem0_0_ARID;
output  [31:0] m_axi_gmem0_0_ARLEN;
output  [2:0] m_axi_gmem0_0_ARSIZE;
output  [1:0] m_axi_gmem0_0_ARBURST;
output  [1:0] m_axi_gmem0_0_ARLOCK;
output  [3:0] m_axi_gmem0_0_ARCACHE;
output  [2:0] m_axi_gmem0_0_ARPROT;
output  [3:0] m_axi_gmem0_0_ARQOS;
output  [3:0] m_axi_gmem0_0_ARREGION;
output  [0:0] m_axi_gmem0_0_ARUSER;
input   m_axi_gmem0_0_RVALID;
output   m_axi_gmem0_0_RREADY;
input  [31:0] m_axi_gmem0_0_RDATA;
input   m_axi_gmem0_0_RLAST;
input  [0:0] m_axi_gmem0_0_RID;
input  [8:0] m_axi_gmem0_0_RFIFONUM;
input  [0:0] m_axi_gmem0_0_RUSER;
input  [1:0] m_axi_gmem0_0_RRESP;
input   m_axi_gmem0_0_BVALID;
output   m_axi_gmem0_0_BREADY;
input  [1:0] m_axi_gmem0_0_BRESP;
input  [0:0] m_axi_gmem0_0_BID;
input  [0:0] m_axi_gmem0_0_BUSER;
input  [61:0] sext_ln43;
input  [62:0] sext_ln46_1;
input  [62:0] sext_ln46_2;
input  [62:0] sext_ln46_3;
input  [62:0] sext_ln46_4;
input  [62:0] sext_ln46_5;
input  [62:0] sext_ln46_6;
input  [62:0] sext_ln46_7;
input  [62:0] sext_ln46_8;
input  [7:0] phi_mul;
output  [11:0] conv1_out_address0;
output   conv1_out_ce0;
output   conv1_out_we0;
output  [31:0] conv1_out_d0;
output  [11:0] conv1_out_1_address0;
output   conv1_out_1_ce0;
output   conv1_out_1_we0;
output  [31:0] conv1_out_1_d0;
input  [63:0] input_r;
input  [31:0] sum;
output  [31:0] grp_fu_1035_p_din0;
output  [31:0] grp_fu_1035_p_din1;
output  [1:0] grp_fu_1035_p_opcode;
input  [31:0] grp_fu_1035_p_dout0;
output   grp_fu_1035_p_ce;
output  [31:0] grp_fu_1039_p_din0;
output  [31:0] grp_fu_1039_p_din1;
input  [31:0] grp_fu_1039_p_dout0;
output   grp_fu_1039_p_ce;
output  [31:0] grp_fu_1043_p_din0;
output  [31:0] grp_fu_1043_p_din1;
output  [4:0] grp_fu_1043_p_opcode;
input  [0:0] grp_fu_1043_p_dout0;
output   grp_fu_1043_p_ce;

reg ap_idle;
reg m_axi_gmem1_0_ARVALID;
reg[63:0] m_axi_gmem1_0_ARADDR;
reg m_axi_gmem1_0_RREADY;
reg m_axi_gmem0_0_ARVALID;
reg[63:0] m_axi_gmem0_0_ARADDR;
reg m_axi_gmem0_0_RREADY;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
reg   [0:0] icmp_ln38_reg_882;
reg    ap_block_state9_io_grp10;
reg    ap_block_pp0_stage8_subdone_grp10_done_reg;
reg    ap_block_pp0_stage8_subdone_grp10;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_state9_io_grp11;
reg    ap_block_pp0_stage8_subdone_grp11_done_reg;
reg    ap_block_pp0_stage8_subdone_grp11;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage8_subdone_grp28_done_reg;
reg    ap_block_pp0_stage8_subdone_grp28;
reg    ap_block_pp0_stage8_subdone_grp29_done_reg;
reg    ap_block_pp0_stage8_subdone_grp29;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
reg    ap_block_pp0_stage1_subdone;
reg    gmem1_blk_n_R;
wire    ap_block_pp0_stage0_grp12;
reg    ap_block_pp0_stage0_subdone_grp12_done_reg;
reg    ap_block_pp0_stage0_subdone_grp12;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp3;
reg    ap_block_pp0_stage2_subdone_grp3_done_reg;
reg    ap_block_pp0_stage2_subdone_grp3;
reg    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage1_grp15;
reg    ap_block_pp0_stage1_subdone_grp15_done_reg;
reg    ap_block_pp0_stage1_subdone_grp15;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp4;
reg    ap_block_pp0_stage3_subdone_grp4_done_reg;
reg    ap_block_pp0_stage3_subdone_grp4;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage2_grp17;
reg    ap_block_pp0_stage2_subdone_grp17_done_reg;
reg    ap_block_pp0_stage2_subdone_grp17;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp5;
reg    ap_block_pp0_stage4_subdone_grp5_done_reg;
reg    ap_block_pp0_stage4_subdone_grp5;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage3_grp19;
reg    ap_block_pp0_stage3_subdone_grp19_done_reg;
reg    ap_block_pp0_stage3_subdone_grp19;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp7;
reg    ap_block_pp0_stage5_subdone_grp7_done_reg;
reg    ap_block_pp0_stage5_subdone_grp7;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage4_grp21;
reg    ap_block_pp0_stage4_subdone_grp21_done_reg;
reg    ap_block_pp0_stage4_subdone_grp21;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp8;
reg    ap_block_pp0_stage6_subdone_grp8_done_reg;
reg    ap_block_pp0_stage6_subdone_grp8;
reg    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage5_grp23;
reg    ap_block_pp0_stage5_subdone_grp23_done_reg;
reg    ap_block_pp0_stage5_subdone_grp23;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp9;
reg    ap_block_pp0_stage7_subdone_grp9_done_reg;
reg    ap_block_pp0_stage7_subdone_grp9;
reg    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage6_grp25;
reg    ap_block_pp0_stage6_subdone_grp25_done_reg;
reg    ap_block_pp0_stage6_subdone_grp25;
wire    ap_block_pp0_stage8_grp11;
wire    ap_block_pp0_stage7_grp27;
reg    ap_block_pp0_stage7_subdone_grp27_done_reg;
reg    ap_block_pp0_stage7_subdone_grp27;
wire    ap_block_pp0_stage0_grp13;
reg    ap_block_pp0_stage0_subdone_grp13_done_reg;
reg    ap_block_pp0_stage0_subdone_grp13;
wire    ap_block_pp0_stage8_grp29;
reg    gmem0_blk_n_AR;
wire    ap_block_pp0_stage2_grp2;
reg    ap_block_pp0_stage2_subdone_grp2_done_reg;
reg    ap_block_pp0_stage2_subdone_grp2;
reg    gmem0_blk_n_R;
wire    ap_block_pp0_stage1_grp14;
reg    ap_block_pp0_stage1_subdone_grp14_done_reg;
reg    ap_block_pp0_stage1_subdone_grp14;
wire    ap_block_pp0_stage2_grp16;
reg    ap_block_pp0_stage2_subdone_grp16_done_reg;
reg    ap_block_pp0_stage2_subdone_grp16;
wire    ap_block_pp0_stage3_grp18;
reg    ap_block_pp0_stage3_subdone_grp18_done_reg;
reg    ap_block_pp0_stage3_subdone_grp18;
wire    ap_block_pp0_stage5_grp6;
reg    ap_block_pp0_stage5_subdone_grp6_done_reg;
reg    ap_block_pp0_stage5_subdone_grp6;
wire    ap_block_pp0_stage4_grp20;
reg    ap_block_pp0_stage4_subdone_grp20_done_reg;
reg    ap_block_pp0_stage4_subdone_grp20;
wire    ap_block_pp0_stage5_grp22;
reg    ap_block_pp0_stage5_subdone_grp22_done_reg;
reg    ap_block_pp0_stage5_subdone_grp22;
wire    ap_block_pp0_stage6_grp24;
reg    ap_block_pp0_stage6_subdone_grp24_done_reg;
reg    ap_block_pp0_stage6_subdone_grp24;
wire    ap_block_pp0_stage8_grp10;
wire    ap_block_pp0_stage7_grp26;
reg    ap_block_pp0_stage7_subdone_grp26_done_reg;
reg    ap_block_pp0_stage7_subdone_grp26;
wire    ap_block_pp0_stage8_grp28;
wire    ap_block_pp0_stage0_grp30;
reg    ap_block_pp0_stage0_subdone_grp30_done_reg;
reg    ap_block_pp0_stage0_subdone_grp30;
reg   [31:0] reg_287;
reg    ap_block_pp0_stage0_11001_grp12;
reg    ap_block_pp0_stage2_11001_grp17;
reg    ap_block_pp0_stage4_11001_grp21;
reg    ap_block_pp0_stage6_11001_grp25;
reg   [31:0] reg_291;
reg    ap_block_pp0_stage1_11001_grp14;
reg    ap_block_pp0_stage2_11001_grp16;
reg    ap_block_pp0_stage3_11001_grp18;
reg    ap_block_pp0_stage4_11001_grp20;
reg    ap_block_pp0_stage5_11001_grp22;
reg    ap_block_pp0_stage6_11001_grp24;
reg    ap_block_pp0_stage7_11001_grp26;
reg    ap_block_pp0_stage8_11001_grp28;
reg    ap_block_pp0_stage0_11001_grp30;
reg   [31:0] reg_295;
reg    ap_block_pp0_stage1_11001_grp15;
reg    ap_block_pp0_stage3_11001_grp19;
reg    ap_block_pp0_stage5_11001_grp23;
reg    ap_block_pp0_stage7_11001_grp27;
reg   [31:0] reg_299;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire  signed [63:0] sext_ln46_8_cast_fu_305_p1;
reg  signed [63:0] sext_ln46_8_cast_reg_837;
reg    ap_block_pp0_stage0_11001_grp13;
wire  signed [63:0] sext_ln46_7_cast_fu_309_p1;
reg  signed [63:0] sext_ln46_7_cast_reg_842;
wire  signed [63:0] sext_ln46_6_cast_fu_313_p1;
reg  signed [63:0] sext_ln46_6_cast_reg_847;
wire  signed [63:0] sext_ln46_5_cast_fu_317_p1;
reg  signed [63:0] sext_ln46_5_cast_reg_852;
wire  signed [63:0] sext_ln46_4_cast_fu_321_p1;
reg  signed [63:0] sext_ln46_4_cast_reg_857;
wire  signed [63:0] sext_ln46_3_cast_fu_325_p1;
reg  signed [63:0] sext_ln46_3_cast_reg_862;
wire  signed [63:0] sext_ln46_2_cast_fu_329_p1;
reg  signed [63:0] sext_ln46_2_cast_reg_867;
wire  signed [63:0] sext_ln46_1_cast_fu_333_p1;
reg  signed [63:0] sext_ln46_1_cast_reg_872;
wire  signed [63:0] sext_ln43_cast_fu_337_p1;
reg  signed [63:0] sext_ln43_cast_reg_877;
wire   [0:0] icmp_ln38_fu_359_p2;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln38_fu_389_p3;
reg   [4:0] select_ln38_reg_886;
wire   [4:0] select_ln38_1_fu_397_p3;
reg   [4:0] select_ln38_1_reg_892;
reg   [4:0] select_ln38_1_reg_892_pp0_iter1_reg;
reg   [4:0] select_ln38_1_reg_892_pp0_iter2_reg;
reg   [4:0] select_ln38_1_reg_892_pp0_iter3_reg;
reg   [4:0] select_ln38_1_reg_892_pp0_iter4_reg;
reg   [4:0] select_ln38_1_reg_892_pp0_iter5_reg;
reg   [4:0] select_ln38_1_reg_892_pp0_iter6_reg;
wire   [0:0] trunc_ln39_fu_405_p1;
reg   [0:0] trunc_ln39_reg_899;
reg   [0:0] trunc_ln39_reg_899_pp0_iter1_reg;
reg   [0:0] trunc_ln39_reg_899_pp0_iter2_reg;
reg   [0:0] trunc_ln39_reg_899_pp0_iter3_reg;
reg   [0:0] trunc_ln39_reg_899_pp0_iter4_reg;
reg   [0:0] trunc_ln39_reg_899_pp0_iter5_reg;
reg   [0:0] trunc_ln39_reg_899_pp0_iter6_reg;
reg   [3:0] lshr_ln_reg_903;
reg   [3:0] lshr_ln_reg_903_pp0_iter1_reg;
reg   [3:0] lshr_ln_reg_903_pp0_iter2_reg;
reg   [3:0] lshr_ln_reg_903_pp0_iter3_reg;
reg   [3:0] lshr_ln_reg_903_pp0_iter4_reg;
reg   [3:0] lshr_ln_reg_903_pp0_iter5_reg;
reg   [3:0] lshr_ln_reg_903_pp0_iter6_reg;
reg    ap_block_state2_io_grp1;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [11:0] shl_ln1_fu_468_p3;
reg   [11:0] shl_ln1_reg_914;
reg   [63:0] gmem0_addr_reg_920;
reg    ap_block_state3_io_grp3;
reg    ap_block_pp0_stage2_11001_grp3;
reg    ap_block_state4_io_grp4;
reg    ap_block_pp0_stage3_11001_grp4;
reg    ap_block_state5_io_grp5;
reg    ap_block_pp0_stage4_11001_grp5;
reg   [63:0] gmem0_addr_1_reg_944;
reg    ap_block_state6_io_grp7;
reg    ap_block_pp0_stage5_11001_grp7;
reg    ap_block_state7_io_grp8;
reg    ap_block_pp0_stage6_11001_grp8;
reg    ap_block_state8_io_grp9;
reg    ap_block_pp0_stage7_11001_grp9;
reg   [63:0] gmem0_addr_2_reg_968;
reg    ap_block_pp0_stage8_11001_grp11;
wire   [31:0] bitcast_ln45_fu_631_p1;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
wire   [31:0] bitcast_ln46_fu_636_p1;
wire   [31:0] bitcast_ln45_1_fu_641_p1;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
wire   [31:0] bitcast_ln46_1_fu_646_p1;
wire   [31:0] bitcast_ln45_2_fu_651_p1;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
wire   [31:0] bitcast_ln46_2_fu_656_p1;
reg   [31:0] mul_reg_1016;
wire   [31:0] bitcast_ln45_3_fu_661_p1;
wire   [31:0] bitcast_ln46_3_fu_666_p1;
reg   [31:0] mul27_s_reg_1031;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
wire   [31:0] bitcast_ln45_4_fu_671_p1;
wire   [31:0] bitcast_ln46_4_fu_676_p1;
reg   [31:0] mul27_3_reg_1046;
wire   [31:0] bitcast_ln45_5_fu_681_p1;
wire   [31:0] bitcast_ln46_5_fu_686_p1;
reg   [31:0] mul27_1_reg_1061;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
wire    ap_block_pp0_stage8_subdone_grp0;
reg   [31:0] mul27_1_reg_1061_pp0_iter2_reg;
wire   [31:0] bitcast_ln45_6_fu_691_p1;
wire   [31:0] bitcast_ln46_6_fu_696_p1;
reg   [31:0] gmem1_addr_8_read_reg_1076;
reg    ap_block_pp0_stage8_11001_grp29;
reg   [31:0] mul27_1_1_reg_1081;
reg   [31:0] mul27_1_1_reg_1081_pp0_iter3_reg;
wire   [31:0] bitcast_ln45_7_fu_701_p1;
wire   [31:0] bitcast_ln46_7_fu_706_p1;
reg   [31:0] sum_1_reg_1096;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg   [31:0] mul27_1_2_reg_1101;
reg   [31:0] mul27_1_2_reg_1101_pp0_iter3_reg;
reg   [31:0] mul27_1_2_reg_1101_pp0_iter4_reg;
wire   [31:0] bitcast_ln45_8_fu_711_p1;
wire   [31:0] bitcast_ln46_8_fu_716_p1;
reg   [31:0] mul27_2_reg_1116;
reg   [31:0] mul27_2_reg_1116_pp0_iter3_reg;
reg   [31:0] mul27_2_reg_1116_pp0_iter4_reg;
reg   [31:0] mul27_2_1_reg_1121;
reg   [31:0] mul27_2_1_reg_1121_pp0_iter3_reg;
reg   [31:0] mul27_2_1_reg_1121_pp0_iter4_reg;
reg   [31:0] mul27_2_1_reg_1121_pp0_iter5_reg;
reg   [31:0] mul27_2_2_reg_1126;
reg   [31:0] mul27_2_2_reg_1126_pp0_iter3_reg;
reg   [31:0] mul27_2_2_reg_1126_pp0_iter4_reg;
reg   [31:0] mul27_2_2_reg_1126_pp0_iter5_reg;
reg   [31:0] sum_2_reg_1131;
reg   [31:0] sum_3_reg_1136;
reg   [31:0] sum_5_reg_1141;
reg   [31:0] sum_6_reg_1146;
reg   [31:0] sum_7_reg_1151;
reg   [31:0] sum_8_reg_1156;
wire   [31:0] sum_10_fu_777_p3;
reg   [31:0] sum_10_reg_1171;
wire   [63:0] zext_ln51_3_fu_785_p1;
wire    ap_block_pp0_stage8_grp0;
wire  signed [63:0] sext_ln44_fu_495_p1;
wire  signed [63:0] sext_ln44_1_fu_557_p1;
wire  signed [63:0] sext_ln44_2_fu_609_p1;
reg    ap_block_state3_io_grp2;
reg    ap_block_pp0_stage2_11001_grp2;
reg    ap_block_state6_io_grp6;
reg    ap_block_pp0_stage5_11001_grp6;
reg    ap_block_pp0_stage8_11001_grp10;
reg   [4:0] j_fu_140;
wire   [4:0] add_ln39_fu_505_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
wire    ap_block_pp0_stage0;
reg   [4:0] i_fu_144;
reg   [4:0] ap_sig_allocacmp_i_load;
reg   [9:0] indvar_flatten_fu_148;
wire   [9:0] add_ln38_1_fu_365_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    conv1_out_we0_local;
reg    conv1_out_ce0_local;
reg    conv1_out_1_we0_local;
reg    conv1_out_1_ce0_local;
reg   [31:0] grp_fu_274_p0;
reg   [31:0] grp_fu_274_p1;
wire    ap_block_pp0_stage6_grp0;
wire    ap_block_pp0_stage2_grp0;
wire    ap_block_pp0_stage7_grp0;
wire    ap_block_pp0_stage3_grp0;
wire    ap_block_pp0_stage4_grp0;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage5_grp0;
wire    ap_block_pp0_stage1_grp0;
reg   [31:0] grp_fu_278_p0;
reg   [31:0] grp_fu_278_p1;
wire   [0:0] icmp_ln39_fu_383_p2;
wire   [4:0] add_ln38_fu_377_p2;
wire   [6:0] tmp_2_fu_442_p3;
wire   [9:0] p_shl_fu_435_p3;
wire   [9:0] zext_ln39_1_fu_449_p1;
wire   [9:0] zext_ln39_fu_459_p1;
wire   [9:0] sub_ln39_fu_453_p2;
wire   [9:0] add_ln43_fu_462_p2;
wire   [63:0] zext_ln45_fu_476_p1;
wire   [63:0] add_ln45_fu_480_p2;
wire   [61:0] trunc_ln5_fu_485_p4;
wire   [11:0] add_ln45_1_fu_533_p2;
wire   [63:0] zext_ln45_1_fu_538_p1;
wire   [63:0] add_ln45_2_fu_542_p2;
wire   [61:0] trunc_ln44_1_fu_547_p4;
wire   [11:0] add_ln45_3_fu_585_p2;
wire   [63:0] zext_ln45_2_fu_590_p1;
wire   [63:0] add_ln45_4_fu_594_p2;
wire   [61:0] trunc_ln44_2_fu_599_p4;
wire   [7:0] zext_ln51_fu_720_p1;
wire   [7:0] add_ln51_fu_723_p2;
wire   [31:0] bitcast_ln50_fu_735_p1;
wire   [7:0] tmp_fu_739_p4;
wire   [22:0] trunc_ln50_fu_749_p1;
wire   [0:0] icmp_ln50_1_fu_759_p2;
wire   [0:0] icmp_ln50_fu_753_p2;
wire   [0:0] or_ln50_fu_765_p2;
wire   [0:0] and_ln50_fu_771_p2;
wire   [11:0] grp_fu_790_p3;
wire   [7:0] grp_fu_790_p0;
wire   [3:0] grp_fu_790_p1;
wire   [3:0] grp_fu_790_p2;
reg    grp_fu_274_ce;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage5_11001;
reg    grp_fu_278_ce;
reg    grp_fu_282_ce;
wire    ap_block_pp0_stage6_00001_grp0;
reg    grp_fu_790_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [8:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_block_pp0_stage2_00001_grp0;
wire    ap_block_pp0_stage7_00001_grp0;
wire    ap_block_pp0_stage3_00001_grp0;
wire    ap_block_pp0_stage8_00001_grp0;
wire    ap_block_pp0_stage4_00001_grp0;
wire    ap_block_pp0_stage0_00001_grp0;
wire    ap_block_pp0_stage5_00001_grp0;
wire    ap_block_pp0_stage1_00001_grp0;
wire   [11:0] grp_fu_790_p00;
wire   [11:0] grp_fu_790_p20;
reg    ap_condition_1947;
reg    ap_condition_1951;
reg    ap_condition_1955;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp11_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp28_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp29_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp19_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp23_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp25_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp27_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp16_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp24_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp26_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp30_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 j_fu_140 = 5'd0;
#0 i_fu_144 = 5'd0;
#0 indvar_flatten_fu_148 = 10'd0;
#0 ap_done_reg = 1'b0;
end

conv2d_mac_muladd_8ns_4ns_4ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mac_muladd_8ns_4ns_4ns_12_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_790_p0),
    .din1(grp_fu_790_p1),
    .din2(grp_fu_790_p2),
    .ce(grp_fu_790_ce),
    .dout(grp_fu_790_p3)
);

conv2d_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp12)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp13)) begin
                ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp30)) begin
                ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp14)) begin
                ap_block_pp0_stage1_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp15)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp16)) begin
                ap_block_pp0_stage2_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp17)) begin
                ap_block_pp0_stage2_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp2)) begin
                ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp3)) begin
                ap_block_pp0_stage2_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp18)) begin
                ap_block_pp0_stage3_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp19)) begin
                ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp4)) begin
                ap_block_pp0_stage3_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp20)) begin
                ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp21)) begin
                ap_block_pp0_stage4_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp5)) begin
                ap_block_pp0_stage4_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp22)) begin
                ap_block_pp0_stage5_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp23)) begin
                ap_block_pp0_stage5_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp6)) begin
                ap_block_pp0_stage5_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp7)) begin
                ap_block_pp0_stage5_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp24_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp24_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp24)) begin
                ap_block_pp0_stage6_subdone_grp24_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp25_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp25_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp25)) begin
                ap_block_pp0_stage6_subdone_grp25_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp8)) begin
                ap_block_pp0_stage6_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp26_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp26_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp26)) begin
                ap_block_pp0_stage7_subdone_grp26_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp27_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp27_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp27)) begin
                ap_block_pp0_stage7_subdone_grp27_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp9)) begin
                ap_block_pp0_stage7_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp10)) begin
                ap_block_pp0_stage8_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp11)) begin
                ap_block_pp0_stage8_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp28_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp28_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp28)) begin
                ap_block_pp0_stage8_subdone_grp28_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp29_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp29_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp29)) begin
                ap_block_pp0_stage8_subdone_grp29_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln38_fu_359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_144 <= select_ln38_1_fu_397_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_144 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln38_fu_359_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_148 <= add_ln38_1_fu_365_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_148 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        j_fu_140 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln38_reg_882 == 1'd0))) begin
        j_fu_140 <= add_ln39_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg))) begin
        gmem0_addr_1_reg_944 <= sext_ln44_1_fu_557_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp26) & (1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg))) begin
        gmem0_addr_2_reg_968 <= sext_ln44_2_fu_609_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg))) begin
        gmem0_addr_reg_920 <= sext_ln44_fu_495_p1;
        shl_ln1_reg_914[11 : 2] <= shl_ln1_fu_468_p3[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp29))) begin
        gmem1_addr_8_read_reg_1076 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln38_reg_882 <= icmp_ln38_fu_359_p2;
        lshr_ln_reg_903 <= {{select_ln38_fu_389_p3[4:1]}};
        lshr_ln_reg_903_pp0_iter1_reg <= lshr_ln_reg_903;
        lshr_ln_reg_903_pp0_iter2_reg <= lshr_ln_reg_903_pp0_iter1_reg;
        lshr_ln_reg_903_pp0_iter3_reg <= lshr_ln_reg_903_pp0_iter2_reg;
        lshr_ln_reg_903_pp0_iter4_reg <= lshr_ln_reg_903_pp0_iter3_reg;
        lshr_ln_reg_903_pp0_iter5_reg <= lshr_ln_reg_903_pp0_iter4_reg;
        lshr_ln_reg_903_pp0_iter6_reg <= lshr_ln_reg_903_pp0_iter5_reg;
        select_ln38_1_reg_892 <= select_ln38_1_fu_397_p3;
        select_ln38_1_reg_892_pp0_iter1_reg <= select_ln38_1_reg_892;
        select_ln38_1_reg_892_pp0_iter2_reg <= select_ln38_1_reg_892_pp0_iter1_reg;
        select_ln38_1_reg_892_pp0_iter3_reg <= select_ln38_1_reg_892_pp0_iter2_reg;
        select_ln38_1_reg_892_pp0_iter4_reg <= select_ln38_1_reg_892_pp0_iter3_reg;
        select_ln38_1_reg_892_pp0_iter5_reg <= select_ln38_1_reg_892_pp0_iter4_reg;
        select_ln38_1_reg_892_pp0_iter6_reg <= select_ln38_1_reg_892_pp0_iter5_reg;
        select_ln38_reg_886 <= select_ln38_fu_389_p3;
        trunc_ln39_reg_899 <= trunc_ln39_fu_405_p1;
        trunc_ln39_reg_899_pp0_iter1_reg <= trunc_ln39_reg_899;
        trunc_ln39_reg_899_pp0_iter2_reg <= trunc_ln39_reg_899_pp0_iter1_reg;
        trunc_ln39_reg_899_pp0_iter3_reg <= trunc_ln39_reg_899_pp0_iter2_reg;
        trunc_ln39_reg_899_pp0_iter4_reg <= trunc_ln39_reg_899_pp0_iter3_reg;
        trunc_ln39_reg_899_pp0_iter5_reg <= trunc_ln39_reg_899_pp0_iter4_reg;
        trunc_ln39_reg_899_pp0_iter6_reg <= trunc_ln39_reg_899_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        mul27_1_1_reg_1081 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        mul27_1_1_reg_1081_pp0_iter3_reg <= mul27_1_1_reg_1081;
        sext_ln43_cast_reg_877 <= sext_ln43_cast_fu_337_p1;
        sext_ln46_1_cast_reg_872 <= sext_ln46_1_cast_fu_333_p1;
        sext_ln46_2_cast_reg_867 <= sext_ln46_2_cast_fu_329_p1;
        sext_ln46_3_cast_reg_862 <= sext_ln46_3_cast_fu_325_p1;
        sext_ln46_4_cast_reg_857 <= sext_ln46_4_cast_fu_321_p1;
        sext_ln46_5_cast_reg_852 <= sext_ln46_5_cast_fu_317_p1;
        sext_ln46_6_cast_reg_847 <= sext_ln46_6_cast_fu_313_p1;
        sext_ln46_7_cast_reg_842 <= sext_ln46_7_cast_fu_309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        mul27_1_2_reg_1101 <= grp_fu_1039_p_dout0;
        sum_1_reg_1096 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        mul27_1_2_reg_1101_pp0_iter3_reg <= mul27_1_2_reg_1101;
        mul27_1_2_reg_1101_pp0_iter4_reg <= mul27_1_2_reg_1101_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        mul27_1_reg_1061 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        mul27_1_reg_1061_pp0_iter2_reg <= mul27_1_reg_1061;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        mul27_2_1_reg_1121 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        mul27_2_1_reg_1121_pp0_iter3_reg <= mul27_2_1_reg_1121;
        mul27_2_1_reg_1121_pp0_iter4_reg <= mul27_2_1_reg_1121_pp0_iter3_reg;
        mul27_2_1_reg_1121_pp0_iter5_reg <= mul27_2_1_reg_1121_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        mul27_2_2_reg_1126 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        mul27_2_2_reg_1126_pp0_iter3_reg <= mul27_2_2_reg_1126;
        mul27_2_2_reg_1126_pp0_iter4_reg <= mul27_2_2_reg_1126_pp0_iter3_reg;
        mul27_2_2_reg_1126_pp0_iter5_reg <= mul27_2_2_reg_1126_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        mul27_2_reg_1116 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        mul27_2_reg_1116_pp0_iter3_reg <= mul27_2_reg_1116;
        mul27_2_reg_1116_pp0_iter4_reg <= mul27_2_reg_1116_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        mul27_3_reg_1046 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        mul27_s_reg_1031 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        mul_reg_1016 <= grp_fu_1039_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp25) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)))) begin
        reg_287 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_grp28) & (1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp26) & (1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp24) & (1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp22) & (1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp18) & (1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg)))) begin
        reg_291 <= m_axi_gmem0_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)))) begin
        reg_295 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        reg_299 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg))) begin
        sext_ln46_8_cast_reg_837 <= sext_ln46_8_cast_fu_305_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        sum_10_reg_1171 <= sum_10_fu_777_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        sum_2_reg_1131 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        sum_3_reg_1136 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        sum_5_reg_1141 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        sum_6_reg_1146 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        sum_7_reg_1151 <= grp_fu_1035_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        sum_8_reg_1156 <= grp_fu_1035_p_dout0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (icmp_ln38_reg_882 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_144;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_148;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_140;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        conv1_out_1_ce0_local = 1'b1;
    end else begin
        conv1_out_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_899_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        conv1_out_1_we0_local = 1'b1;
    end else begin
        conv1_out_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        conv1_out_ce0_local = 1'b1;
    end else begin
        conv1_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln39_reg_899_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        conv1_out_we0_local = 1'b1;
    end else begin
        conv1_out_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_grp10) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage5_grp6) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_grp2) & (icmp_ln38_reg_882 == 1'd0)))) begin
        gmem0_blk_n_AR = m_axi_gmem0_0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage0_grp30)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp28) & (1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage7_grp26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage6_grp24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage5_grp22)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_grp20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage3_grp18)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage2_grp16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage1_grp14)))) begin
        gmem0_blk_n_R = m_axi_gmem0_0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_grp11) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage7_grp9) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage6_grp8) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_grp7) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_grp5) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage3_grp4) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage2_grp3) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage1_grp1) & (icmp_ln38_reg_882 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage0_grp13)))) begin
        gmem1_blk_n_AR = m_axi_gmem1_0_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp29) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg) & (1'b0 == ap_block_pp0_stage7_grp27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage6_grp25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage5_grp23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage4_grp21)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage3_grp19)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage2_grp17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_grp15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage0_grp12)))) begin
        gmem1_blk_n_R = m_axi_gmem1_0_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_274_ce = 1'b1;
    end else begin
        grp_fu_274_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_274_p0 = sum_8_reg_1156;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_274_p0 = sum_7_reg_1151;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_274_p0 = sum_6_reg_1146;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_274_p0 = sum_5_reg_1141;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        grp_fu_274_p0 = reg_299;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_274_p0 = sum_3_reg_1136;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_274_p0 = sum_2_reg_1131;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_274_p0 = sum_1_reg_1096;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        grp_fu_274_p0 = sum;
    end else begin
        grp_fu_274_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_274_p1 = mul27_2_2_reg_1126_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_274_p1 = mul27_2_1_reg_1121_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_274_p1 = mul27_2_reg_1116_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_274_p1 = mul27_1_2_reg_1101_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        grp_fu_274_p1 = mul27_1_1_reg_1081_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_274_p1 = mul27_1_reg_1061_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_274_p1 = mul27_3_reg_1046;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_274_p1 = mul27_s_reg_1031;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        grp_fu_274_p1 = mul_reg_1016;
    end else begin
        grp_fu_274_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_278_ce = 1'b1;
    end else begin
        grp_fu_278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_8_fu_711_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_7_fu_701_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_6_fu_691_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_5_fu_681_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_4_fu_671_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_3_fu_661_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_2_fu_651_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_1_fu_641_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_278_p0 = bitcast_ln45_fu_631_p1;
    end else begin
        grp_fu_278_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_8_fu_716_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_7_fu_706_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_6_fu_696_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_5_fu_686_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_4_fu_676_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_3_fu_666_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_2_fu_656_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_1_fu_646_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_278_p1 = bitcast_ln46_fu_636_p1;
    end else begin
        grp_fu_278_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)))) begin
        grp_fu_282_ce = 1'b1;
    end else begin
        grp_fu_282_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)))) begin
        grp_fu_790_ce = 1'b1;
    end else begin
        grp_fu_790_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln38_reg_882 == 1'd0))) begin
        if ((1'b1 == ap_condition_1955)) begin
            m_axi_gmem0_0_ARADDR = gmem0_addr_2_reg_968;
        end else if ((1'b1 == ap_condition_1951)) begin
            m_axi_gmem0_0_ARADDR = gmem0_addr_1_reg_944;
        end else if ((1'b1 == ap_condition_1947)) begin
            m_axi_gmem0_0_ARADDR = gmem0_addr_reg_920;
        end else begin
            m_axi_gmem0_0_ARADDR = 'bx;
        end
    end else begin
        m_axi_gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp10) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp6) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (icmp_ln38_reg_882 == 1'd0)))) begin
        m_axi_gmem0_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_grp28) & (1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp26) & (1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp24) & (1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp22) & (1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp20) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp18) & (1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp16) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp14) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg)))) begin
        m_axi_gmem0_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_8_cast_reg_837;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp11) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_7_cast_reg_842;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_6_cast_reg_847;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp8) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_5_cast_reg_852;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp7) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_4_cast_reg_857;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp5) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_3_cast_reg_862;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp4) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_2_cast_reg_867;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln46_1_cast_reg_872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (icmp_ln38_reg_882 == 1'd0))) begin
        m_axi_gmem1_0_ARADDR = sext_ln43_cast_reg_877;
    end else begin
        m_axi_gmem1_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp11) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp9) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp8) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp7) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp5) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) 
    & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp4) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (icmp_ln38_reg_882 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg)))) begin
        m_axi_gmem1_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp29)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp25) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)))) begin
        m_axi_gmem1_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_1_fu_365_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln38_fu_377_p2 = (ap_sig_allocacmp_i_load + 5'd1);

assign add_ln39_fu_505_p2 = (select_ln38_reg_886 + 5'd1);

assign add_ln43_fu_462_p2 = (zext_ln39_fu_459_p1 + sub_ln39_fu_453_p2);

assign add_ln45_1_fu_533_p2 = (shl_ln1_reg_914 + 12'd112);

assign add_ln45_2_fu_542_p2 = (zext_ln45_1_fu_538_p1 + input_r);

assign add_ln45_3_fu_585_p2 = (shl_ln1_reg_914 + 12'd224);

assign add_ln45_4_fu_594_p2 = (zext_ln45_2_fu_590_p1 + input_r);

assign add_ln45_fu_480_p2 = (zext_ln45_fu_476_p1 + input_r);

assign add_ln51_fu_723_p2 = (phi_mul + zext_ln51_fu_720_p1);

assign and_ln50_fu_771_p2 = (or_ln50_fu_765_p2 & grp_fu_1043_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)) | ((m_axi_gmem1_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg)))));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp12 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp13 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp30 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)) | ((m_axi_gmem1_0_ARREADY == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg)))));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp12 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp13 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp30 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

assign ap_block_pp0_stage1_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp15 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((1'b1 == ap_block_state2_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp14_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp15 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

assign ap_block_pp0_stage2_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state3_io_grp3) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg)) | ((1'b1 == ap_block_state3_io_grp2) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg)))));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp17 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp2 = ((1'b1 == ap_block_state3_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp3 = ((1'b1 == ap_block_state3_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state3_io_grp3) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg)) | ((1'b1 == ap_block_state3_io_grp2) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg)))));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp16_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp17 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp2 = ((1'b1 == ap_block_state3_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp3 = ((1'b1 == ap_block_state3_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage3_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_block_state4_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)))));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp19 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp4 = ((1'b1 == ap_block_state4_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_block_state4_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)))));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp18_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp19 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp4 = ((1'b1 == ap_block_state4_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp4_done_reg));
end

assign ap_block_pp0_stage4_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)))));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp20 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp21 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp5 = ((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)))));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp20 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp21 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp5 = ((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage5_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state6_io_grp7) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg)) | ((1'b1 == ap_block_state6_io_grp6) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg)))));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp23 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp6 = ((1'b1 == ap_block_state6_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp7 = ((1'b1 == ap_block_state6_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state6_io_grp7) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg)) | ((1'b1 == ap_block_state6_io_grp6) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg)))));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp22_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp23 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp6 = ((1'b1 == ap_block_state6_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp7 = ((1'b1 == ap_block_state6_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage6_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b1 == ap_block_state7_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg)))));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp25 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp8 = ((1'b1 == ap_block_state7_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b1 == ap_block_state7_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg)))));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp24_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp25 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp8 = ((1'b1 == ap_block_state7_io_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage7_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b1 == ap_block_state8_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)))));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp27 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp9 = ((1'b1 == ap_block_state8_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b1 == ap_block_state8_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)) | ((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)))));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp26_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp27 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp9 = ((1'b1 == ap_block_state8_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage8_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg)) | ((1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state9_io_grp11) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state9_io_grp10) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg)))));
end

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp10 = ((1'b1 == ap_block_state9_io_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp11 = ((1'b1 == ap_block_state9_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp29 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((m_axi_gmem1_0_RVALID == 1'b0) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg)) | ((1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (((1'b1 == ap_block_state9_io_grp11) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state9_io_grp10) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg)))));
end

assign ap_block_pp0_stage8_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp10 = ((1'b1 == ap_block_state9_io_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp11 = ((1'b1 == ap_block_state9_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp28_done_reg) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp29 = ((m_axi_gmem1_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_state2_io_grp1 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state3_io_grp2 = ((icmp_ln38_reg_882 == 1'd0) & (m_axi_gmem0_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_io_grp3 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state4_io_grp4 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state5_io_grp5 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state6_io_grp6 = ((icmp_ln38_reg_882 == 1'd0) & (m_axi_gmem0_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6_io_grp7 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state7_io_grp8 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state8_io_grp9 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_block_state9_io_grp10 = ((icmp_ln38_reg_882 == 1'd0) & (m_axi_gmem0_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state9_io_grp11 = ((m_axi_gmem1_0_ARREADY == 1'b0) & (icmp_ln38_reg_882 == 1'd0));
end

always @ (*) begin
    ap_condition_1947 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2));
end

always @ (*) begin
    ap_condition_1951 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp6));
end

always @ (*) begin
    ap_condition_1955 = ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp10));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign ap_ready = ap_ready_sig;

assign bitcast_ln45_1_fu_641_p1 = reg_291;

assign bitcast_ln45_2_fu_651_p1 = reg_291;

assign bitcast_ln45_3_fu_661_p1 = reg_291;

assign bitcast_ln45_4_fu_671_p1 = reg_291;

assign bitcast_ln45_5_fu_681_p1 = reg_291;

assign bitcast_ln45_6_fu_691_p1 = reg_291;

assign bitcast_ln45_7_fu_701_p1 = reg_291;

assign bitcast_ln45_8_fu_711_p1 = reg_291;

assign bitcast_ln45_fu_631_p1 = reg_291;

assign bitcast_ln46_1_fu_646_p1 = reg_295;

assign bitcast_ln46_2_fu_656_p1 = reg_287;

assign bitcast_ln46_3_fu_666_p1 = reg_295;

assign bitcast_ln46_4_fu_676_p1 = reg_287;

assign bitcast_ln46_5_fu_686_p1 = reg_295;

assign bitcast_ln46_6_fu_696_p1 = reg_287;

assign bitcast_ln46_7_fu_706_p1 = reg_295;

assign bitcast_ln46_8_fu_716_p1 = gmem1_addr_8_read_reg_1076;

assign bitcast_ln46_fu_636_p1 = reg_287;

assign bitcast_ln50_fu_735_p1 = reg_299;

assign conv1_out_1_address0 = zext_ln51_3_fu_785_p1;

assign conv1_out_1_ce0 = conv1_out_1_ce0_local;

assign conv1_out_1_d0 = sum_10_reg_1171;

assign conv1_out_1_we0 = conv1_out_1_we0_local;

assign conv1_out_address0 = zext_ln51_3_fu_785_p1;

assign conv1_out_ce0 = conv1_out_ce0_local;

assign conv1_out_d0 = sum_10_reg_1171;

assign conv1_out_we0 = conv1_out_we0_local;

assign grp_fu_1035_p_ce = grp_fu_274_ce;

assign grp_fu_1035_p_din0 = grp_fu_274_p0;

assign grp_fu_1035_p_din1 = grp_fu_274_p1;

assign grp_fu_1035_p_opcode = 2'd0;

assign grp_fu_1039_p_ce = grp_fu_278_ce;

assign grp_fu_1039_p_din0 = grp_fu_278_p0;

assign grp_fu_1039_p_din1 = grp_fu_278_p1;

assign grp_fu_1043_p_ce = grp_fu_282_ce;

assign grp_fu_1043_p_din0 = reg_299;

assign grp_fu_1043_p_din1 = 32'd0;

assign grp_fu_1043_p_opcode = 5'd4;

assign grp_fu_790_p0 = grp_fu_790_p00;

assign grp_fu_790_p00 = add_ln51_fu_723_p2;

assign grp_fu_790_p1 = 12'd13;

assign grp_fu_790_p2 = grp_fu_790_p20;

assign grp_fu_790_p20 = lshr_ln_reg_903_pp0_iter6_reg;

assign icmp_ln38_fu_359_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd676) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_383_p2 = ((ap_sig_allocacmp_j_load == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_759_p2 = ((trunc_ln50_fu_749_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_753_p2 = ((tmp_fu_739_p4 != 8'd255) ? 1'b1 : 1'b0);

assign m_axi_gmem0_0_ARBURST = 2'd0;

assign m_axi_gmem0_0_ARCACHE = 4'd0;

assign m_axi_gmem0_0_ARID = 1'd0;

assign m_axi_gmem0_0_ARLEN = 64'd3;

assign m_axi_gmem0_0_ARLOCK = 2'd0;

assign m_axi_gmem0_0_ARPROT = 3'd0;

assign m_axi_gmem0_0_ARQOS = 4'd0;

assign m_axi_gmem0_0_ARREGION = 4'd0;

assign m_axi_gmem0_0_ARSIZE = 3'd0;

assign m_axi_gmem0_0_ARUSER = 1'd0;

assign m_axi_gmem0_0_AWADDR = 64'd0;

assign m_axi_gmem0_0_AWBURST = 2'd0;

assign m_axi_gmem0_0_AWCACHE = 4'd0;

assign m_axi_gmem0_0_AWID = 1'd0;

assign m_axi_gmem0_0_AWLEN = 32'd0;

assign m_axi_gmem0_0_AWLOCK = 2'd0;

assign m_axi_gmem0_0_AWPROT = 3'd0;

assign m_axi_gmem0_0_AWQOS = 4'd0;

assign m_axi_gmem0_0_AWREGION = 4'd0;

assign m_axi_gmem0_0_AWSIZE = 3'd0;

assign m_axi_gmem0_0_AWUSER = 1'd0;

assign m_axi_gmem0_0_AWVALID = 1'b0;

assign m_axi_gmem0_0_BREADY = 1'b0;

assign m_axi_gmem0_0_WDATA = 32'd0;

assign m_axi_gmem0_0_WID = 1'd0;

assign m_axi_gmem0_0_WLAST = 1'b0;

assign m_axi_gmem0_0_WSTRB = 4'd0;

assign m_axi_gmem0_0_WUSER = 1'd0;

assign m_axi_gmem0_0_WVALID = 1'b0;

assign m_axi_gmem1_0_ARBURST = 2'd0;

assign m_axi_gmem1_0_ARCACHE = 4'd0;

assign m_axi_gmem1_0_ARID = 1'd0;

assign m_axi_gmem1_0_ARLEN = 64'd1;

assign m_axi_gmem1_0_ARLOCK = 2'd0;

assign m_axi_gmem1_0_ARPROT = 3'd0;

assign m_axi_gmem1_0_ARQOS = 4'd0;

assign m_axi_gmem1_0_ARREGION = 4'd0;

assign m_axi_gmem1_0_ARSIZE = 3'd0;

assign m_axi_gmem1_0_ARUSER = 1'd0;

assign m_axi_gmem1_0_AWADDR = 64'd0;

assign m_axi_gmem1_0_AWBURST = 2'd0;

assign m_axi_gmem1_0_AWCACHE = 4'd0;

assign m_axi_gmem1_0_AWID = 1'd0;

assign m_axi_gmem1_0_AWLEN = 32'd0;

assign m_axi_gmem1_0_AWLOCK = 2'd0;

assign m_axi_gmem1_0_AWPROT = 3'd0;

assign m_axi_gmem1_0_AWQOS = 4'd0;

assign m_axi_gmem1_0_AWREGION = 4'd0;

assign m_axi_gmem1_0_AWSIZE = 3'd0;

assign m_axi_gmem1_0_AWUSER = 1'd0;

assign m_axi_gmem1_0_AWVALID = 1'b0;

assign m_axi_gmem1_0_BREADY = 1'b0;

assign m_axi_gmem1_0_WDATA = 32'd0;

assign m_axi_gmem1_0_WID = 1'd0;

assign m_axi_gmem1_0_WLAST = 1'b0;

assign m_axi_gmem1_0_WSTRB = 4'd0;

assign m_axi_gmem1_0_WUSER = 1'd0;

assign m_axi_gmem1_0_WVALID = 1'b0;

assign or_ln50_fu_765_p2 = (icmp_ln50_fu_753_p2 | icmp_ln50_1_fu_759_p2);

assign p_shl_fu_435_p3 = {{select_ln38_1_reg_892}, {5'd0}};

assign select_ln38_1_fu_397_p3 = ((icmp_ln39_fu_383_p2[0:0] == 1'b1) ? add_ln38_fu_377_p2 : ap_sig_allocacmp_i_load);

assign select_ln38_fu_389_p3 = ((icmp_ln39_fu_383_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign sext_ln43_cast_fu_337_p1 = $signed(sext_ln43);

assign sext_ln44_1_fu_557_p1 = $signed(trunc_ln44_1_fu_547_p4);

assign sext_ln44_2_fu_609_p1 = $signed(trunc_ln44_2_fu_599_p4);

assign sext_ln44_fu_495_p1 = $signed(trunc_ln5_fu_485_p4);

assign sext_ln46_1_cast_fu_333_p1 = $signed(sext_ln46_1);

assign sext_ln46_2_cast_fu_329_p1 = $signed(sext_ln46_2);

assign sext_ln46_3_cast_fu_325_p1 = $signed(sext_ln46_3);

assign sext_ln46_4_cast_fu_321_p1 = $signed(sext_ln46_4);

assign sext_ln46_5_cast_fu_317_p1 = $signed(sext_ln46_5);

assign sext_ln46_6_cast_fu_313_p1 = $signed(sext_ln46_6);

assign sext_ln46_7_cast_fu_309_p1 = $signed(sext_ln46_7);

assign sext_ln46_8_cast_fu_305_p1 = $signed(sext_ln46_8);

assign shl_ln1_fu_468_p3 = {{add_ln43_fu_462_p2}, {2'd0}};

assign sub_ln39_fu_453_p2 = (p_shl_fu_435_p3 - zext_ln39_1_fu_449_p1);

assign sum_10_fu_777_p3 = ((and_ln50_fu_771_p2[0:0] == 1'b1) ? 32'd0 : reg_299);

assign tmp_2_fu_442_p3 = {{select_ln38_1_reg_892}, {2'd0}};

assign tmp_fu_739_p4 = {{bitcast_ln50_fu_735_p1[30:23]}};

assign trunc_ln39_fu_405_p1 = select_ln38_fu_389_p3[0:0];

assign trunc_ln44_1_fu_547_p4 = {{add_ln45_2_fu_542_p2[63:2]}};

assign trunc_ln44_2_fu_599_p4 = {{add_ln45_4_fu_594_p2[63:2]}};

assign trunc_ln50_fu_749_p1 = bitcast_ln50_fu_735_p1[22:0];

assign trunc_ln5_fu_485_p4 = {{add_ln45_fu_480_p2[63:2]}};

assign zext_ln39_1_fu_449_p1 = tmp_2_fu_442_p3;

assign zext_ln39_fu_459_p1 = select_ln38_reg_886;

assign zext_ln45_1_fu_538_p1 = add_ln45_1_fu_533_p2;

assign zext_ln45_2_fu_590_p1 = add_ln45_3_fu_585_p2;

assign zext_ln45_fu_476_p1 = shl_ln1_fu_468_p3;

assign zext_ln51_3_fu_785_p1 = grp_fu_790_p3;

assign zext_ln51_fu_720_p1 = select_ln38_1_reg_892_pp0_iter6_reg;

always @ (posedge ap_clk) begin
    shl_ln1_reg_914[1:0] <= 2'b00;
end

endmodule //conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3
