// Seed: 2831139929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9,
    output tri id_10,
    output supply1 id_11,
    output supply0 id_12,
    output wor id_13,
    output wire id_14,
    input supply0 id_15,
    input wor id_16,
    output logic id_17,
    output tri0 id_18,
    output logic id_19,
    input supply1 id_20,
    input tri1 id_21
);
  initial begin : LABEL_0
    id_19 = -1 || id_16;
    id_17 <= -1'b0;
  end
  wire id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23
  );
  logic id_24;
endmodule
