$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 % act_load $end
  $var wire  1 # clk $end
  $var wire  4 & num_input_tiles [3:0] $end
  $var wire  1 ' ready $end
  $var wire  1 $ reset $end
  $scope module TileAccumulator $end
   $var wire 32 ) MAX_INPUT_TILES [31:0] $end
   $var wire 32 ( WIDTH [31:0] $end
   $var wire  1 % act_load $end
   $var wire  1 # clk $end
   $var wire  4 & num_input_tiles [3:0] $end
   $var wire  1 ' ready $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
b0000 &
0'
b00000000000000000000000000010000 (
b00000000000000000000000000000100 )
#1
1#
#2
0#
0%
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
