
---------- Begin Simulation Statistics ----------
final_tick                                33396945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188418                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   353527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.90                       # Real time elapsed on the host
host_tick_rate                              471043730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13358811                       # Number of instructions simulated
sim_ops                                      25065011                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033397                       # Number of seconds simulated
sim_ticks                                 33396945000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     65                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3358811                       # Number of instructions committed
system.cpu0.committedOps                      6148631                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.886146                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1946419                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     554648                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2035                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2899123                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        10889                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       56702619                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050286                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1258766                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          182                       # TLB misses on write requests
system.cpu0.numCycles                        66793805                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3042164     49.48%     49.51% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.52% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.54% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     49.56% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.56% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.02%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.60% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.61% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.61% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.61% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.62% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.25%     52.87% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.17%     55.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     55.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2763103     44.94%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6148631                       # Class of committed instruction
system.cpu0.tickCycles                       10091186                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.679389                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32882                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34287380                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149714                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366709                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu1.numCycles                        66793890                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32506510                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       396970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        794982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2651035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1539                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5302135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1539                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       385734                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11236                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381631                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381630                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16381                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1192993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1192993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1192993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            398012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  398012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              398012                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2507295000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2103020750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1249888                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1249888                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1249888                       # number of overall hits
system.cpu0.icache.overall_hits::total        1249888                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8835                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8835                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8835                       # number of overall misses
system.cpu0.icache.overall_misses::total         8835                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    290372000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    290372000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    290372000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    290372000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1258723                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1258723                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1258723                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1258723                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007019                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007019                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007019                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007019                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32866.100736                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32866.100736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32866.100736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32866.100736                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8819                       # number of writebacks
system.cpu0.icache.writebacks::total             8819                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8835                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8835                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    281537000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    281537000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    281537000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    281537000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 31866.100736                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31866.100736                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 31866.100736                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31866.100736                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8819                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1249888                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1249888                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8835                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    290372000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    290372000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1258723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1258723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007019                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32866.100736                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32866.100736                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    281537000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    281537000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 31866.100736                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31866.100736                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1258723                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8835                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           142.470062                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10078619                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10078619                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2723495                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2723495                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2723495                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2723495                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       719738                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        719738                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       719738                       # number of overall misses
system.cpu0.dcache.overall_misses::total       719738                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  58748431500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  58748431500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  58748431500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  58748431500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3443233                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3443233                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3443233                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3443233                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.209030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.209030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209030                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81624.746088                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81624.746088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81624.746088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81624.746088                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       354929                       # number of writebacks
system.cpu0.dcache.writebacks::total           354929                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       350651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       350651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       350651                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       350651                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       369087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       369087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       369087                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       369087                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29306095000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29306095000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29306095000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29306095000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107192                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79401.590953                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79401.590953                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79401.590953                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79401.590953                       # average overall mshr miss latency
system.cpu0.dcache.replacements                369070                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       535717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         535717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    529076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    529076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       552119                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       552119                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.029707                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029707                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32256.797951                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32256.797951                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          311                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    496731500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    496731500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.029144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 30870.144801                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30870.144801                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2187778                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2187778                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       703336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       703336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58219355500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58219355500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2891114                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2891114                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243275                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243275                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82776.020991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82776.020991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       350340                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       350340                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       352996                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       352996                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  28809363500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28809363500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81613.852565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81613.852565                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3092581                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           369086                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.379025                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27914950                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27914950                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730754                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730754                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730754                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730754                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635902                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635902                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635902                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635902                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21457037000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21457037000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21457037000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21457037000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366656                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366656                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485913                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485913                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485913                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485913                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13116.333986                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13116.333986                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13116.333986                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13116.333986                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635886                       # number of writebacks
system.cpu1.icache.writebacks::total          1635886                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635902                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635902                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635902                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635902                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19821135000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19821135000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19821135000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19821135000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485913                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485913                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485913                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485913                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12116.333986                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12116.333986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12116.333986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12116.333986                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635886                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730754                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730754                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635902                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635902                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21457037000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21457037000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485913                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485913                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13116.333986                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13116.333986                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635902                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635902                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19821135000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19821135000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485913                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485913                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12116.333986                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12116.333986                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366656                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635902                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057981                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28569150                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28569150                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401944                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401944                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722744                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722744                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14404249500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14404249500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14404249500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14404249500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124688                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124688                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175224                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19929.946841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19929.946841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19929.946841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19929.946841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       433920                       # number of writebacks
system.cpu1.dcache.writebacks::total           433920                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85468                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85468                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85468                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637276                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637276                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11288660500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11288660500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11288660500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11288660500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154503                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154503                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154503                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154503                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17713.926933                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17713.926933                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17713.926933                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17713.926933                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637260                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963586                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963586                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7005543500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7005543500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15010.259965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15010.259965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6295954000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6295954000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184595                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184595                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14033.984067                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14033.984067                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438358                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438358                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256027                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256027                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7398706000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7398706000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28898.147461                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28898.147461                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67373                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67373                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4992706500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4992706500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26464.885452                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26464.885452                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039220                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637276                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634780                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634780                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               16855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1634134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595671                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2253088                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6428                       # number of overall hits
system.l2.overall_hits::.cpu0.data              16855                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1634134                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595671                       # number of overall hits
system.l2.overall_hits::total                 2253088                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            352232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41605                       # number of demand (read+write) misses
system.l2.demand_misses::total                 398012                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2407                       # number of overall misses
system.l2.overall_misses::.cpu0.data           352232                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1768                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41605                       # number of overall misses
system.l2.overall_misses::total                398012                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    194912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28480742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143827500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3776265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32595748000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    194912500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28480742500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143827500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3776265500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32595748000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          369087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635902                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2651100                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         369087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635902                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2651100                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.272439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150131                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.272439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150131                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80977.357707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80857.907572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81350.395928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90764.703762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81896.395084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80977.357707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80857.907572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81350.395928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90764.703762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81896.395084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              385734                       # number of writebacks
system.l2.writebacks::total                    385734                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       352232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            398012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       352232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           398012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    170842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  24958432500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    126147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3360215500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28615638000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    170842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  24958432500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    126147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3360215500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28615638000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.272439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.954333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.272439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.954333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150131                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70977.357707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70857.935963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71350.395928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80764.703762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71896.420208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70977.357707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70857.935963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71350.395928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80764.703762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71896.420208                       # average overall mshr miss latency
system.l2.replacements                         397775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       788849                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788849                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       788849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1644705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1644705                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1644705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1644705                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          734                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           734                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160019                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         347974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381631                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28133821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3061407000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31195228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       352996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            541650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.985773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.704571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80850.353762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90958.998128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81741.860593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       347974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381631                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  24654091000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2724837000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27378928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.985773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.704571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70850.382500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80958.998128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71741.886796                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1634134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1640562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    194912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143827500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    338740000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635902                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1644737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.272439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80977.357707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81350.395928                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81135.329341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4175                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    170842500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    126147500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    296990000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.272439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70977.357707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71350.395928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71135.329341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        11833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            452507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    346921500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    714858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1061780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.264620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81475.223109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89941.935078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86988.366377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    304341500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    635378500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    939720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.264620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71475.223109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79941.935078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76988.366377                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.058098                       # Cycle average of tags in use
system.l2.tags.total_refs                     5301400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    398799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.293413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.746172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.014936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      126.957416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      169.925240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      719.414334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.123982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.165943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.702553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999080                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42815879                       # Number of tag accesses
system.l2.tags.data_accesses                 42815879                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        154048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22542848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2662720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25472768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       154048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24686976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         352232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              398012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       385734                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             385734                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4612637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        674997309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3388094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79729448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762727489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4612637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3388094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8000732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      739198630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            739198630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      739198630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4612637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       674997309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3388094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79729448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1501926119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    385652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    352032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000161452500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24041                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24041                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1155044                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             362220                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      398012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     385734                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   385734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    82                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4740721500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1989025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12199565250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11917.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30667.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   352267                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  341080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                398012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               385734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  365539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    556.576072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.857629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   428.757763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18395     20.42%     20.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19436     21.57%     41.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4907      5.45%     47.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3011      3.34%     50.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1877      2.08%     52.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1846      2.05%     54.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1638      1.82%     56.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1621      1.80%     58.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37355     41.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90086                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.546649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.233272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.479205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23896     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            85      0.35%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            20      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24041                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.334983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23666     98.44%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.14%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              113      0.47%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      0.84%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24041                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25459520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24680256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25472768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24686976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       762.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       739.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    739.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33396898500                       # Total gap between requests
system.mem_ctrls.avgGap                      42611.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       154048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22530048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2662272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24680256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4612637.473277870566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 674614040.296200752258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3388094.330184991937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79716033.906694173813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 738997414.284450292587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       352232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       385734                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     72099500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10432034000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53579750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1641852000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 828769083250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29954.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29616.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30305.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39462.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2148550.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319550700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169845225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1418718000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1006677000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2636190960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13394532600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1544820480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20490334965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        613.539201                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3877307000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1115140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28404498000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            323670480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            172031145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1421609700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1006306380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2636190960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13411916460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1530181440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20501906565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.885688                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3838828000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1115140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28442977000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2109450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1174583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1644705                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          229522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           541650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          541649                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1644737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1107243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7953234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1129856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     46336960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209394432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68556544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325417792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          397775                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24686976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3048875                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3047336     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1539      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3048875                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5084621500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955968887                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453913379                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         558787163                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13311881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33396945000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
