    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; A
A__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
A__0__MASK EQU 0x02
A__0__PC EQU CYREG_IO_PC_PRT15_PC1
A__0__PORT EQU 15
A__0__SHIFT EQU 1
A__AG EQU CYREG_PRT15_AG
A__AMUX EQU CYREG_PRT15_AMUX
A__BIE EQU CYREG_PRT15_BIE
A__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A__BYP EQU CYREG_PRT15_BYP
A__CTL EQU CYREG_PRT15_CTL
A__DM0 EQU CYREG_PRT15_DM0
A__DM1 EQU CYREG_PRT15_DM1
A__DM2 EQU CYREG_PRT15_DM2
A__DR EQU CYREG_PRT15_DR
A__INP_DIS EQU CYREG_PRT15_INP_DIS
A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
A__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A__LCD_EN EQU CYREG_PRT15_LCD_EN
A__MASK EQU 0x02
A__PORT EQU 15
A__PRT EQU CYREG_PRT15_PRT
A__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A__PS EQU CYREG_PRT15_PS
A__SHIFT EQU 1
A__SLW EQU CYREG_PRT15_SLW

; B
B__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
B__0__MASK EQU 0x08
B__0__PC EQU CYREG_IO_PC_PRT15_PC3
B__0__PORT EQU 15
B__0__SHIFT EQU 3
B__AG EQU CYREG_PRT15_AG
B__AMUX EQU CYREG_PRT15_AMUX
B__BIE EQU CYREG_PRT15_BIE
B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
B__BYP EQU CYREG_PRT15_BYP
B__CTL EQU CYREG_PRT15_CTL
B__DM0 EQU CYREG_PRT15_DM0
B__DM1 EQU CYREG_PRT15_DM1
B__DM2 EQU CYREG_PRT15_DM2
B__DR EQU CYREG_PRT15_DR
B__INP_DIS EQU CYREG_PRT15_INP_DIS
B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
B__LCD_EN EQU CYREG_PRT15_LCD_EN
B__MASK EQU 0x08
B__PORT EQU 15
B__PRT EQU CYREG_PRT15_PRT
B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
B__PS EQU CYREG_PRT15_PS
B__SHIFT EQU 3
B__SLW EQU CYREG_PRT15_SLW

; C
C__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
C__0__MASK EQU 0x01
C__0__PC EQU CYREG_PRT3_PC0
C__0__PORT EQU 3
C__0__SHIFT EQU 0
C__AG EQU CYREG_PRT3_AG
C__AMUX EQU CYREG_PRT3_AMUX
C__BIE EQU CYREG_PRT3_BIE
C__BIT_MASK EQU CYREG_PRT3_BIT_MASK
C__BYP EQU CYREG_PRT3_BYP
C__CTL EQU CYREG_PRT3_CTL
C__DM0 EQU CYREG_PRT3_DM0
C__DM1 EQU CYREG_PRT3_DM1
C__DM2 EQU CYREG_PRT3_DM2
C__DR EQU CYREG_PRT3_DR
C__INP_DIS EQU CYREG_PRT3_INP_DIS
C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
C__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
C__LCD_EN EQU CYREG_PRT3_LCD_EN
C__MASK EQU 0x01
C__PORT EQU 3
C__PRT EQU CYREG_PRT3_PRT
C__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
C__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
C__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
C__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
C__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
C__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
C__PS EQU CYREG_PRT3_PS
C__SHIFT EQU 0
C__SLW EQU CYREG_PRT3_SLW

; D
D__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
D__0__MASK EQU 0x04
D__0__PC EQU CYREG_PRT3_PC2
D__0__PORT EQU 3
D__0__SHIFT EQU 2
D__AG EQU CYREG_PRT3_AG
D__AMUX EQU CYREG_PRT3_AMUX
D__BIE EQU CYREG_PRT3_BIE
D__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D__BYP EQU CYREG_PRT3_BYP
D__CTL EQU CYREG_PRT3_CTL
D__DM0 EQU CYREG_PRT3_DM0
D__DM1 EQU CYREG_PRT3_DM1
D__DM2 EQU CYREG_PRT3_DM2
D__DR EQU CYREG_PRT3_DR
D__INP_DIS EQU CYREG_PRT3_INP_DIS
D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D__LCD_EN EQU CYREG_PRT3_LCD_EN
D__MASK EQU 0x04
D__PORT EQU 3
D__PRT EQU CYREG_PRT3_PRT
D__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D__PS EQU CYREG_PRT3_PS
D__SHIFT EQU 2
D__SLW EQU CYREG_PRT3_SLW

; E
E__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
E__0__MASK EQU 0x10
E__0__PC EQU CYREG_PRT3_PC4
E__0__PORT EQU 3
E__0__SHIFT EQU 4
E__AG EQU CYREG_PRT3_AG
E__AMUX EQU CYREG_PRT3_AMUX
E__BIE EQU CYREG_PRT3_BIE
E__BIT_MASK EQU CYREG_PRT3_BIT_MASK
E__BYP EQU CYREG_PRT3_BYP
E__CTL EQU CYREG_PRT3_CTL
E__DM0 EQU CYREG_PRT3_DM0
E__DM1 EQU CYREG_PRT3_DM1
E__DM2 EQU CYREG_PRT3_DM2
E__DR EQU CYREG_PRT3_DR
E__INP_DIS EQU CYREG_PRT3_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
E__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT3_LCD_EN
E__MASK EQU 0x10
E__PORT EQU 3
E__PRT EQU CYREG_PRT3_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
E__PS EQU CYREG_PRT3_PS
E__SHIFT EQU 4
E__SLW EQU CYREG_PRT3_SLW

; F
F__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
F__0__MASK EQU 0x20
F__0__PC EQU CYREG_PRT3_PC5
F__0__PORT EQU 3
F__0__SHIFT EQU 5
F__AG EQU CYREG_PRT3_AG
F__AMUX EQU CYREG_PRT3_AMUX
F__BIE EQU CYREG_PRT3_BIE
F__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F__BYP EQU CYREG_PRT3_BYP
F__CTL EQU CYREG_PRT3_CTL
F__DM0 EQU CYREG_PRT3_DM0
F__DM1 EQU CYREG_PRT3_DM1
F__DM2 EQU CYREG_PRT3_DM2
F__DR EQU CYREG_PRT3_DR
F__INP_DIS EQU CYREG_PRT3_INP_DIS
F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F__LCD_EN EQU CYREG_PRT3_LCD_EN
F__MASK EQU 0x20
F__PORT EQU 3
F__PRT EQU CYREG_PRT3_PRT
F__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F__PS EQU CYREG_PRT3_PS
F__SHIFT EQU 5
F__SLW EQU CYREG_PRT3_SLW

; G
G__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
G__0__MASK EQU 0x80
G__0__PC EQU CYREG_PRT3_PC7
G__0__PORT EQU 3
G__0__SHIFT EQU 7
G__AG EQU CYREG_PRT3_AG
G__AMUX EQU CYREG_PRT3_AMUX
G__BIE EQU CYREG_PRT3_BIE
G__BIT_MASK EQU CYREG_PRT3_BIT_MASK
G__BYP EQU CYREG_PRT3_BYP
G__CTL EQU CYREG_PRT3_CTL
G__DM0 EQU CYREG_PRT3_DM0
G__DM1 EQU CYREG_PRT3_DM1
G__DM2 EQU CYREG_PRT3_DM2
G__DR EQU CYREG_PRT3_DR
G__INP_DIS EQU CYREG_PRT3_INP_DIS
G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
G__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
G__LCD_EN EQU CYREG_PRT3_LCD_EN
G__MASK EQU 0x80
G__PORT EQU 3
G__PRT EQU CYREG_PRT3_PRT
G__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
G__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
G__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
G__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
G__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
G__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
G__PS EQU CYREG_PRT3_PS
G__SHIFT EQU 7
G__SLW EQU CYREG_PRT3_SLW

; AS
AS__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
AS__0__MASK EQU 0x04
AS__0__PC EQU CYREG_IO_PC_PRT15_PC2
AS__0__PORT EQU 15
AS__0__SHIFT EQU 2
AS__AG EQU CYREG_PRT15_AG
AS__AMUX EQU CYREG_PRT15_AMUX
AS__BIE EQU CYREG_PRT15_BIE
AS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
AS__BYP EQU CYREG_PRT15_BYP
AS__CTL EQU CYREG_PRT15_CTL
AS__DM0 EQU CYREG_PRT15_DM0
AS__DM1 EQU CYREG_PRT15_DM1
AS__DM2 EQU CYREG_PRT15_DM2
AS__DR EQU CYREG_PRT15_DR
AS__INP_DIS EQU CYREG_PRT15_INP_DIS
AS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
AS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
AS__LCD_EN EQU CYREG_PRT15_LCD_EN
AS__MASK EQU 0x04
AS__PORT EQU 15
AS__PRT EQU CYREG_PRT15_PRT
AS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
AS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
AS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
AS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
AS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
AS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
AS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
AS__PS EQU CYREG_PRT15_PS
AS__SHIFT EQU 2
AS__SLW EQU CYREG_PRT15_SLW

; CS
CS__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
CS__0__MASK EQU 0x02
CS__0__PC EQU CYREG_PRT3_PC1
CS__0__PORT EQU 3
CS__0__SHIFT EQU 1
CS__AG EQU CYREG_PRT3_AG
CS__AMUX EQU CYREG_PRT3_AMUX
CS__BIE EQU CYREG_PRT3_BIE
CS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS__BYP EQU CYREG_PRT3_BYP
CS__CTL EQU CYREG_PRT3_CTL
CS__DM0 EQU CYREG_PRT3_DM0
CS__DM1 EQU CYREG_PRT3_DM1
CS__DM2 EQU CYREG_PRT3_DM2
CS__DR EQU CYREG_PRT3_DR
CS__INP_DIS EQU CYREG_PRT3_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT3_LCD_EN
CS__MASK EQU 0x02
CS__PORT EQU 3
CS__PRT EQU CYREG_PRT3_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS__PS EQU CYREG_PRT3_PS
CS__SHIFT EQU 1
CS__SLW EQU CYREG_PRT3_SLW

; DS
DS__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
DS__0__MASK EQU 0x08
DS__0__PC EQU CYREG_PRT3_PC3
DS__0__PORT EQU 3
DS__0__SHIFT EQU 3
DS__AG EQU CYREG_PRT3_AG
DS__AMUX EQU CYREG_PRT3_AMUX
DS__BIE EQU CYREG_PRT3_BIE
DS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DS__BYP EQU CYREG_PRT3_BYP
DS__CTL EQU CYREG_PRT3_CTL
DS__DM0 EQU CYREG_PRT3_DM0
DS__DM1 EQU CYREG_PRT3_DM1
DS__DM2 EQU CYREG_PRT3_DM2
DS__DR EQU CYREG_PRT3_DR
DS__INP_DIS EQU CYREG_PRT3_INP_DIS
DS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DS__LCD_EN EQU CYREG_PRT3_LCD_EN
DS__MASK EQU 0x08
DS__PORT EQU 3
DS__PRT EQU CYREG_PRT3_PRT
DS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DS__PS EQU CYREG_PRT3_PS
DS__SHIFT EQU 3
DS__SLW EQU CYREG_PRT3_SLW

; FS
FS__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
FS__0__MASK EQU 0x40
FS__0__PC EQU CYREG_PRT3_PC6
FS__0__PORT EQU 3
FS__0__SHIFT EQU 6
FS__AG EQU CYREG_PRT3_AG
FS__AMUX EQU CYREG_PRT3_AMUX
FS__BIE EQU CYREG_PRT3_BIE
FS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FS__BYP EQU CYREG_PRT3_BYP
FS__CTL EQU CYREG_PRT3_CTL
FS__DM0 EQU CYREG_PRT3_DM0
FS__DM1 EQU CYREG_PRT3_DM1
FS__DM2 EQU CYREG_PRT3_DM2
FS__DR EQU CYREG_PRT3_DR
FS__INP_DIS EQU CYREG_PRT3_INP_DIS
FS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
FS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FS__LCD_EN EQU CYREG_PRT3_LCD_EN
FS__MASK EQU 0x40
FS__PORT EQU 3
FS__PRT EQU CYREG_PRT3_PRT
FS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FS__PS EQU CYREG_PRT3_PS
FS__SHIFT EQU 6
FS__SLW EQU CYREG_PRT3_SLW

; GS
GS__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
GS__0__MASK EQU 0x01
GS__0__PC EQU CYREG_IO_PC_PRT15_PC0
GS__0__PORT EQU 15
GS__0__SHIFT EQU 0
GS__AG EQU CYREG_PRT15_AG
GS__AMUX EQU CYREG_PRT15_AMUX
GS__BIE EQU CYREG_PRT15_BIE
GS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
GS__BYP EQU CYREG_PRT15_BYP
GS__CTL EQU CYREG_PRT15_CTL
GS__DM0 EQU CYREG_PRT15_DM0
GS__DM1 EQU CYREG_PRT15_DM1
GS__DM2 EQU CYREG_PRT15_DM2
GS__DR EQU CYREG_PRT15_DR
GS__INP_DIS EQU CYREG_PRT15_INP_DIS
GS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
GS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
GS__LCD_EN EQU CYREG_PRT15_LCD_EN
GS__MASK EQU 0x01
GS__PORT EQU 15
GS__PRT EQU CYREG_PRT15_PRT
GS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
GS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
GS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
GS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
GS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
GS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
GS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
GS__PS EQU CYREG_PRT15_PS
GS__SHIFT EQU 0
GS__SLW EQU CYREG_PRT15_SLW

; UC
UC__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
UC__0__MASK EQU 0x10
UC__0__PC EQU CYREG_IO_PC_PRT15_PC4
UC__0__PORT EQU 15
UC__0__SHIFT EQU 4
UC__AG EQU CYREG_PRT15_AG
UC__AMUX EQU CYREG_PRT15_AMUX
UC__BIE EQU CYREG_PRT15_BIE
UC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UC__BYP EQU CYREG_PRT15_BYP
UC__CTL EQU CYREG_PRT15_CTL
UC__DM0 EQU CYREG_PRT15_DM0
UC__DM1 EQU CYREG_PRT15_DM1
UC__DM2 EQU CYREG_PRT15_DM2
UC__DR EQU CYREG_PRT15_DR
UC__INP_DIS EQU CYREG_PRT15_INP_DIS
UC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UC__LCD_EN EQU CYREG_PRT15_LCD_EN
UC__MASK EQU 0x10
UC__PORT EQU 15
UC__PRT EQU CYREG_PRT15_PRT
UC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UC__PS EQU CYREG_PRT15_PS
UC__SHIFT EQU 4
UC__SLW EQU CYREG_PRT15_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; DacOutput
DacOutput__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
DacOutput__0__MASK EQU 0x80
DacOutput__0__PC EQU CYREG_PRT1_PC7
DacOutput__0__PORT EQU 1
DacOutput__0__SHIFT EQU 7
DacOutput__AG EQU CYREG_PRT1_AG
DacOutput__AMUX EQU CYREG_PRT1_AMUX
DacOutput__BIE EQU CYREG_PRT1_BIE
DacOutput__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DacOutput__BYP EQU CYREG_PRT1_BYP
DacOutput__CTL EQU CYREG_PRT1_CTL
DacOutput__DM0 EQU CYREG_PRT1_DM0
DacOutput__DM1 EQU CYREG_PRT1_DM1
DacOutput__DM2 EQU CYREG_PRT1_DM2
DacOutput__DR EQU CYREG_PRT1_DR
DacOutput__INP_DIS EQU CYREG_PRT1_INP_DIS
DacOutput__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DacOutput__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DacOutput__LCD_EN EQU CYREG_PRT1_LCD_EN
DacOutput__MASK EQU 0x80
DacOutput__PORT EQU 1
DacOutput__PRT EQU CYREG_PRT1_PRT
DacOutput__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DacOutput__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DacOutput__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DacOutput__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DacOutput__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DacOutput__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DacOutput__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DacOutput__PS EQU CYREG_PRT1_PS
DacOutput__SHIFT EQU 7
DacOutput__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
