[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17113       tick       2190975        969746        906332       2190975 
      2  17113       tick       4499240       2146919       2131013       4499240 
      3  17113       tick       4494629       2144961       2129247       4494629 
      4  17113       tick       4489893       2142922       2127759       4489893 
      5  17113       tick       4490410       2143891       2125391       4490410 
      6  17113       tick       4490650       2143678       2124592       4490650 
      7  17113       tick       4495673       2144461       2125126       4495673 
      8  17113       tick       4478513       2138147       2120551       4478513 
      9  17113       tick       4493639       2144716       2125444       4493639 
     10  17113       tick       4489668       2142608       2121102       4489668 
     11  17113       tick       4496688       2144725       2128995       4496688 
     12  17113       tick       4494830       2144061       2128889       4494830 
     13  17113       tick       4490026       2143479       2127888       4490026 
     14  17113       tick       4496777       2145429       2130282       4496777 
     15  17113       tick       4489356       2143742       2125674       4489356 
     16  17113       tick       4493077       2143418       2127125       4493077 
     17  17113       tick       4479026       2138946       2116195       4479026 
     18  17113       tick       4494974       2145312       2129714       4494974 
     19  17113       tick       4488428       2143477       2124431       4488428 
     20  17113       tick       4495218       2145911       2125582       4495218 
     21  17113       exit         13377          6352          5888         13377 
