# CPU_ver620
## A five-stage pipelined CPU design attempt following the study of digital logic and processor architecture.
![Project Logo](https://github.com/WrzY23/cpu_3_ver620/blob/main/design/5-stage-pipeline.jpg?raw=true)
## note
- It's a 5-stage pipeline for MIPS.
    IF-ID-EX-MEM-WB
- For branch instructions, PC is computed in ID stage. Considering using branch prediction...
- Hazard Unit not included in the above design.
