#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  6 20:29:07 2024
# Process ID: 19988
# Current directory: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12968 C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Tests\Test_UART\testUART\testUART.xpr
# Log file: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/vivado.log
# Journal file: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:circular_buffer:1.0 circular_buffer_0
endgroup
set_property location {4.5 1417 168} [get_bd_cells circular_buffer_0]
connect_bd_net [get_bd_pins AXIFloat_0/XD] [get_bd_pins circular_buffer_0/vector_32_bits]
connect_bd_net [get_bd_pins circular_buffer_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FFT:1.0 FFT_0
endgroup
set_property location {5.5 1862 165} [get_bd_cells FFT_0]
connect_bd_net [get_bd_pins FFT_0/fft_processing_done] [get_bd_pins circular_buffer_0/fft_done]
connect_bd_net [get_bd_pins circular_buffer_0/is_done] [get_bd_pins FFT_0/start]
connect_bd_net [get_bd_pins circular_buffer_0/vector_64x32_bits] [get_bd_pins FFT_0/sample_vector]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {6 1850 -61} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {64} CONFIG.Read_Width_A {64} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/cos_sin.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Write_Depth_A {768}] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins FFT_0/fft_processing_done] [get_bd_pins blk_mem_gen_0/addra]
undo
connect_bd_net [get_bd_pins FFT_0/addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins FFT_0/ROM_data] [get_bd_pins blk_mem_gen_0/douta]
connect_bd_net [get_bd_pins FFT_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_1
endgroup
set_property location {7.5 2448 191} [get_bd_cells vio_1]
delete_bd_objs [get_bd_cells vio_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {7.5 2367 203} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {384} CONFIG.DOUT_WIDTH {256}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {255} CONFIG.DIN_FROM {255} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {256}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins FFT_0/fft_output] [get_bd_pins xlslice_0/Din]
startgroup
set_property -dict [list CONFIG.C_PROBE_IN1_WIDTH {256} CONFIG.C_NUM_PROBE_OUT {3} CONFIG.C_NUM_PROBE_IN {2}] [get_bd_cells vio_0]
endgroup
delete_bd_objs [get_bd_nets FFT_0_fft_processing_done]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins circular_buffer_0/fft_done]
delete_bd_objs [get_bd_nets circular_buffer_0_is_done]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins FFT_0/start]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins FFT_0/rst]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins vio_0/probe_in1]
startgroup
set_property -dict [list CONFIG.C_NUM_PROBE_IN {4}] [get_bd_cells vio_0]
endgroup
connect_bd_net [get_bd_pins circular_buffer_0/is_done] [get_bd_pins vio_0/probe_in2]
connect_bd_net [get_bd_pins FFT_0/fft_processing_done] [get_bd_pins vio_0/probe_in3]
startgroup
set_property -dict [list CONFIG.C_NUM_PROBE_IN {5}] [get_bd_cells vio_0]
endgroup
connect_bd_net [get_bd_pins circular_buffer_0/full_out] [get_bd_pins vio_0/probe_in4]
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd] -top
reset_run synth_1
reset_run uart_vio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.runs/impl_1/uart_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.runs/impl_1/uart_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.runs/impl_1/uart_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property OUTPUT_VALUE 1 [get_hw_probes uart_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
commit_hw_vio [get_hw_probes {uart_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uart_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
commit_hw_vio [get_hw_probes {uart_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uart_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
commit_hw_vio [get_hw_probes {uart_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uart_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
commit_hw_vio [get_hw_probes {uart_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uart_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
commit_hw_vio [get_hw_probes {uart_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"uart_i/vio_0"}]]
startgroup
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {5 1391 421} [get_bd_cells xlslice_1]
endgroup
set_property -dict [list CONFIG.DIN_FROM {31} CONFIG.DIN_WIDTH {32} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins circular_buffer_0/vector_64x32_bits]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {2048}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_NUM_PROBE_IN {6}] [get_bd_cells vio_0]
endgroup
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins vio_0/probe_in5]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins vio_0/clk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins circular_buffer_0/clk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins FFT_0/clk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins blk_mem_gen_0/clka]
startgroup
make_bd_pins_external  [get_bd_pins circular_buffer_0/clk]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "uart" 
endgroup
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets clk_0_1]
delete_bd_objs [get_bd_ports clk_0]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins circular_buffer_0/clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins FFT_0/clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins vio_0/clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins blk_mem_gen_0/clka]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd] -top
reset_run synth_1
reset_run uart_processing_system7_0_0_synth_1
reset_run uart_vio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_ports sys_clock]
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "uart" 
endgroup
delete_bd_objs [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins circular_buffer_0/clk]
set_property name sys_clock [get_bd_ports sys_clock_0]
startgroup
endgroup
validate_bd_design
make_wrapper -files [get_files C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd] -top
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
make_wrapper -files [get_files C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd] -top
reset_run synth_1
reset_run uart_vio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa
