strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6a222f7090>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a223750d0>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a222f1390>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a222e6090>",
		fillcolor=turquoise,
		label="23:BL
q[63:0] <= q[63:0] << amount;
q[63:0] <= q[63:0] >> amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a222e6950>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f6a23b7f450>]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['ena']",
		label=ena,
		lineno=22];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a222e3890>",
		fillcolor=turquoise,
		label="19:BL
q[63:0] <= data[63:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a2228e550>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"19:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a2228e4d0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"18:IF" -> "22:IF"	[cond="['load']",
		label="!(load)",
		lineno=18];
	"18:IF" -> "19:BL"	[cond="['load']",
		label=load,
		lineno=18];
	"23:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
