{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 20:16:54 2015 " "Info: Processing started: Wed Jan 07 20:16:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tPad_Starter -c tPad_Starter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tPad_Starter -c tPad_Starter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tPad_Starter EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"tPad_Starter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7 Cyclone IV E PLL " "Warning: Implemented PLL \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -67.5 degrees " "Warning: Can't achieve requested value -65.0 degrees for clock output tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -67.5 degrees" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] 2 1 -68 -1875 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -68 degrees (-1875 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] 8 5 0 0 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32665 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32667 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32669 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32671 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32673 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info: Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_00g1 " "Info: Entity dcfifo_00g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45g1 " "Info: Entity dcfifo_45g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Info: Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ivf1 " "Info: Entity dcfifo_ivf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l4j1 " "Info: Entity dcfifo_l4j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info: Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tPad_Starter.SDC " "Info: Reading SDC File: 'tPad_Starter.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info: Reading SDC File: 'cpu.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Info: Reading SDC File: '../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Info: Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "Info:   20.000    CLOCK2_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "Info:   20.000    CLOCK3_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " "Info:   10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\] " "Info:   10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " "Info:  100.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " "Info:   25.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " "Info:   12.500 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 275 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32629 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] (placed in counter C4 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info: Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31793 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31643 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31665 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31580 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 546 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 17475 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11234 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\|data_out  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11234 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_rnw~1 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 210 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 12635 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_cs_n~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_cs_n~0" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 207 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 12648 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~0" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 563 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 14252 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[0\] " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 2364 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[2\] " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 2362 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[1\] " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 2363 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17070 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\|data_out" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 1130 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|reset_n  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1952 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 4537 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\|data_out  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[31\]~8 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[31\]~8" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/irda_receive_terasic.v" 285 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_BUF[31]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 17544 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17115 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\|data_out" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 1127 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\|data_out  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17205 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\|data_out" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 1121 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|prev_reset  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|readdata\[0\]~1 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|readdata\[0\]~1" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 255 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 17396 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 302 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10805 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 0 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info: Packed 10 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 I/O Input Buffer " "Extra Info: Packed 40 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "129 I/O Output Buffer " "Extra Info: Packed 129 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "105 " "Extra Info: Created 105 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7 clk\[3\] HC_NCLK~output " "Warning: PLL \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7\" output port clk\[3\] feeds output pin \"HC_NCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } } { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 286 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17985 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 479 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Warning: Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Warning: Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning: Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning: Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning: Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning: Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning: Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning: Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning: Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning: Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning: Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning: Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Warning: Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning: Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning: Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning: Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning: Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning: Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Warning: Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Warning: Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Warning: Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Warning: Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Warning: Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Warning: Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning: Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Warning: Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Warning: Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Warning: Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Warning: Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning: Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Warning: Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Warning: Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning: Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning: Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Warning: Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning: Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning: Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Info: Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Info: Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X46_Y24 X57_Y36 " "Info: Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Info: Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "135 Cyclone IV E " "Warning: 135 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info: Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 276 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 805 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info: Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 277 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 806 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Info: Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 280 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 807 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 316 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 815 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 317 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 816 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info: Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 343 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 830 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Info: Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 361 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 842 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Info: Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 375 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 854 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Info: Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 380 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 857 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Info: Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 396 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 869 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Info: Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 600 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Info: Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 601 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Info: Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 602 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Info: Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 603 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Info: Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 604 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Info: Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 605 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Info: Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 606 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Info: Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 607 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Info: Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 398 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 870 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Info: Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 400 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 872 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Info: Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 407 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 628 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Info: Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 407 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 629 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Info: Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 409 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 630 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Info: Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 409 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 631 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 445 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 894 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_PENIRQ_n 3.3-V LVTTL AB22 " "Info: Pin LTM_ADC_PENIRQ_n uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_ADC_PENIRQ_n } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_ADC_PENIRQ_n" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 450 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_ADC_PENIRQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 897 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_BUSY 3.3-V LVTTL AB21 " "Info: Pin LTM_ADC_BUSY uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_ADC_BUSY } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_ADC_BUSY" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 451 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_ADC_BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 898 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_DOUT 3.3-V LVTTL AC15 " "Info: Pin LTM_ADC_DOUT uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_ADC_DOUT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DOUT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 454 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_ADC_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 901 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Info: Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 467 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Info: Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 468 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Info: Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 469 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Info: Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 470 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Info: Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 471 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Info: Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 472 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Info: Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 473 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Info: Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 321 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 818 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Info: Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 322 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 819 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Info: Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 323 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 820 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Info: Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 324 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 821 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info: Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 344 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 831 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info: Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 345 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 832 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info: Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 347 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 834 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Info: Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 352 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 837 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info: Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 356 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 839 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Info: Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 612 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Info: Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 613 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Info: Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 614 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Info: Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 615 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Info: Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 616 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Info: Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 617 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Info: Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 618 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Info: Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 619 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Info: Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 620 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Info: Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 621 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Info: Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 622 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Info: Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 623 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Info: Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 624 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Info: Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 625 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Info: Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 626 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Info: Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 627 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Info: Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 408 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 874 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Info: Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 410 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 875 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info: Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 703 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info: Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 704 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info: Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 705 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info: Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 706 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info: Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 707 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info: Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 708 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info: Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 709 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info: Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 710 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info: Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 711 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info: Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 712 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info: Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 713 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info: Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 714 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info: Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 715 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info: Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 716 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info: Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 717 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info: Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 718 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_SDA 3.3-V LVTTL AG26 " "Info: Pin LTM_SDA uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_SDA } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 463 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 907 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 548 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 549 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 550 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 551 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 552 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 553 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 554 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 555 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 328 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 823 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Info: Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 556 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Info: Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 557 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Info: Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 558 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Info: Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 559 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 647 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 648 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 649 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 650 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 651 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 652 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 653 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 654 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 655 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 656 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 657 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 658 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 659 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 660 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 661 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 662 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Info: Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 663 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Info: Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 664 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Info: Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 665 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Info: Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 666 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Info: Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 667 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Info: Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 668 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Info: Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 669 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Info: Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 670 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Info: Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 671 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Info: Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 672 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Info: Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 673 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Info: Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 674 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Info: Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 675 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Info: Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 676 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Info: Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 677 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Info: Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 678 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 742 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 743 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 744 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 745 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 746 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 747 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 748 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 749 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 275 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 804 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 330 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 824 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Info: Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 416 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 879 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "54 " "Warning: Following 54 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Info: Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 467 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Info: Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 468 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Info: Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 469 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Info: Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 470 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Info: Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 471 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Info: Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 472 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Info: Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 473 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Info: Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 321 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 818 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Info: Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 322 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 819 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Info: Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 323 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 820 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Info: Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 324 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 821 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 344 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 831 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 345 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 832 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 347 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 834 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Info: Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 352 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 837 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 356 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 839 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Info: Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 363 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 844 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Info: Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 382 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 859 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 612 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 613 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 614 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 615 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 616 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 617 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 618 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 619 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 620 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 621 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 622 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 623 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 624 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 625 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 626 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 627 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 408 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 874 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 410 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 875 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 703 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 704 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 705 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 706 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 707 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 708 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 709 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 710 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 711 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 712 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 713 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 714 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 715 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 716 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 717 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 718 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LTM_SDA a permanently disabled " "Info: Pin LTM_SDA has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_SDA } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 463 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 907 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDATA a permanently disabled " "Info: Pin SDATA has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SDATA } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDATA" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 485 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 923 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 250 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Info: Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 20:18:37 2015 " "Info: Processing ended: Wed Jan 07 20:18:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Info: Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Info: Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
