/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* TONE */
.set TONE__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set TONE__0__MASK, 0x01
.set TONE__0__PC, CYREG_PRT0_PC0
.set TONE__0__PORT, 0
.set TONE__0__SHIFT, 0
.set TONE__AG, CYREG_PRT0_AG
.set TONE__AMUX, CYREG_PRT0_AMUX
.set TONE__BIE, CYREG_PRT0_BIE
.set TONE__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TONE__BYP, CYREG_PRT0_BYP
.set TONE__CTL, CYREG_PRT0_CTL
.set TONE__DM0, CYREG_PRT0_DM0
.set TONE__DM1, CYREG_PRT0_DM1
.set TONE__DM2, CYREG_PRT0_DM2
.set TONE__DR, CYREG_PRT0_DR
.set TONE__INP_DIS, CYREG_PRT0_INP_DIS
.set TONE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TONE__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TONE__LCD_EN, CYREG_PRT0_LCD_EN
.set TONE__MASK, 0x01
.set TONE__PORT, 0
.set TONE__PRT, CYREG_PRT0_PRT
.set TONE__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TONE__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TONE__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TONE__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TONE__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TONE__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TONE__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TONE__PS, CYREG_PRT0_PS
.set TONE__SHIFT, 0
.set TONE__SLW, CYREG_PRT0_SLW
.set TONE_Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set TONE_Control_Reg_Sync_ctrl_reg__0__POS, 0
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set TONE_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set TONE_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set TONE_Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set TONE_Control_Reg_Sync_ctrl_reg__MASK, 0x01
.set TONE_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set TONE_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set TONE_Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TC_IN */
.set TC_IN__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set TC_IN__0__MASK, 0x10
.set TC_IN__0__PC, CYREG_PRT2_PC4
.set TC_IN__0__PORT, 2
.set TC_IN__0__SHIFT, 4
.set TC_IN__AG, CYREG_PRT2_AG
.set TC_IN__AMUX, CYREG_PRT2_AMUX
.set TC_IN__BIE, CYREG_PRT2_BIE
.set TC_IN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TC_IN__BYP, CYREG_PRT2_BYP
.set TC_IN__CTL, CYREG_PRT2_CTL
.set TC_IN__DM0, CYREG_PRT2_DM0
.set TC_IN__DM1, CYREG_PRT2_DM1
.set TC_IN__DM2, CYREG_PRT2_DM2
.set TC_IN__DR, CYREG_PRT2_DR
.set TC_IN__INP_DIS, CYREG_PRT2_INP_DIS
.set TC_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TC_IN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TC_IN__LCD_EN, CYREG_PRT2_LCD_EN
.set TC_IN__MASK, 0x10
.set TC_IN__PORT, 2
.set TC_IN__PRT, CYREG_PRT2_PRT
.set TC_IN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TC_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TC_IN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TC_IN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TC_IN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TC_IN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TC_IN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TC_IN__PS, CYREG_PRT2_PS
.set TC_IN__SHIFT, 4
.set TC_IN__SLW, CYREG_PRT2_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* clock_1 */
.set clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set clock_1__CFG2_SRC_SEL_MASK, 0x07
.set clock_1__INDEX, 0x01
.set clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock_1__PM_ACT_MSK, 0x02
.set clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock_1__PM_STBY_MSK, 0x02

/* Counter_1 */
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Counter_1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Counter_1_CounterUDB_sC24_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Counter_1_CounterUDB_sC24_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Counter_1_CounterUDB_sC24_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Counter_1_CounterUDB_sC24_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Counter_1_CounterUDB_sC24_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Counter_1_CounterUDB_sC24_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Counter_1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Counter_1_CounterUDB_sC24_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Counter_1_CounterUDB_sC24_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Counter_1_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Counter_1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Counter_1_CounterUDB_sC24_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Counter_1_CounterUDB_sC24_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Counter_1_CounterUDB_sC24_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Counter_1_CounterUDB_sC24_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Counter_1_CounterUDB_sC24_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Counter_1_CounterUDB_sC24_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Counter_1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Counter_1_CounterUDB_sC24_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Counter_1_CounterUDB_sC24_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Counter_1_CounterUDB_sC24_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Counter_1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Counter_1_CounterUDB_sC24_counterdp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Counter_1_CounterUDB_sC24_counterdp_u2__A0_REG, CYREG_B0_UDB14_A0
.set Counter_1_CounterUDB_sC24_counterdp_u2__A1_REG, CYREG_B0_UDB14_A1
.set Counter_1_CounterUDB_sC24_counterdp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Counter_1_CounterUDB_sC24_counterdp_u2__D0_REG, CYREG_B0_UDB14_D0
.set Counter_1_CounterUDB_sC24_counterdp_u2__D1_REG, CYREG_B0_UDB14_D1
.set Counter_1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Counter_1_CounterUDB_sC24_counterdp_u2__F0_REG, CYREG_B0_UDB14_F0
.set Counter_1_CounterUDB_sC24_counterdp_u2__F1_REG, CYREG_B0_UDB14_F1
.set Counter_1_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_1_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB14_ST

/* WaveDAC8_1 */
.set WaveDAC8_1_DacClk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set WaveDAC8_1_DacClk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set WaveDAC8_1_DacClk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_1_DacClk__INDEX, 0x02
.set WaveDAC8_1_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_1_DacClk__PM_ACT_MSK, 0x04
.set WaveDAC8_1_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_1_DacClk__PM_STBY_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* timerISR_1 */
.set timerISR_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set timerISR_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set timerISR_1__INTC_MASK, 0x20000
.set timerISR_1__INTC_NUMBER, 17
.set timerISR_1__INTC_PRIOR_NUM, 7
.set timerISR_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set timerISR_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set timerISR_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x03
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x08
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x08

/* counter_clock */
.set counter_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set counter_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set counter_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set counter_clock__CFG2_SRC_SEL_MASK, 0x07
.set counter_clock__INDEX, 0x00
.set counter_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set counter_clock__PM_ACT_MSK, 0x01
.set counter_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set counter_clock__PM_STBY_MSK, 0x01

/* JJY_Control_Reg */
.set JJY_Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set JJY_Control_Reg_Sync_ctrl_reg__0__POS, 0
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set JJY_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set JJY_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set JJY_Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set JJY_Control_Reg_Sync_ctrl_reg__MASK, 0x01
.set JJY_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set JJY_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set JJY_Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* isr_TC_PULSE_DET */
.set isr_TC_PULSE_DET__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_TC_PULSE_DET__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_TC_PULSE_DET__INTC_MASK, 0x01
.set isr_TC_PULSE_DET__INTC_NUMBER, 0
.set isr_TC_PULSE_DET__INTC_PRIOR_NUM, 7
.set isr_TC_PULSE_DET__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_TC_PULSE_DET__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_TC_PULSE_DET__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_TC_PULSE_END */
.set isr_TC_PULSE_END__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_TC_PULSE_END__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_TC_PULSE_END__INTC_MASK, 0x02
.set isr_TC_PULSE_END__INTC_NUMBER, 1
.set isr_TC_PULSE_END__INTC_PRIOR_NUM, 7
.set isr_TC_PULSE_END__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_TC_PULSE_END__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_TC_PULSE_END__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x2000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
