// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/06/2022 22:14:33"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	start_read,
	reset,
	ADC_SDAT,
	iv_hold,
	iv_reset,
	gate,
	M,
	Ma,
	ADC_SCLK,
	ADC_CS_N,
	ADC_SADDR,
	Tx_out,
	LED);
input 	clk;
input 	start_read;
input 	reset;
input 	ADC_SDAT;
output 	iv_hold;
output 	iv_reset;
output 	[10:0] gate;
output 	[4:0] M;
output 	[4:0] Ma;
output 	ADC_SCLK;
output 	ADC_CS_N;
output 	ADC_SADDR;
output 	Tx_out;
output 	[7:0] LED;

// Design Ports Information
// iv_hold	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iv_reset	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[4]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[7]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gate[10]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M[2]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M[3]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ma[0]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ma[1]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ma[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ma[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ma[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CS_N	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SADDR	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Tx_out	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_read	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SDAT	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \iv_hold~output_o ;
wire \iv_reset~output_o ;
wire \gate[0]~output_o ;
wire \gate[1]~output_o ;
wire \gate[2]~output_o ;
wire \gate[3]~output_o ;
wire \gate[4]~output_o ;
wire \gate[5]~output_o ;
wire \gate[6]~output_o ;
wire \gate[7]~output_o ;
wire \gate[8]~output_o ;
wire \gate[9]~output_o ;
wire \gate[10]~output_o ;
wire \M[0]~output_o ;
wire \M[1]~output_o ;
wire \M[2]~output_o ;
wire \M[3]~output_o ;
wire \M[4]~output_o ;
wire \Ma[0]~output_o ;
wire \Ma[1]~output_o ;
wire \Ma[2]~output_o ;
wire \Ma[3]~output_o ;
wire \Ma[4]~output_o ;
wire \ADC_SCLK~output_o ;
wire \ADC_CS_N~output_o ;
wire \ADC_SADDR~output_o ;
wire \Tx_out~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \UART_Tx|cnt[0]~25_combout ;
wire \UART_Tx|cnt[7]~29_combout ;
wire \UART_Tx|cnt[0]~26 ;
wire \UART_Tx|cnt[1]~27_combout ;
wire \UART_Tx|cnt[1]~28 ;
wire \UART_Tx|cnt[2]~30_combout ;
wire \UART_Tx|cnt[2]~31 ;
wire \UART_Tx|cnt[3]~32_combout ;
wire \UART_Tx|cnt[3]~33 ;
wire \UART_Tx|cnt[4]~34_combout ;
wire \UART_Tx|cnt[4]~35 ;
wire \UART_Tx|cnt[5]~36_combout ;
wire \UART_Tx|cnt[5]~37 ;
wire \UART_Tx|cnt[6]~38_combout ;
wire \UART_Tx|cnt[6]~39 ;
wire \UART_Tx|cnt[7]~40_combout ;
wire \UART_Tx|cnt[7]~41 ;
wire \UART_Tx|cnt[8]~42_combout ;
wire \UART_Tx|cnt[8]~43 ;
wire \UART_Tx|cnt[9]~44_combout ;
wire \UART_Tx|cnt[9]~45 ;
wire \UART_Tx|cnt[10]~46_combout ;
wire \UART_Tx|cnt[10]~47 ;
wire \UART_Tx|cnt[11]~48_combout ;
wire \UART_Tx|cnt[11]~49 ;
wire \UART_Tx|cnt[12]~50_combout ;
wire \UART_Tx|cnt[12]~51 ;
wire \UART_Tx|cnt[13]~52_combout ;
wire \UART_Tx|cnt[13]~53 ;
wire \UART_Tx|cnt[14]~54_combout ;
wire \UART_Tx|cnt[14]~55 ;
wire \UART_Tx|cnt[15]~56_combout ;
wire \UART_Tx|cnt[15]~57 ;
wire \UART_Tx|cnt[16]~58_combout ;
wire \UART_Tx|cnt[16]~59 ;
wire \UART_Tx|cnt[17]~60_combout ;
wire \UART_Tx|cnt[17]~61 ;
wire \UART_Tx|cnt[18]~62_combout ;
wire \UART_Tx|cnt[18]~63 ;
wire \UART_Tx|cnt[19]~64_combout ;
wire \UART_Tx|cnt[19]~65 ;
wire \UART_Tx|cnt[20]~66_combout ;
wire \UART_Tx|cnt[20]~67 ;
wire \UART_Tx|cnt[21]~68_combout ;
wire \UART_Tx|cnt[21]~69 ;
wire \UART_Tx|cnt[22]~70_combout ;
wire \UART_Tx|cnt[22]~71 ;
wire \UART_Tx|cnt[23]~72_combout ;
wire \UART_Tx|Equal1~6_combout ;
wire \UART_Tx|Equal1~5_combout ;
wire \UART_Tx|cnt[23]~73 ;
wire \UART_Tx|cnt[24]~74_combout ;
wire \UART_Tx|Equal1~1_combout ;
wire \UART_Tx|Equal1~3_combout ;
wire \UART_Tx|Equal1~2_combout ;
wire \UART_Tx|Equal1~0_combout ;
wire \UART_Tx|Equal1~4_combout ;
wire \UART_Tx|Equal1~7_combout ;
wire \UART_Tx|bit_cnt[0]~8_combout ;
wire \uart_cnt[0]~8_combout ;
wire \ADC1|cnt[0]~8_combout ;
wire \ADC1|Equal0~0_combout ;
wire \ADC1|cnt[7]~10_combout ;
wire \ADC1|cnt[0]~9 ;
wire \ADC1|cnt[1]~11_combout ;
wire \ADC1|cnt[1]~12 ;
wire \ADC1|cnt[2]~13_combout ;
wire \ADC1|cnt[2]~14 ;
wire \ADC1|cnt[3]~15_combout ;
wire \ADC1|cnt[3]~16 ;
wire \ADC1|cnt[4]~17_combout ;
wire \ADC1|cnt[4]~18 ;
wire \ADC1|cnt[5]~19_combout ;
wire \ADC1|cnt[5]~20 ;
wire \ADC1|cnt[6]~21_combout ;
wire \ADC1|cnt[6]~22 ;
wire \ADC1|cnt[7]~23_combout ;
wire \ADC1|Equal0~1_combout ;
wire \ADC1|always0~0_combout ;
wire \ADC1|Equal0~2_combout ;
wire \ADC1|state.00000000~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \adc_cnt[0]~9_combout ;
wire \Equal7~0_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \iv_hold_cnt[0]~13_combout ;
wire \start_read~input_o ;
wire \reset_cnt[0]~13_combout ;
wire \reset_cnt[0]~20_combout ;
wire \reset_cnt[0]~14 ;
wire \reset_cnt[1]~15_combout ;
wire \reset_cnt[1]~21_combout ;
wire \reset_cnt[1]~16 ;
wire \reset_cnt[2]~17_combout ;
wire \reset_cnt[2]~19_combout ;
wire \reset_cnt[2]~18 ;
wire \reset_cnt[3]~22_combout ;
wire \reset_cnt[3]~24_combout ;
wire \reset_cnt[3]~23 ;
wire \reset_cnt[4]~25_combout ;
wire \reset_cnt[4]~33_combout ;
wire \reset_cnt[4]~26 ;
wire \reset_cnt[5]~27_combout ;
wire \reset_cnt[5]~29_combout ;
wire \reset_cnt[5]~28 ;
wire \reset_cnt[6]~30_combout ;
wire \reset_cnt[6]~32_combout ;
wire \reset_cnt[6]~31 ;
wire \reset_cnt[7]~34_combout ;
wire \reset_cnt[7]~36_combout ;
wire \reset_cnt[7]~35 ;
wire \reset_cnt[8]~37_combout ;
wire \reset_cnt[8]~39_combout ;
wire \reset_cnt[8]~38 ;
wire \reset_cnt[9]~40_combout ;
wire \reset_cnt[9]~42_combout ;
wire \reset_cnt[9]~41 ;
wire \reset_cnt[10]~43_combout ;
wire \reset_cnt[10]~45_combout ;
wire \reset_cnt[10]~44 ;
wire \reset_cnt[11]~46_combout ;
wire \reset_cnt[11]~48_combout ;
wire \Equal9~2_combout ;
wire \reset_cnt[11]~47 ;
wire \reset_cnt[12]~49_combout ;
wire \reset_cnt[12]~51_combout ;
wire \Equal9~0_combout ;
wire \Equal9~1_combout ;
wire \Equal9~3_combout ;
wire \process_flg~0_combout ;
wire \process_flg~q ;
wire \Selector0~0_combout ;
wire \state.IDLE~q ;
wire \iv_hold_cnt[0]~23_combout ;
wire \Selector3~1_combout ;
wire \state.IV_HOLD~q ;
wire \iv_hold_cnt[0]~14 ;
wire \iv_hold_cnt[1]~15_combout ;
wire \iv_hold_cnt[1]~17_combout ;
wire \iv_hold_cnt[1]~16 ;
wire \iv_hold_cnt[2]~18_combout ;
wire \iv_hold_cnt[2]~24_combout ;
wire \iv_hold_cnt[2]~19 ;
wire \iv_hold_cnt[3]~20_combout ;
wire \iv_hold_cnt[3]~22_combout ;
wire \iv_hold_cnt[3]~21 ;
wire \iv_hold_cnt[4]~25_combout ;
wire \iv_hold_cnt[4]~27_combout ;
wire \iv_hold_cnt[4]~26 ;
wire \iv_hold_cnt[5]~28_combout ;
wire \iv_hold_cnt[5]~30_combout ;
wire \iv_hold_cnt[5]~29 ;
wire \iv_hold_cnt[6]~31_combout ;
wire \iv_hold_cnt[6]~33_combout ;
wire \iv_hold_cnt[6]~32 ;
wire \iv_hold_cnt[7]~34_combout ;
wire \iv_hold_cnt[7]~36_combout ;
wire \iv_hold_cnt[7]~35 ;
wire \iv_hold_cnt[8]~37_combout ;
wire \iv_hold_cnt[8]~39_combout ;
wire \iv_hold_cnt[8]~38 ;
wire \iv_hold_cnt[9]~40_combout ;
wire \iv_hold_cnt[9]~42_combout ;
wire \iv_hold_cnt[9]~41 ;
wire \iv_hold_cnt[10]~43_combout ;
wire \iv_hold_cnt[10]~45_combout ;
wire \iv_hold_cnt[10]~44 ;
wire \iv_hold_cnt[11]~46_combout ;
wire \iv_hold_cnt[11]~48_combout ;
wire \Equal1~2_combout ;
wire \iv_hold_cnt[11]~47 ;
wire \iv_hold_cnt[12]~49_combout ;
wire \iv_hold_cnt[12]~51_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \state.ADC~q ;
wire \adc_cnt~8_combout ;
wire \adc_cnt[0]~10 ;
wire \adc_cnt[1]~11_combout ;
wire \adc_cnt[1]~12 ;
wire \adc_cnt[2]~13_combout ;
wire \adc_cnt[2]~14 ;
wire \adc_cnt[3]~15_combout ;
wire \adc_cnt[3]~16 ;
wire \adc_cnt[4]~17_combout ;
wire \adc_cnt[4]~18 ;
wire \adc_cnt[5]~19_combout ;
wire \adc_cnt[5]~20 ;
wire \adc_cnt[6]~21_combout ;
wire \adc_cnt[6]~22 ;
wire \adc_cnt[7]~23_combout ;
wire \start_convert~0_combout ;
wire \start_convert~1_combout ;
wire \start_convert~2_combout ;
wire \start_convert~q ;
wire \ADC1|process_flg~0_combout ;
wire \ADC1|state.00000000~q ;
wire \ADC1|Selector1~0_combout ;
wire \ADC1|state.START~q ;
wire \ADC1|Selector2~0_combout ;
wire \ADC1|cnt_quantity_clk[0]~21_combout ;
wire \ADC1|cnt_quantity_clk[1]~7_combout ;
wire \ADC1|cnt_quantity_clk[1]~8 ;
wire \ADC1|cnt_quantity_clk[2]~9_combout ;
wire \ADC1|cnt_quantity_clk[2]~10 ;
wire \ADC1|cnt_quantity_clk[3]~11_combout ;
wire \ADC1|cnt_quantity_clk[3]~12 ;
wire \ADC1|cnt_quantity_clk[4]~13_combout ;
wire \ADC1|Selector2~1_combout ;
wire \ADC1|state.START_GENERATE~q ;
wire \ADC1|always0~2_combout ;
wire \ADC1|always0~3_combout ;
wire \ADC1|cnt_quantity_clk[4]~14 ;
wire \ADC1|cnt_quantity_clk[5]~16 ;
wire \ADC1|cnt_quantity_clk[6]~17_combout ;
wire \ADC1|cnt_quantity_clk[6]~18 ;
wire \ADC1|cnt_quantity_clk[7]~19_combout ;
wire \ADC1|next_state.STOP~0_combout ;
wire \ADC1|next_state.STOP~1_combout ;
wire \ADC1|Selector3~0_combout ;
wire \ADC1|state.REVERSE_CLK~q ;
wire \ADC1|ADC_SCLK~0_combout ;
wire \ADC1|ADC_SCLK~feeder_combout ;
wire \ADC1|ADC_SCLK~q ;
wire \ADC1|ADC_SCLK~clkctrl_outclk ;
wire \ADC1|cnt_quantity_clk[5]~15_combout ;
wire \ADC1|always0~1_combout ;
wire \ADC1|next_state.STOP~2_combout ;
wire \ADC1|next_state.STOP~3_combout ;
wire \ADC1|state.STOP~q ;
wire \ADC1|process_flg~1_combout ;
wire \ADC1|process_flg~q ;
wire \uart_cnt[2]~14 ;
wire \uart_cnt[3]~15_combout ;
wire \LessThan1~0_combout ;
wire \uart_cnt[3]~16 ;
wire \uart_cnt[4]~17_combout ;
wire \uart_cnt[4]~18 ;
wire \uart_cnt[5]~19_combout ;
wire \uart_cnt[5]~20 ;
wire \uart_cnt[6]~21_combout ;
wire \uart_cnt[6]~22 ;
wire \uart_cnt[7]~23_combout ;
wire \uart_cnt~10_combout ;
wire \Equal8~0_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \state.UART_TRANSMIT~q ;
wire \uart_cnt[0]~9 ;
wire \uart_cnt[1]~11_combout ;
wire \uart_cnt[1]~12 ;
wire \uart_cnt[2]~13_combout ;
wire \Equal8~1_combout ;
wire \LessThan1~1_combout ;
wire \TX_LAUNCH~0_combout ;
wire \TX_LAUNCH~1_combout ;
wire \TX_LAUNCH~q ;
wire \UART_Tx|always0~0_combout ;
wire \UART_Tx|Selector1~0_combout ;
wire \UART_Tx|state.START_BIT~q ;
wire \UART_Tx|Equal0~0_combout ;
wire \UART_Tx|Selector2~0_combout ;
wire \UART_Tx|Selector2~1_combout ;
wire \UART_Tx|state.SET_DATA_BIT~q ;
wire \UART_Tx|next_state.DEC_BIT_CNT~0_combout ;
wire \UART_Tx|state.DEC_BIT_CNT~q ;
wire \UART_Tx|bit_cnt[0]~12_combout ;
wire \UART_Tx|bit_cnt[0]~9 ;
wire \UART_Tx|bit_cnt[1]~10_combout ;
wire \UART_Tx|bit_cnt[1]~11 ;
wire \UART_Tx|bit_cnt[2]~13_combout ;
wire \UART_Tx|bit_cnt[2]~14 ;
wire \UART_Tx|bit_cnt[3]~15_combout ;
wire \UART_Tx|bit_cnt[3]~16 ;
wire \UART_Tx|bit_cnt[4]~17_combout ;
wire \UART_Tx|bit_cnt[4]~18 ;
wire \UART_Tx|bit_cnt[5]~19_combout ;
wire \UART_Tx|bit_cnt[5]~20 ;
wire \UART_Tx|bit_cnt[6]~21_combout ;
wire \UART_Tx|bit_cnt[6]~22 ;
wire \UART_Tx|bit_cnt[7]~23_combout ;
wire \UART_Tx|Equal0~1_combout ;
wire \UART_Tx|Selector3~0_combout ;
wire \UART_Tx|Selector3~1_combout ;
wire \UART_Tx|state.STOP_TRANSMIT~q ;
wire \UART_Tx|Selector0~0_combout ;
wire \UART_Tx|state.IDLE~q ;
wire \UART_Tx|transmit_flg~0_combout ;
wire \UART_Tx|transmit_flg~q ;
wire \iv_reset_cnt[0]~13_combout ;
wire \iv_reset_cnt[0]~23_combout ;
wire \iv_reset_cnt[0]~14 ;
wire \iv_reset_cnt[1]~15_combout ;
wire \iv_reset_cnt[1]~17_combout ;
wire \iv_reset_cnt[1]~16 ;
wire \iv_reset_cnt[2]~18_combout ;
wire \iv_reset_cnt[2]~24_combout ;
wire \iv_reset_cnt[2]~19 ;
wire \iv_reset_cnt[3]~20_combout ;
wire \iv_reset_cnt[3]~22_combout ;
wire \iv_reset_cnt[3]~21 ;
wire \iv_reset_cnt[4]~25_combout ;
wire \iv_reset_cnt[4]~27_combout ;
wire \iv_reset_cnt[4]~26 ;
wire \iv_reset_cnt[5]~28_combout ;
wire \iv_reset_cnt[5]~30_combout ;
wire \iv_reset_cnt[5]~29 ;
wire \iv_reset_cnt[6]~31_combout ;
wire \iv_reset_cnt[6]~33_combout ;
wire \iv_reset_cnt[6]~32 ;
wire \iv_reset_cnt[7]~34_combout ;
wire \iv_reset_cnt[7]~36_combout ;
wire \iv_reset_cnt[7]~35 ;
wire \iv_reset_cnt[8]~37_combout ;
wire \iv_reset_cnt[8]~39_combout ;
wire \iv_reset_cnt[8]~38 ;
wire \iv_reset_cnt[9]~40_combout ;
wire \iv_reset_cnt[9]~42_combout ;
wire \iv_reset_cnt[9]~41 ;
wire \iv_reset_cnt[10]~43_combout ;
wire \iv_reset_cnt[10]~45_combout ;
wire \iv_reset_cnt[10]~44 ;
wire \iv_reset_cnt[11]~46_combout ;
wire \iv_reset_cnt[11]~48_combout ;
wire \Equal3~2_combout ;
wire \iv_reset_cnt[11]~47 ;
wire \iv_reset_cnt[12]~49_combout ;
wire \iv_reset_cnt[12]~51_combout ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \Equal3~3_combout ;
wire \Selector6~0_combout ;
wire \state.IV_RESET~q ;
wire \next_state.START_READ~0_combout ;
wire \state.START_READ~q ;
wire \accum_cnt[0]~13_combout ;
wire \accum_cnt[0]~20_combout ;
wire \accum_cnt[0]~14 ;
wire \accum_cnt[1]~15_combout ;
wire \accum_cnt[1]~21_combout ;
wire \accum_cnt[1]~16 ;
wire \accum_cnt[2]~17_combout ;
wire \accum_cnt[2]~19_combout ;
wire \accum_cnt[2]~18 ;
wire \accum_cnt[3]~22_combout ;
wire \accum_cnt[3]~24_combout ;
wire \accum_cnt[3]~23 ;
wire \accum_cnt[4]~25_combout ;
wire \accum_cnt[4]~33_combout ;
wire \accum_cnt[4]~26 ;
wire \accum_cnt[5]~27_combout ;
wire \accum_cnt[5]~29_combout ;
wire \accum_cnt[5]~28 ;
wire \accum_cnt[6]~30_combout ;
wire \accum_cnt[6]~32_combout ;
wire \accum_cnt[6]~31 ;
wire \accum_cnt[7]~34_combout ;
wire \accum_cnt[7]~36_combout ;
wire \Equal0~1_combout ;
wire \accum_cnt[7]~35 ;
wire \accum_cnt[8]~37_combout ;
wire \accum_cnt[8]~39_combout ;
wire \accum_cnt[8]~38 ;
wire \accum_cnt[9]~40_combout ;
wire \accum_cnt[9]~42_combout ;
wire \accum_cnt[9]~41 ;
wire \accum_cnt[10]~43_combout ;
wire \accum_cnt[10]~45_combout ;
wire \accum_cnt[10]~44 ;
wire \accum_cnt[11]~46_combout ;
wire \accum_cnt[11]~48_combout ;
wire \accum_cnt[11]~47 ;
wire \accum_cnt[12]~49_combout ;
wire \accum_cnt[12]~51_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Selector1~0_combout ;
wire \state.ACCUMULATION~q ;
wire \Selector2~0_combout ;
wire \state.SELECT_PIXEL~q ;
wire \Ma~3_combout ;
wire \Ma~2_combout ;
wire \Ma~4_combout ;
wire \Ma[0]~reg0_q ;
wire \Ma~5_combout ;
wire \Ma[2]~0_combout ;
wire \Ma[1]~reg0_q ;
wire \Ma~6_combout ;
wire \Ma[2]~reg0_q ;
wire \Ma~7_combout ;
wire \Ma[3]~reg0_q ;
wire \Equal4~0_combout ;
wire \Ma[2]~1_combout ;
wire \Ma~8_combout ;
wire \Ma[4]~reg0_q ;
wire \M[4]~17_combout ;
wire \Equal4~1_combout ;
wire \Add2~0_combout ;
wire \M~2_combout ;
wire \M~3_combout ;
wire \M~4_combout ;
wire \M~5_combout ;
wire \M[0]~reg0_q ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \M~8_combout ;
wire \M[4]~6_combout ;
wire \M~7_combout ;
wire \M~9_combout ;
wire \M[4]~10_combout ;
wire \M[1]~reg0_q ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \M~11_combout ;
wire \M~12_combout ;
wire \M[2]~reg0_q ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \M~13_combout ;
wire \M~14_combout ;
wire \M[3]~reg0_q ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \M~15_combout ;
wire \M~16_combout ;
wire \M[4]~reg0_q ;
wire \always1~0_combout ;
wire \always1~1_combout ;
wire \gate~1_combout ;
wire \gate~2_combout ;
wire \Add3~0_combout ;
wire \gate~0_combout ;
wire \gate~3_combout ;
wire \gate[0]~reg0_q ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \gate~4_combout ;
wire \gate~5_combout ;
wire \gate[8]~6_combout ;
wire \gate[8]~7_combout ;
wire \gate[1]~reg0_q ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \gate~8_combout ;
wire \gate~9_combout ;
wire \gate[2]~reg0_q ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \gate~10_combout ;
wire \gate~11_combout ;
wire \gate[3]~reg0_q ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \gate~12_combout ;
wire \gate~13_combout ;
wire \gate[4]~reg0_q ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \gate~14_combout ;
wire \gate~15_combout ;
wire \gate[5]~reg0_q ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \gate~16_combout ;
wire \gate~17_combout ;
wire \gate[6]~reg0_q ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \gate~18_combout ;
wire \gate~19_combout ;
wire \gate[7]~reg0_q ;
wire \Equal2~1_combout ;
wire \Equal2~0_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \gate~20_combout ;
wire \gate~21_combout ;
wire \gate[8]~reg0_q ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \gate~22_combout ;
wire \gate~23_combout ;
wire \gate[9]~reg0_q ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \gate~24_combout ;
wire \gate~25_combout ;
wire \gate[10]~reg0_q ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \Selector3~0_combout ;
wire \Selector7~0_combout ;
wire \state.RESET_SENSOR~q ;
wire \iv_hold~0_combout ;
wire \iv_reset~0_combout ;
wire \iv_hold~1_combout ;
wire \iv_hold~reg0_q ;
wire \iv_reset~1_combout ;
wire \iv_reset~2_combout ;
wire \iv_reset~reg0_q ;
wire \ADC1|ADC_CS_N~0_combout ;
wire \ADC1|ADC_CS_N~q ;
wire \UART_Tx|Tx_out~0_combout ;
wire \ADC_SDAT~input_o ;
wire \ADC1|data_out[1]~feeder_combout ;
wire \ADC1|data_out[2]~feeder_combout ;
wire \ADC1|data_out[3]~feeder_combout ;
wire \ADC1|data_out[4]~feeder_combout ;
wire \ADC1|data_out[6]~feeder_combout ;
wire \ADC1|data_out[7]~feeder_combout ;
wire \UART_Tx|Mux0~0_combout ;
wire \UART_Tx|Mux0~1_combout ;
wire \ADC1|data_out[8]~feeder_combout ;
wire \ADC1|data_out[10]~feeder_combout ;
wire \UART_Tx|Mux0~2_combout ;
wire \UART_Tx|Mux0~3_combout ;
wire \UART_Tx|Tx_out~1_combout ;
wire \UART_Tx|Tx_out~2_combout ;
wire \UART_Tx|Tx_out~q ;
wire [7:0] uart_cnt;
wire [7:0] \UART_Tx|bit_cnt ;
wire [12:0] reset_cnt;
wire [7:0] \ADC1|cnt ;
wire [12:0] iv_hold_cnt;
wire [12:0] accum_cnt;
wire [7:0] \ADC1|cnt_quantity_clk ;
wire [12:0] iv_reset_cnt;
wire [7:0] adc_cnt;
wire [24:0] \UART_Tx|cnt ;
wire [15:0] \ADC1|data_out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \iv_hold~output (
	.i(!\iv_hold~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iv_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \iv_hold~output .bus_hold = "false";
defparam \iv_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \iv_reset~output (
	.i(\iv_reset~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iv_reset~output_o ),
	.obar());
// synopsys translate_off
defparam \iv_reset~output .bus_hold = "false";
defparam \iv_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \gate[0]~output (
	.i(!\gate[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[0]~output .bus_hold = "false";
defparam \gate[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \gate[1]~output (
	.i(!\gate[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[1]~output .bus_hold = "false";
defparam \gate[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \gate[2]~output (
	.i(!\gate[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[2]~output .bus_hold = "false";
defparam \gate[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \gate[3]~output (
	.i(!\gate[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[3]~output .bus_hold = "false";
defparam \gate[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \gate[4]~output (
	.i(!\gate[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[4]~output .bus_hold = "false";
defparam \gate[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \gate[5]~output (
	.i(!\gate[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[5]~output .bus_hold = "false";
defparam \gate[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \gate[6]~output (
	.i(!\gate[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[6]~output .bus_hold = "false";
defparam \gate[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \gate[7]~output (
	.i(!\gate[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[7]~output .bus_hold = "false";
defparam \gate[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \gate[8]~output (
	.i(!\gate[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[8]~output .bus_hold = "false";
defparam \gate[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \gate[9]~output (
	.i(!\gate[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[9]~output .bus_hold = "false";
defparam \gate[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \gate[10]~output (
	.i(!\gate[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\gate[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \gate[10]~output .bus_hold = "false";
defparam \gate[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \M[0]~output (
	.i(!\M[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\M[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \M[0]~output .bus_hold = "false";
defparam \M[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \M[1]~output (
	.i(!\M[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\M[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \M[1]~output .bus_hold = "false";
defparam \M[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \M[2]~output (
	.i(!\M[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\M[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \M[2]~output .bus_hold = "false";
defparam \M[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \M[3]~output (
	.i(!\M[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\M[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \M[3]~output .bus_hold = "false";
defparam \M[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \M[4]~output (
	.i(!\M[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\M[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \M[4]~output .bus_hold = "false";
defparam \M[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \Ma[0]~output (
	.i(!\Ma[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ma[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ma[0]~output .bus_hold = "false";
defparam \Ma[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \Ma[1]~output (
	.i(!\Ma[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ma[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ma[1]~output .bus_hold = "false";
defparam \Ma[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \Ma[2]~output (
	.i(!\Ma[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ma[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ma[2]~output .bus_hold = "false";
defparam \Ma[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \Ma[3]~output (
	.i(!\Ma[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ma[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ma[3]~output .bus_hold = "false";
defparam \Ma[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \Ma[4]~output (
	.i(!\Ma[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ma[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ma[4]~output .bus_hold = "false";
defparam \Ma[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ADC_SCLK~output (
	.i(!\ADC1|ADC_SCLK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ADC_CS_N~output (
	.i(!\ADC1|ADC_CS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ADC_SADDR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_SADDR~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_SADDR~output .bus_hold = "false";
defparam \ADC_SADDR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \Tx_out~output (
	.i(!\UART_Tx|Tx_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tx_out~output_o ),
	.obar());
// synopsys translate_off
defparam \Tx_out~output .bus_hold = "false";
defparam \Tx_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\process_flg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\UART_Tx|Tx_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N8
cycloneive_lcell_comb \UART_Tx|cnt[0]~25 (
// Equation(s):
// \UART_Tx|cnt[0]~25_combout  = (\UART_Tx|cnt [0] & (\UART_Tx|transmit_flg~q  $ (VCC))) # (!\UART_Tx|cnt [0] & (\UART_Tx|transmit_flg~q  & VCC))
// \UART_Tx|cnt[0]~26  = CARRY((\UART_Tx|cnt [0] & \UART_Tx|transmit_flg~q ))

	.dataa(\UART_Tx|cnt [0]),
	.datab(\UART_Tx|transmit_flg~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Tx|cnt[0]~25_combout ),
	.cout(\UART_Tx|cnt[0]~26 ));
// synopsys translate_off
defparam \UART_Tx|cnt[0]~25 .lut_mask = 16'h6688;
defparam \UART_Tx|cnt[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N2
cycloneive_lcell_comb \UART_Tx|cnt[7]~29 (
// Equation(s):
// \UART_Tx|cnt[7]~29_combout  = (!\UART_Tx|Equal1~7_combout ) # (!\UART_Tx|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Tx|state.IDLE~q ),
	.datad(\UART_Tx|Equal1~7_combout ),
	.cin(gnd),
	.combout(\UART_Tx|cnt[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|cnt[7]~29 .lut_mask = 16'h0FFF;
defparam \UART_Tx|cnt[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N9
dffeas \UART_Tx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[0] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N10
cycloneive_lcell_comb \UART_Tx|cnt[1]~27 (
// Equation(s):
// \UART_Tx|cnt[1]~27_combout  = (\UART_Tx|cnt [1] & (!\UART_Tx|cnt[0]~26 )) # (!\UART_Tx|cnt [1] & ((\UART_Tx|cnt[0]~26 ) # (GND)))
// \UART_Tx|cnt[1]~28  = CARRY((!\UART_Tx|cnt[0]~26 ) # (!\UART_Tx|cnt [1]))

	.dataa(\UART_Tx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[0]~26 ),
	.combout(\UART_Tx|cnt[1]~27_combout ),
	.cout(\UART_Tx|cnt[1]~28 ));
// synopsys translate_off
defparam \UART_Tx|cnt[1]~27 .lut_mask = 16'h5A5F;
defparam \UART_Tx|cnt[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N11
dffeas \UART_Tx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[1] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N12
cycloneive_lcell_comb \UART_Tx|cnt[2]~30 (
// Equation(s):
// \UART_Tx|cnt[2]~30_combout  = (\UART_Tx|cnt [2] & (\UART_Tx|cnt[1]~28  $ (GND))) # (!\UART_Tx|cnt [2] & (!\UART_Tx|cnt[1]~28  & VCC))
// \UART_Tx|cnt[2]~31  = CARRY((\UART_Tx|cnt [2] & !\UART_Tx|cnt[1]~28 ))

	.dataa(\UART_Tx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[1]~28 ),
	.combout(\UART_Tx|cnt[2]~30_combout ),
	.cout(\UART_Tx|cnt[2]~31 ));
// synopsys translate_off
defparam \UART_Tx|cnt[2]~30 .lut_mask = 16'hA50A;
defparam \UART_Tx|cnt[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N13
dffeas \UART_Tx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[2] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N14
cycloneive_lcell_comb \UART_Tx|cnt[3]~32 (
// Equation(s):
// \UART_Tx|cnt[3]~32_combout  = (\UART_Tx|cnt [3] & (!\UART_Tx|cnt[2]~31 )) # (!\UART_Tx|cnt [3] & ((\UART_Tx|cnt[2]~31 ) # (GND)))
// \UART_Tx|cnt[3]~33  = CARRY((!\UART_Tx|cnt[2]~31 ) # (!\UART_Tx|cnt [3]))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[2]~31 ),
	.combout(\UART_Tx|cnt[3]~32_combout ),
	.cout(\UART_Tx|cnt[3]~33 ));
// synopsys translate_off
defparam \UART_Tx|cnt[3]~32 .lut_mask = 16'h3C3F;
defparam \UART_Tx|cnt[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N15
dffeas \UART_Tx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[3] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N16
cycloneive_lcell_comb \UART_Tx|cnt[4]~34 (
// Equation(s):
// \UART_Tx|cnt[4]~34_combout  = (\UART_Tx|cnt [4] & (\UART_Tx|cnt[3]~33  $ (GND))) # (!\UART_Tx|cnt [4] & (!\UART_Tx|cnt[3]~33  & VCC))
// \UART_Tx|cnt[4]~35  = CARRY((\UART_Tx|cnt [4] & !\UART_Tx|cnt[3]~33 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[3]~33 ),
	.combout(\UART_Tx|cnt[4]~34_combout ),
	.cout(\UART_Tx|cnt[4]~35 ));
// synopsys translate_off
defparam \UART_Tx|cnt[4]~34 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N17
dffeas \UART_Tx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[4] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N18
cycloneive_lcell_comb \UART_Tx|cnt[5]~36 (
// Equation(s):
// \UART_Tx|cnt[5]~36_combout  = (\UART_Tx|cnt [5] & (!\UART_Tx|cnt[4]~35 )) # (!\UART_Tx|cnt [5] & ((\UART_Tx|cnt[4]~35 ) # (GND)))
// \UART_Tx|cnt[5]~37  = CARRY((!\UART_Tx|cnt[4]~35 ) # (!\UART_Tx|cnt [5]))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[4]~35 ),
	.combout(\UART_Tx|cnt[5]~36_combout ),
	.cout(\UART_Tx|cnt[5]~37 ));
// synopsys translate_off
defparam \UART_Tx|cnt[5]~36 .lut_mask = 16'h3C3F;
defparam \UART_Tx|cnt[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N19
dffeas \UART_Tx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[5] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N20
cycloneive_lcell_comb \UART_Tx|cnt[6]~38 (
// Equation(s):
// \UART_Tx|cnt[6]~38_combout  = (\UART_Tx|cnt [6] & (\UART_Tx|cnt[5]~37  $ (GND))) # (!\UART_Tx|cnt [6] & (!\UART_Tx|cnt[5]~37  & VCC))
// \UART_Tx|cnt[6]~39  = CARRY((\UART_Tx|cnt [6] & !\UART_Tx|cnt[5]~37 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[5]~37 ),
	.combout(\UART_Tx|cnt[6]~38_combout ),
	.cout(\UART_Tx|cnt[6]~39 ));
// synopsys translate_off
defparam \UART_Tx|cnt[6]~38 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N21
dffeas \UART_Tx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[6] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N22
cycloneive_lcell_comb \UART_Tx|cnt[7]~40 (
// Equation(s):
// \UART_Tx|cnt[7]~40_combout  = (\UART_Tx|cnt [7] & (!\UART_Tx|cnt[6]~39 )) # (!\UART_Tx|cnt [7] & ((\UART_Tx|cnt[6]~39 ) # (GND)))
// \UART_Tx|cnt[7]~41  = CARRY((!\UART_Tx|cnt[6]~39 ) # (!\UART_Tx|cnt [7]))

	.dataa(\UART_Tx|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[6]~39 ),
	.combout(\UART_Tx|cnt[7]~40_combout ),
	.cout(\UART_Tx|cnt[7]~41 ));
// synopsys translate_off
defparam \UART_Tx|cnt[7]~40 .lut_mask = 16'h5A5F;
defparam \UART_Tx|cnt[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N23
dffeas \UART_Tx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[7] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N24
cycloneive_lcell_comb \UART_Tx|cnt[8]~42 (
// Equation(s):
// \UART_Tx|cnt[8]~42_combout  = (\UART_Tx|cnt [8] & (\UART_Tx|cnt[7]~41  $ (GND))) # (!\UART_Tx|cnt [8] & (!\UART_Tx|cnt[7]~41  & VCC))
// \UART_Tx|cnt[8]~43  = CARRY((\UART_Tx|cnt [8] & !\UART_Tx|cnt[7]~41 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[7]~41 ),
	.combout(\UART_Tx|cnt[8]~42_combout ),
	.cout(\UART_Tx|cnt[8]~43 ));
// synopsys translate_off
defparam \UART_Tx|cnt[8]~42 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N25
dffeas \UART_Tx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[8] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N26
cycloneive_lcell_comb \UART_Tx|cnt[9]~44 (
// Equation(s):
// \UART_Tx|cnt[9]~44_combout  = (\UART_Tx|cnt [9] & (!\UART_Tx|cnt[8]~43 )) # (!\UART_Tx|cnt [9] & ((\UART_Tx|cnt[8]~43 ) # (GND)))
// \UART_Tx|cnt[9]~45  = CARRY((!\UART_Tx|cnt[8]~43 ) # (!\UART_Tx|cnt [9]))

	.dataa(\UART_Tx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[8]~43 ),
	.combout(\UART_Tx|cnt[9]~44_combout ),
	.cout(\UART_Tx|cnt[9]~45 ));
// synopsys translate_off
defparam \UART_Tx|cnt[9]~44 .lut_mask = 16'h5A5F;
defparam \UART_Tx|cnt[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N27
dffeas \UART_Tx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[9] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N28
cycloneive_lcell_comb \UART_Tx|cnt[10]~46 (
// Equation(s):
// \UART_Tx|cnt[10]~46_combout  = (\UART_Tx|cnt [10] & (\UART_Tx|cnt[9]~45  $ (GND))) # (!\UART_Tx|cnt [10] & (!\UART_Tx|cnt[9]~45  & VCC))
// \UART_Tx|cnt[10]~47  = CARRY((\UART_Tx|cnt [10] & !\UART_Tx|cnt[9]~45 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[9]~45 ),
	.combout(\UART_Tx|cnt[10]~46_combout ),
	.cout(\UART_Tx|cnt[10]~47 ));
// synopsys translate_off
defparam \UART_Tx|cnt[10]~46 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N29
dffeas \UART_Tx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[10] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N30
cycloneive_lcell_comb \UART_Tx|cnt[11]~48 (
// Equation(s):
// \UART_Tx|cnt[11]~48_combout  = (\UART_Tx|cnt [11] & (!\UART_Tx|cnt[10]~47 )) # (!\UART_Tx|cnt [11] & ((\UART_Tx|cnt[10]~47 ) # (GND)))
// \UART_Tx|cnt[11]~49  = CARRY((!\UART_Tx|cnt[10]~47 ) # (!\UART_Tx|cnt [11]))

	.dataa(\UART_Tx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[10]~47 ),
	.combout(\UART_Tx|cnt[11]~48_combout ),
	.cout(\UART_Tx|cnt[11]~49 ));
// synopsys translate_off
defparam \UART_Tx|cnt[11]~48 .lut_mask = 16'h5A5F;
defparam \UART_Tx|cnt[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y14_N31
dffeas \UART_Tx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[11] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N0
cycloneive_lcell_comb \UART_Tx|cnt[12]~50 (
// Equation(s):
// \UART_Tx|cnt[12]~50_combout  = (\UART_Tx|cnt [12] & (\UART_Tx|cnt[11]~49  $ (GND))) # (!\UART_Tx|cnt [12] & (!\UART_Tx|cnt[11]~49  & VCC))
// \UART_Tx|cnt[12]~51  = CARRY((\UART_Tx|cnt [12] & !\UART_Tx|cnt[11]~49 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[11]~49 ),
	.combout(\UART_Tx|cnt[12]~50_combout ),
	.cout(\UART_Tx|cnt[12]~51 ));
// synopsys translate_off
defparam \UART_Tx|cnt[12]~50 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N1
dffeas \UART_Tx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[12] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N2
cycloneive_lcell_comb \UART_Tx|cnt[13]~52 (
// Equation(s):
// \UART_Tx|cnt[13]~52_combout  = (\UART_Tx|cnt [13] & (!\UART_Tx|cnt[12]~51 )) # (!\UART_Tx|cnt [13] & ((\UART_Tx|cnt[12]~51 ) # (GND)))
// \UART_Tx|cnt[13]~53  = CARRY((!\UART_Tx|cnt[12]~51 ) # (!\UART_Tx|cnt [13]))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[12]~51 ),
	.combout(\UART_Tx|cnt[13]~52_combout ),
	.cout(\UART_Tx|cnt[13]~53 ));
// synopsys translate_off
defparam \UART_Tx|cnt[13]~52 .lut_mask = 16'h3C3F;
defparam \UART_Tx|cnt[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N3
dffeas \UART_Tx|cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[13] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N4
cycloneive_lcell_comb \UART_Tx|cnt[14]~54 (
// Equation(s):
// \UART_Tx|cnt[14]~54_combout  = (\UART_Tx|cnt [14] & (\UART_Tx|cnt[13]~53  $ (GND))) # (!\UART_Tx|cnt [14] & (!\UART_Tx|cnt[13]~53  & VCC))
// \UART_Tx|cnt[14]~55  = CARRY((\UART_Tx|cnt [14] & !\UART_Tx|cnt[13]~53 ))

	.dataa(\UART_Tx|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[13]~53 ),
	.combout(\UART_Tx|cnt[14]~54_combout ),
	.cout(\UART_Tx|cnt[14]~55 ));
// synopsys translate_off
defparam \UART_Tx|cnt[14]~54 .lut_mask = 16'hA50A;
defparam \UART_Tx|cnt[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N5
dffeas \UART_Tx|cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[14] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N6
cycloneive_lcell_comb \UART_Tx|cnt[15]~56 (
// Equation(s):
// \UART_Tx|cnt[15]~56_combout  = (\UART_Tx|cnt [15] & (!\UART_Tx|cnt[14]~55 )) # (!\UART_Tx|cnt [15] & ((\UART_Tx|cnt[14]~55 ) # (GND)))
// \UART_Tx|cnt[15]~57  = CARRY((!\UART_Tx|cnt[14]~55 ) # (!\UART_Tx|cnt [15]))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[14]~55 ),
	.combout(\UART_Tx|cnt[15]~56_combout ),
	.cout(\UART_Tx|cnt[15]~57 ));
// synopsys translate_off
defparam \UART_Tx|cnt[15]~56 .lut_mask = 16'h3C3F;
defparam \UART_Tx|cnt[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N7
dffeas \UART_Tx|cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[15] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N8
cycloneive_lcell_comb \UART_Tx|cnt[16]~58 (
// Equation(s):
// \UART_Tx|cnt[16]~58_combout  = (\UART_Tx|cnt [16] & (\UART_Tx|cnt[15]~57  $ (GND))) # (!\UART_Tx|cnt [16] & (!\UART_Tx|cnt[15]~57  & VCC))
// \UART_Tx|cnt[16]~59  = CARRY((\UART_Tx|cnt [16] & !\UART_Tx|cnt[15]~57 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[15]~57 ),
	.combout(\UART_Tx|cnt[16]~58_combout ),
	.cout(\UART_Tx|cnt[16]~59 ));
// synopsys translate_off
defparam \UART_Tx|cnt[16]~58 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N9
dffeas \UART_Tx|cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[16] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N10
cycloneive_lcell_comb \UART_Tx|cnt[17]~60 (
// Equation(s):
// \UART_Tx|cnt[17]~60_combout  = (\UART_Tx|cnt [17] & (!\UART_Tx|cnt[16]~59 )) # (!\UART_Tx|cnt [17] & ((\UART_Tx|cnt[16]~59 ) # (GND)))
// \UART_Tx|cnt[17]~61  = CARRY((!\UART_Tx|cnt[16]~59 ) # (!\UART_Tx|cnt [17]))

	.dataa(\UART_Tx|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[16]~59 ),
	.combout(\UART_Tx|cnt[17]~60_combout ),
	.cout(\UART_Tx|cnt[17]~61 ));
// synopsys translate_off
defparam \UART_Tx|cnt[17]~60 .lut_mask = 16'h5A5F;
defparam \UART_Tx|cnt[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N11
dffeas \UART_Tx|cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[17] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N12
cycloneive_lcell_comb \UART_Tx|cnt[18]~62 (
// Equation(s):
// \UART_Tx|cnt[18]~62_combout  = (\UART_Tx|cnt [18] & (\UART_Tx|cnt[17]~61  $ (GND))) # (!\UART_Tx|cnt [18] & (!\UART_Tx|cnt[17]~61  & VCC))
// \UART_Tx|cnt[18]~63  = CARRY((\UART_Tx|cnt [18] & !\UART_Tx|cnt[17]~61 ))

	.dataa(\UART_Tx|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[17]~61 ),
	.combout(\UART_Tx|cnt[18]~62_combout ),
	.cout(\UART_Tx|cnt[18]~63 ));
// synopsys translate_off
defparam \UART_Tx|cnt[18]~62 .lut_mask = 16'hA50A;
defparam \UART_Tx|cnt[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N13
dffeas \UART_Tx|cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[18] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N14
cycloneive_lcell_comb \UART_Tx|cnt[19]~64 (
// Equation(s):
// \UART_Tx|cnt[19]~64_combout  = (\UART_Tx|cnt [19] & (!\UART_Tx|cnt[18]~63 )) # (!\UART_Tx|cnt [19] & ((\UART_Tx|cnt[18]~63 ) # (GND)))
// \UART_Tx|cnt[19]~65  = CARRY((!\UART_Tx|cnt[18]~63 ) # (!\UART_Tx|cnt [19]))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[18]~63 ),
	.combout(\UART_Tx|cnt[19]~64_combout ),
	.cout(\UART_Tx|cnt[19]~65 ));
// synopsys translate_off
defparam \UART_Tx|cnt[19]~64 .lut_mask = 16'h3C3F;
defparam \UART_Tx|cnt[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N15
dffeas \UART_Tx|cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[19] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N16
cycloneive_lcell_comb \UART_Tx|cnt[20]~66 (
// Equation(s):
// \UART_Tx|cnt[20]~66_combout  = (\UART_Tx|cnt [20] & (\UART_Tx|cnt[19]~65  $ (GND))) # (!\UART_Tx|cnt [20] & (!\UART_Tx|cnt[19]~65  & VCC))
// \UART_Tx|cnt[20]~67  = CARRY((\UART_Tx|cnt [20] & !\UART_Tx|cnt[19]~65 ))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[19]~65 ),
	.combout(\UART_Tx|cnt[20]~66_combout ),
	.cout(\UART_Tx|cnt[20]~67 ));
// synopsys translate_off
defparam \UART_Tx|cnt[20]~66 .lut_mask = 16'hC30C;
defparam \UART_Tx|cnt[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N17
dffeas \UART_Tx|cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[20] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N18
cycloneive_lcell_comb \UART_Tx|cnt[21]~68 (
// Equation(s):
// \UART_Tx|cnt[21]~68_combout  = (\UART_Tx|cnt [21] & (!\UART_Tx|cnt[20]~67 )) # (!\UART_Tx|cnt [21] & ((\UART_Tx|cnt[20]~67 ) # (GND)))
// \UART_Tx|cnt[21]~69  = CARRY((!\UART_Tx|cnt[20]~67 ) # (!\UART_Tx|cnt [21]))

	.dataa(gnd),
	.datab(\UART_Tx|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[20]~67 ),
	.combout(\UART_Tx|cnt[21]~68_combout ),
	.cout(\UART_Tx|cnt[21]~69 ));
// synopsys translate_off
defparam \UART_Tx|cnt[21]~68 .lut_mask = 16'h3C3F;
defparam \UART_Tx|cnt[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N19
dffeas \UART_Tx|cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[21] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N20
cycloneive_lcell_comb \UART_Tx|cnt[22]~70 (
// Equation(s):
// \UART_Tx|cnt[22]~70_combout  = (\UART_Tx|cnt [22] & (\UART_Tx|cnt[21]~69  $ (GND))) # (!\UART_Tx|cnt [22] & (!\UART_Tx|cnt[21]~69  & VCC))
// \UART_Tx|cnt[22]~71  = CARRY((\UART_Tx|cnt [22] & !\UART_Tx|cnt[21]~69 ))

	.dataa(\UART_Tx|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[21]~69 ),
	.combout(\UART_Tx|cnt[22]~70_combout ),
	.cout(\UART_Tx|cnt[22]~71 ));
// synopsys translate_off
defparam \UART_Tx|cnt[22]~70 .lut_mask = 16'hA50A;
defparam \UART_Tx|cnt[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N21
dffeas \UART_Tx|cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[22] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N22
cycloneive_lcell_comb \UART_Tx|cnt[23]~72 (
// Equation(s):
// \UART_Tx|cnt[23]~72_combout  = (\UART_Tx|cnt [23] & (!\UART_Tx|cnt[22]~71 )) # (!\UART_Tx|cnt [23] & ((\UART_Tx|cnt[22]~71 ) # (GND)))
// \UART_Tx|cnt[23]~73  = CARRY((!\UART_Tx|cnt[22]~71 ) # (!\UART_Tx|cnt [23]))

	.dataa(\UART_Tx|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|cnt[22]~71 ),
	.combout(\UART_Tx|cnt[23]~72_combout ),
	.cout(\UART_Tx|cnt[23]~73 ));
// synopsys translate_off
defparam \UART_Tx|cnt[23]~72 .lut_mask = 16'h5A5F;
defparam \UART_Tx|cnt[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N23
dffeas \UART_Tx|cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[23] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N30
cycloneive_lcell_comb \UART_Tx|Equal1~6 (
// Equation(s):
// \UART_Tx|Equal1~6_combout  = (\UART_Tx|cnt [23]) # ((\UART_Tx|cnt [21]) # ((\UART_Tx|cnt [22]) # (\UART_Tx|cnt [20])))

	.dataa(\UART_Tx|cnt [23]),
	.datab(\UART_Tx|cnt [21]),
	.datac(\UART_Tx|cnt [22]),
	.datad(\UART_Tx|cnt [20]),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~6 .lut_mask = 16'hFFFE;
defparam \UART_Tx|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N28
cycloneive_lcell_comb \UART_Tx|Equal1~5 (
// Equation(s):
// \UART_Tx|Equal1~5_combout  = (\UART_Tx|cnt [18]) # ((\UART_Tx|cnt [19]) # ((\UART_Tx|cnt [16]) # (\UART_Tx|cnt [17])))

	.dataa(\UART_Tx|cnt [18]),
	.datab(\UART_Tx|cnt [19]),
	.datac(\UART_Tx|cnt [16]),
	.datad(\UART_Tx|cnt [17]),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~5 .lut_mask = 16'hFFFE;
defparam \UART_Tx|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N24
cycloneive_lcell_comb \UART_Tx|cnt[24]~74 (
// Equation(s):
// \UART_Tx|cnt[24]~74_combout  = \UART_Tx|cnt[23]~73  $ (!\UART_Tx|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Tx|cnt [24]),
	.cin(\UART_Tx|cnt[23]~73 ),
	.combout(\UART_Tx|cnt[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|cnt[24]~74 .lut_mask = 16'hF00F;
defparam \UART_Tx|cnt[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y13_N25
dffeas \UART_Tx|cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|cnt[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Tx|cnt[7]~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|cnt[24] .is_wysiwyg = "true";
defparam \UART_Tx|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N20
cycloneive_lcell_comb \UART_Tx|Equal1~1 (
// Equation(s):
// \UART_Tx|Equal1~1_combout  = (\UART_Tx|cnt [4]) # ((\UART_Tx|cnt [7]) # ((!\UART_Tx|cnt [5]) # (!\UART_Tx|cnt [6])))

	.dataa(\UART_Tx|cnt [4]),
	.datab(\UART_Tx|cnt [7]),
	.datac(\UART_Tx|cnt [6]),
	.datad(\UART_Tx|cnt [5]),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~1 .lut_mask = 16'hEFFF;
defparam \UART_Tx|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N26
cycloneive_lcell_comb \UART_Tx|Equal1~3 (
// Equation(s):
// \UART_Tx|Equal1~3_combout  = (\UART_Tx|cnt [15]) # ((\UART_Tx|cnt [13]) # ((!\UART_Tx|cnt [12]) # (!\UART_Tx|cnt [14])))

	.dataa(\UART_Tx|cnt [15]),
	.datab(\UART_Tx|cnt [13]),
	.datac(\UART_Tx|cnt [14]),
	.datad(\UART_Tx|cnt [12]),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~3 .lut_mask = 16'hEFFF;
defparam \UART_Tx|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N14
cycloneive_lcell_comb \UART_Tx|Equal1~2 (
// Equation(s):
// \UART_Tx|Equal1~2_combout  = (\UART_Tx|cnt [9]) # (((\UART_Tx|cnt [10]) # (\UART_Tx|cnt [11])) # (!\UART_Tx|cnt [8]))

	.dataa(\UART_Tx|cnt [9]),
	.datab(\UART_Tx|cnt [8]),
	.datac(\UART_Tx|cnt [10]),
	.datad(\UART_Tx|cnt [11]),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~2 .lut_mask = 16'hFFFB;
defparam \UART_Tx|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N26
cycloneive_lcell_comb \UART_Tx|Equal1~0 (
// Equation(s):
// \UART_Tx|Equal1~0_combout  = (\UART_Tx|cnt [2]) # ((\UART_Tx|cnt [3]) # ((\UART_Tx|cnt [1]) # (!\UART_Tx|cnt [0])))

	.dataa(\UART_Tx|cnt [2]),
	.datab(\UART_Tx|cnt [3]),
	.datac(\UART_Tx|cnt [0]),
	.datad(\UART_Tx|cnt [1]),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~0 .lut_mask = 16'hFFEF;
defparam \UART_Tx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N6
cycloneive_lcell_comb \UART_Tx|Equal1~4 (
// Equation(s):
// \UART_Tx|Equal1~4_combout  = (\UART_Tx|Equal1~1_combout ) # ((\UART_Tx|Equal1~3_combout ) # ((\UART_Tx|Equal1~2_combout ) # (\UART_Tx|Equal1~0_combout )))

	.dataa(\UART_Tx|Equal1~1_combout ),
	.datab(\UART_Tx|Equal1~3_combout ),
	.datac(\UART_Tx|Equal1~2_combout ),
	.datad(\UART_Tx|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~4 .lut_mask = 16'hFFFE;
defparam \UART_Tx|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N0
cycloneive_lcell_comb \UART_Tx|Equal1~7 (
// Equation(s):
// \UART_Tx|Equal1~7_combout  = (\UART_Tx|Equal1~6_combout ) # ((\UART_Tx|Equal1~5_combout ) # ((\UART_Tx|cnt [24]) # (\UART_Tx|Equal1~4_combout )))

	.dataa(\UART_Tx|Equal1~6_combout ),
	.datab(\UART_Tx|Equal1~5_combout ),
	.datac(\UART_Tx|cnt [24]),
	.datad(\UART_Tx|Equal1~4_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal1~7 .lut_mask = 16'hFFFE;
defparam \UART_Tx|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N12
cycloneive_lcell_comb \UART_Tx|bit_cnt[0]~8 (
// Equation(s):
// \UART_Tx|bit_cnt[0]~8_combout  = \UART_Tx|bit_cnt [0] $ (VCC)
// \UART_Tx|bit_cnt[0]~9  = CARRY(\UART_Tx|bit_cnt [0])

	.dataa(\UART_Tx|bit_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Tx|bit_cnt[0]~8_combout ),
	.cout(\UART_Tx|bit_cnt[0]~9 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[0]~8 .lut_mask = 16'h55AA;
defparam \UART_Tx|bit_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N16
cycloneive_lcell_comb \uart_cnt[0]~8 (
// Equation(s):
// \uart_cnt[0]~8_combout  = uart_cnt[0] $ (VCC)
// \uart_cnt[0]~9  = CARRY(uart_cnt[0])

	.dataa(gnd),
	.datab(uart_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_cnt[0]~8_combout ),
	.cout(\uart_cnt[0]~9 ));
// synopsys translate_off
defparam \uart_cnt[0]~8 .lut_mask = 16'h33CC;
defparam \uart_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneive_lcell_comb \ADC1|cnt[0]~8 (
// Equation(s):
// \ADC1|cnt[0]~8_combout  = (\ADC1|process_flg~q  & (\ADC1|cnt [0] $ (VCC))) # (!\ADC1|process_flg~q  & (\ADC1|cnt [0] & VCC))
// \ADC1|cnt[0]~9  = CARRY((\ADC1|process_flg~q  & \ADC1|cnt [0]))

	.dataa(\ADC1|process_flg~q ),
	.datab(\ADC1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC1|cnt[0]~8_combout ),
	.cout(\ADC1|cnt[0]~9 ));
// synopsys translate_off
defparam \ADC1|cnt[0]~8 .lut_mask = 16'h6688;
defparam \ADC1|cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
cycloneive_lcell_comb \ADC1|Equal0~0 (
// Equation(s):
// \ADC1|Equal0~0_combout  = (\ADC1|cnt [1]) # ((\ADC1|cnt [0]) # ((\ADC1|cnt [3]) # (\ADC1|cnt [2])))

	.dataa(\ADC1|cnt [1]),
	.datab(\ADC1|cnt [0]),
	.datac(\ADC1|cnt [3]),
	.datad(\ADC1|cnt [2]),
	.cin(gnd),
	.combout(\ADC1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Equal0~0 .lut_mask = 16'hFFFE;
defparam \ADC1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneive_lcell_comb \ADC1|cnt[7]~10 (
// Equation(s):
// \ADC1|cnt[7]~10_combout  = (\ADC1|state.STOP~q ) # ((!\ADC1|Equal0~0_combout  & !\ADC1|Equal0~1_combout ))

	.dataa(\ADC1|Equal0~0_combout ),
	.datab(gnd),
	.datac(\ADC1|state.STOP~q ),
	.datad(\ADC1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ADC1|cnt[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|cnt[7]~10 .lut_mask = 16'hF0F5;
defparam \ADC1|cnt[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N9
dffeas \ADC1|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[0] .is_wysiwyg = "true";
defparam \ADC1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneive_lcell_comb \ADC1|cnt[1]~11 (
// Equation(s):
// \ADC1|cnt[1]~11_combout  = (\ADC1|cnt [1] & (!\ADC1|cnt[0]~9 )) # (!\ADC1|cnt [1] & ((\ADC1|cnt[0]~9 ) # (GND)))
// \ADC1|cnt[1]~12  = CARRY((!\ADC1|cnt[0]~9 ) # (!\ADC1|cnt [1]))

	.dataa(\ADC1|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt[0]~9 ),
	.combout(\ADC1|cnt[1]~11_combout ),
	.cout(\ADC1|cnt[1]~12 ));
// synopsys translate_off
defparam \ADC1|cnt[1]~11 .lut_mask = 16'h5A5F;
defparam \ADC1|cnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N11
dffeas \ADC1|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[1] .is_wysiwyg = "true";
defparam \ADC1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneive_lcell_comb \ADC1|cnt[2]~13 (
// Equation(s):
// \ADC1|cnt[2]~13_combout  = (\ADC1|cnt [2] & (\ADC1|cnt[1]~12  $ (GND))) # (!\ADC1|cnt [2] & (!\ADC1|cnt[1]~12  & VCC))
// \ADC1|cnt[2]~14  = CARRY((\ADC1|cnt [2] & !\ADC1|cnt[1]~12 ))

	.dataa(\ADC1|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt[1]~12 ),
	.combout(\ADC1|cnt[2]~13_combout ),
	.cout(\ADC1|cnt[2]~14 ));
// synopsys translate_off
defparam \ADC1|cnt[2]~13 .lut_mask = 16'hA50A;
defparam \ADC1|cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N13
dffeas \ADC1|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[2] .is_wysiwyg = "true";
defparam \ADC1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneive_lcell_comb \ADC1|cnt[3]~15 (
// Equation(s):
// \ADC1|cnt[3]~15_combout  = (\ADC1|cnt [3] & (!\ADC1|cnt[2]~14 )) # (!\ADC1|cnt [3] & ((\ADC1|cnt[2]~14 ) # (GND)))
// \ADC1|cnt[3]~16  = CARRY((!\ADC1|cnt[2]~14 ) # (!\ADC1|cnt [3]))

	.dataa(gnd),
	.datab(\ADC1|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt[2]~14 ),
	.combout(\ADC1|cnt[3]~15_combout ),
	.cout(\ADC1|cnt[3]~16 ));
// synopsys translate_off
defparam \ADC1|cnt[3]~15 .lut_mask = 16'h3C3F;
defparam \ADC1|cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N15
dffeas \ADC1|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[3] .is_wysiwyg = "true";
defparam \ADC1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneive_lcell_comb \ADC1|cnt[4]~17 (
// Equation(s):
// \ADC1|cnt[4]~17_combout  = (\ADC1|cnt [4] & (\ADC1|cnt[3]~16  $ (GND))) # (!\ADC1|cnt [4] & (!\ADC1|cnt[3]~16  & VCC))
// \ADC1|cnt[4]~18  = CARRY((\ADC1|cnt [4] & !\ADC1|cnt[3]~16 ))

	.dataa(gnd),
	.datab(\ADC1|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt[3]~16 ),
	.combout(\ADC1|cnt[4]~17_combout ),
	.cout(\ADC1|cnt[4]~18 ));
// synopsys translate_off
defparam \ADC1|cnt[4]~17 .lut_mask = 16'hC30C;
defparam \ADC1|cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N17
dffeas \ADC1|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[4] .is_wysiwyg = "true";
defparam \ADC1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N18
cycloneive_lcell_comb \ADC1|cnt[5]~19 (
// Equation(s):
// \ADC1|cnt[5]~19_combout  = (\ADC1|cnt [5] & (!\ADC1|cnt[4]~18 )) # (!\ADC1|cnt [5] & ((\ADC1|cnt[4]~18 ) # (GND)))
// \ADC1|cnt[5]~20  = CARRY((!\ADC1|cnt[4]~18 ) # (!\ADC1|cnt [5]))

	.dataa(gnd),
	.datab(\ADC1|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt[4]~18 ),
	.combout(\ADC1|cnt[5]~19_combout ),
	.cout(\ADC1|cnt[5]~20 ));
// synopsys translate_off
defparam \ADC1|cnt[5]~19 .lut_mask = 16'h3C3F;
defparam \ADC1|cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N19
dffeas \ADC1|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[5] .is_wysiwyg = "true";
defparam \ADC1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneive_lcell_comb \ADC1|cnt[6]~21 (
// Equation(s):
// \ADC1|cnt[6]~21_combout  = (\ADC1|cnt [6] & (\ADC1|cnt[5]~20  $ (GND))) # (!\ADC1|cnt [6] & (!\ADC1|cnt[5]~20  & VCC))
// \ADC1|cnt[6]~22  = CARRY((\ADC1|cnt [6] & !\ADC1|cnt[5]~20 ))

	.dataa(gnd),
	.datab(\ADC1|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt[5]~20 ),
	.combout(\ADC1|cnt[6]~21_combout ),
	.cout(\ADC1|cnt[6]~22 ));
// synopsys translate_off
defparam \ADC1|cnt[6]~21 .lut_mask = 16'hC30C;
defparam \ADC1|cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N21
dffeas \ADC1|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[6] .is_wysiwyg = "true";
defparam \ADC1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N22
cycloneive_lcell_comb \ADC1|cnt[7]~23 (
// Equation(s):
// \ADC1|cnt[7]~23_combout  = \ADC1|cnt [7] $ (\ADC1|cnt[6]~22 )

	.dataa(\ADC1|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ADC1|cnt[6]~22 ),
	.combout(\ADC1|cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|cnt[7]~23 .lut_mask = 16'h5A5A;
defparam \ADC1|cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y20_N23
dffeas \ADC1|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ADC1|cnt[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt[7] .is_wysiwyg = "true";
defparam \ADC1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneive_lcell_comb \ADC1|Equal0~1 (
// Equation(s):
// \ADC1|Equal0~1_combout  = (\ADC1|cnt [7]) # ((\ADC1|cnt [5]) # ((\ADC1|cnt [6]) # (!\ADC1|cnt [4])))

	.dataa(\ADC1|cnt [7]),
	.datab(\ADC1|cnt [5]),
	.datac(\ADC1|cnt [6]),
	.datad(\ADC1|cnt [4]),
	.cin(gnd),
	.combout(\ADC1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Equal0~1 .lut_mask = 16'hFEFF;
defparam \ADC1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
cycloneive_lcell_comb \ADC1|always0~0 (
// Equation(s):
// \ADC1|always0~0_combout  = (!\ADC1|Equal0~1_combout  & !\ADC1|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|Equal0~1_combout ),
	.datad(\ADC1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ADC1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|always0~0 .lut_mask = 16'h000F;
defparam \ADC1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N10
cycloneive_lcell_comb \ADC1|Equal0~2 (
// Equation(s):
// \ADC1|Equal0~2_combout  = (\ADC1|Equal0~1_combout ) # (\ADC1|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|Equal0~1_combout ),
	.datad(\ADC1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ADC1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Equal0~2 .lut_mask = 16'hFFF0;
defparam \ADC1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N18
cycloneive_lcell_comb \ADC1|state.00000000~0 (
// Equation(s):
// \ADC1|state.00000000~0_combout  = !\ADC1|state.STOP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|state.STOP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC1|state.00000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|state.00000000~0 .lut_mask = 16'h0F0F;
defparam \ADC1|state.00000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N4
cycloneive_lcell_comb \adc_cnt[0]~9 (
// Equation(s):
// \adc_cnt[0]~9_combout  = adc_cnt[0] $ (VCC)
// \adc_cnt[0]~10  = CARRY(adc_cnt[0])

	.dataa(gnd),
	.datab(adc_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adc_cnt[0]~9_combout ),
	.cout(\adc_cnt[0]~10 ));
// synopsys translate_off
defparam \adc_cnt[0]~9 .lut_mask = 16'h33CC;
defparam \adc_cnt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N2
cycloneive_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (!adc_cnt[3] & (!adc_cnt[6] & (!adc_cnt[5] & !adc_cnt[4])))

	.dataa(adc_cnt[3]),
	.datab(adc_cnt[6]),
	.datac(adc_cnt[5]),
	.datad(adc_cnt[4]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0001;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((!adc_cnt[0] & !adc_cnt[1])) # (!adc_cnt[2])

	.dataa(gnd),
	.datab(adc_cnt[0]),
	.datac(adc_cnt[2]),
	.datad(adc_cnt[1]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0F3F;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N0
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\Equal7~0_combout  & (!adc_cnt[7] & \LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\Equal7~0_combout ),
	.datac(adc_cnt[7]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0C00;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N4
cycloneive_lcell_comb \iv_hold_cnt[0]~13 (
// Equation(s):
// \iv_hold_cnt[0]~13_combout  = iv_hold_cnt[0] $ (VCC)
// \iv_hold_cnt[0]~14  = CARRY(iv_hold_cnt[0])

	.dataa(gnd),
	.datab(iv_hold_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iv_hold_cnt[0]~13_combout ),
	.cout(\iv_hold_cnt[0]~14 ));
// synopsys translate_off
defparam \iv_hold_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \iv_hold_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \start_read~input (
	.i(start_read),
	.ibar(gnd),
	.o(\start_read~input_o ));
// synopsys translate_off
defparam \start_read~input .bus_hold = "false";
defparam \start_read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N4
cycloneive_lcell_comb \reset_cnt[0]~13 (
// Equation(s):
// \reset_cnt[0]~13_combout  = reset_cnt[0] $ (VCC)
// \reset_cnt[0]~14  = CARRY(reset_cnt[0])

	.dataa(gnd),
	.datab(reset_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\reset_cnt[0]~13_combout ),
	.cout(\reset_cnt[0]~14 ));
// synopsys translate_off
defparam \reset_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \reset_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N28
cycloneive_lcell_comb \reset_cnt[0]~20 (
// Equation(s):
// \reset_cnt[0]~20_combout  = (reset_cnt[0] & \state.IDLE~q )

	.dataa(reset_cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[0]~20 .lut_mask = 16'hAA00;
defparam \reset_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N5
dffeas \reset_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[0]~13_combout ),
	.asdata(\reset_cnt[0]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[0] .is_wysiwyg = "true";
defparam \reset_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N6
cycloneive_lcell_comb \reset_cnt[1]~15 (
// Equation(s):
// \reset_cnt[1]~15_combout  = (reset_cnt[1] & (!\reset_cnt[0]~14 )) # (!reset_cnt[1] & ((\reset_cnt[0]~14 ) # (GND)))
// \reset_cnt[1]~16  = CARRY((!\reset_cnt[0]~14 ) # (!reset_cnt[1]))

	.dataa(reset_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[0]~14 ),
	.combout(\reset_cnt[1]~15_combout ),
	.cout(\reset_cnt[1]~16 ));
// synopsys translate_off
defparam \reset_cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \reset_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N26
cycloneive_lcell_comb \reset_cnt[1]~21 (
// Equation(s):
// \reset_cnt[1]~21_combout  = (\state.IDLE~q  & reset_cnt[1])

	.dataa(\state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_cnt[1]),
	.cin(gnd),
	.combout(\reset_cnt[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[1]~21 .lut_mask = 16'hAA00;
defparam \reset_cnt[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N7
dffeas \reset_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[1]~15_combout ),
	.asdata(\reset_cnt[1]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[1] .is_wysiwyg = "true";
defparam \reset_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N8
cycloneive_lcell_comb \reset_cnt[2]~17 (
// Equation(s):
// \reset_cnt[2]~17_combout  = (reset_cnt[2] & (\reset_cnt[1]~16  $ (GND))) # (!reset_cnt[2] & (!\reset_cnt[1]~16  & VCC))
// \reset_cnt[2]~18  = CARRY((reset_cnt[2] & !\reset_cnt[1]~16 ))

	.dataa(gnd),
	.datab(reset_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[1]~16 ),
	.combout(\reset_cnt[2]~17_combout ),
	.cout(\reset_cnt[2]~18 ));
// synopsys translate_off
defparam \reset_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \reset_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N18
cycloneive_lcell_comb \reset_cnt[2]~19 (
// Equation(s):
// \reset_cnt[2]~19_combout  = (reset_cnt[2] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_cnt[2]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[2]~19 .lut_mask = 16'hF000;
defparam \reset_cnt[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N9
dffeas \reset_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[2]~17_combout ),
	.asdata(\reset_cnt[2]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[2] .is_wysiwyg = "true";
defparam \reset_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N10
cycloneive_lcell_comb \reset_cnt[3]~22 (
// Equation(s):
// \reset_cnt[3]~22_combout  = (reset_cnt[3] & (!\reset_cnt[2]~18 )) # (!reset_cnt[3] & ((\reset_cnt[2]~18 ) # (GND)))
// \reset_cnt[3]~23  = CARRY((!\reset_cnt[2]~18 ) # (!reset_cnt[3]))

	.dataa(reset_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[2]~18 ),
	.combout(\reset_cnt[3]~22_combout ),
	.cout(\reset_cnt[3]~23 ));
// synopsys translate_off
defparam \reset_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \reset_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N16
cycloneive_lcell_comb \reset_cnt[3]~24 (
// Equation(s):
// \reset_cnt[3]~24_combout  = (reset_cnt[3] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_cnt[3]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[3]~24 .lut_mask = 16'hF000;
defparam \reset_cnt[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N11
dffeas \reset_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[3]~22_combout ),
	.asdata(\reset_cnt[3]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[3] .is_wysiwyg = "true";
defparam \reset_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N12
cycloneive_lcell_comb \reset_cnt[4]~25 (
// Equation(s):
// \reset_cnt[4]~25_combout  = (reset_cnt[4] & (\reset_cnt[3]~23  $ (GND))) # (!reset_cnt[4] & (!\reset_cnt[3]~23  & VCC))
// \reset_cnt[4]~26  = CARRY((reset_cnt[4] & !\reset_cnt[3]~23 ))

	.dataa(reset_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[3]~23 ),
	.combout(\reset_cnt[4]~25_combout ),
	.cout(\reset_cnt[4]~26 ));
// synopsys translate_off
defparam \reset_cnt[4]~25 .lut_mask = 16'hA50A;
defparam \reset_cnt[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N8
cycloneive_lcell_comb \reset_cnt[4]~33 (
// Equation(s):
// \reset_cnt[4]~33_combout  = (\state.IDLE~q  & reset_cnt[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(reset_cnt[4]),
	.cin(gnd),
	.combout(\reset_cnt[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[4]~33 .lut_mask = 16'hF000;
defparam \reset_cnt[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N13
dffeas \reset_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[4]~25_combout ),
	.asdata(\reset_cnt[4]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[4] .is_wysiwyg = "true";
defparam \reset_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N14
cycloneive_lcell_comb \reset_cnt[5]~27 (
// Equation(s):
// \reset_cnt[5]~27_combout  = (reset_cnt[5] & (!\reset_cnt[4]~26 )) # (!reset_cnt[5] & ((\reset_cnt[4]~26 ) # (GND)))
// \reset_cnt[5]~28  = CARRY((!\reset_cnt[4]~26 ) # (!reset_cnt[5]))

	.dataa(gnd),
	.datab(reset_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[4]~26 ),
	.combout(\reset_cnt[5]~27_combout ),
	.cout(\reset_cnt[5]~28 ));
// synopsys translate_off
defparam \reset_cnt[5]~27 .lut_mask = 16'h3C3F;
defparam \reset_cnt[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N6
cycloneive_lcell_comb \reset_cnt[5]~29 (
// Equation(s):
// \reset_cnt[5]~29_combout  = (reset_cnt[5] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_cnt[5]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[5]~29 .lut_mask = 16'hF000;
defparam \reset_cnt[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N15
dffeas \reset_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[5]~27_combout ),
	.asdata(\reset_cnt[5]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[5] .is_wysiwyg = "true";
defparam \reset_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N16
cycloneive_lcell_comb \reset_cnt[6]~30 (
// Equation(s):
// \reset_cnt[6]~30_combout  = (reset_cnt[6] & (\reset_cnt[5]~28  $ (GND))) # (!reset_cnt[6] & (!\reset_cnt[5]~28  & VCC))
// \reset_cnt[6]~31  = CARRY((reset_cnt[6] & !\reset_cnt[5]~28 ))

	.dataa(gnd),
	.datab(reset_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[5]~28 ),
	.combout(\reset_cnt[6]~30_combout ),
	.cout(\reset_cnt[6]~31 ));
// synopsys translate_off
defparam \reset_cnt[6]~30 .lut_mask = 16'hC30C;
defparam \reset_cnt[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N30
cycloneive_lcell_comb \reset_cnt[6]~32 (
// Equation(s):
// \reset_cnt[6]~32_combout  = (\state.IDLE~q  & reset_cnt[6])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(reset_cnt[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset_cnt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[6]~32 .lut_mask = 16'hC0C0;
defparam \reset_cnt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N17
dffeas \reset_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[6]~30_combout ),
	.asdata(\reset_cnt[6]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[6] .is_wysiwyg = "true";
defparam \reset_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N18
cycloneive_lcell_comb \reset_cnt[7]~34 (
// Equation(s):
// \reset_cnt[7]~34_combout  = (reset_cnt[7] & (!\reset_cnt[6]~31 )) # (!reset_cnt[7] & ((\reset_cnt[6]~31 ) # (GND)))
// \reset_cnt[7]~35  = CARRY((!\reset_cnt[6]~31 ) # (!reset_cnt[7]))

	.dataa(gnd),
	.datab(reset_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[6]~31 ),
	.combout(\reset_cnt[7]~34_combout ),
	.cout(\reset_cnt[7]~35 ));
// synopsys translate_off
defparam \reset_cnt[7]~34 .lut_mask = 16'h3C3F;
defparam \reset_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N24
cycloneive_lcell_comb \reset_cnt[7]~36 (
// Equation(s):
// \reset_cnt[7]~36_combout  = (reset_cnt[7] & \state.IDLE~q )

	.dataa(gnd),
	.datab(reset_cnt[7]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[7]~36 .lut_mask = 16'hCC00;
defparam \reset_cnt[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N19
dffeas \reset_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[7]~34_combout ),
	.asdata(\reset_cnt[7]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[7] .is_wysiwyg = "true";
defparam \reset_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N20
cycloneive_lcell_comb \reset_cnt[8]~37 (
// Equation(s):
// \reset_cnt[8]~37_combout  = (reset_cnt[8] & (\reset_cnt[7]~35  $ (GND))) # (!reset_cnt[8] & (!\reset_cnt[7]~35  & VCC))
// \reset_cnt[8]~38  = CARRY((reset_cnt[8] & !\reset_cnt[7]~35 ))

	.dataa(gnd),
	.datab(reset_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[7]~35 ),
	.combout(\reset_cnt[8]~37_combout ),
	.cout(\reset_cnt[8]~38 ));
// synopsys translate_off
defparam \reset_cnt[8]~37 .lut_mask = 16'hC30C;
defparam \reset_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N2
cycloneive_lcell_comb \reset_cnt[8]~39 (
// Equation(s):
// \reset_cnt[8]~39_combout  = (reset_cnt[8] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_cnt[8]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[8]~39 .lut_mask = 16'hF000;
defparam \reset_cnt[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N21
dffeas \reset_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[8]~37_combout ),
	.asdata(\reset_cnt[8]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[8] .is_wysiwyg = "true";
defparam \reset_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N22
cycloneive_lcell_comb \reset_cnt[9]~40 (
// Equation(s):
// \reset_cnt[9]~40_combout  = (reset_cnt[9] & (!\reset_cnt[8]~38 )) # (!reset_cnt[9] & ((\reset_cnt[8]~38 ) # (GND)))
// \reset_cnt[9]~41  = CARRY((!\reset_cnt[8]~38 ) # (!reset_cnt[9]))

	.dataa(reset_cnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[8]~38 ),
	.combout(\reset_cnt[9]~40_combout ),
	.cout(\reset_cnt[9]~41 ));
// synopsys translate_off
defparam \reset_cnt[9]~40 .lut_mask = 16'h5A5F;
defparam \reset_cnt[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N4
cycloneive_lcell_comb \reset_cnt[9]~42 (
// Equation(s):
// \reset_cnt[9]~42_combout  = (reset_cnt[9] & \state.IDLE~q )

	.dataa(gnd),
	.datab(reset_cnt[9]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[9]~42 .lut_mask = 16'hCC00;
defparam \reset_cnt[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N23
dffeas \reset_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[9]~40_combout ),
	.asdata(\reset_cnt[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[9] .is_wysiwyg = "true";
defparam \reset_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N24
cycloneive_lcell_comb \reset_cnt[10]~43 (
// Equation(s):
// \reset_cnt[10]~43_combout  = (reset_cnt[10] & (\reset_cnt[9]~41  $ (GND))) # (!reset_cnt[10] & (!\reset_cnt[9]~41  & VCC))
// \reset_cnt[10]~44  = CARRY((reset_cnt[10] & !\reset_cnt[9]~41 ))

	.dataa(gnd),
	.datab(reset_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[9]~41 ),
	.combout(\reset_cnt[10]~43_combout ),
	.cout(\reset_cnt[10]~44 ));
// synopsys translate_off
defparam \reset_cnt[10]~43 .lut_mask = 16'hC30C;
defparam \reset_cnt[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N22
cycloneive_lcell_comb \reset_cnt[10]~45 (
// Equation(s):
// \reset_cnt[10]~45_combout  = (\state.IDLE~q  & reset_cnt[10])

	.dataa(\state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_cnt[10]),
	.cin(gnd),
	.combout(\reset_cnt[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[10]~45 .lut_mask = 16'hAA00;
defparam \reset_cnt[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N25
dffeas \reset_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[10]~43_combout ),
	.asdata(\reset_cnt[10]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[10] .is_wysiwyg = "true";
defparam \reset_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N26
cycloneive_lcell_comb \reset_cnt[11]~46 (
// Equation(s):
// \reset_cnt[11]~46_combout  = (reset_cnt[11] & (!\reset_cnt[10]~44 )) # (!reset_cnt[11] & ((\reset_cnt[10]~44 ) # (GND)))
// \reset_cnt[11]~47  = CARRY((!\reset_cnt[10]~44 ) # (!reset_cnt[11]))

	.dataa(reset_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_cnt[10]~44 ),
	.combout(\reset_cnt[11]~46_combout ),
	.cout(\reset_cnt[11]~47 ));
// synopsys translate_off
defparam \reset_cnt[11]~46 .lut_mask = 16'h5A5F;
defparam \reset_cnt[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N0
cycloneive_lcell_comb \reset_cnt[11]~48 (
// Equation(s):
// \reset_cnt[11]~48_combout  = (reset_cnt[11] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_cnt[11]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\reset_cnt[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[11]~48 .lut_mask = 16'hF000;
defparam \reset_cnt[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N27
dffeas \reset_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[11]~46_combout ),
	.asdata(\reset_cnt[11]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[11] .is_wysiwyg = "true";
defparam \reset_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N30
cycloneive_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = (!reset_cnt[11] & (!reset_cnt[10] & (!reset_cnt[9] & !reset_cnt[8])))

	.dataa(reset_cnt[11]),
	.datab(reset_cnt[10]),
	.datac(reset_cnt[9]),
	.datad(reset_cnt[8]),
	.cin(gnd),
	.combout(\Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~2 .lut_mask = 16'h0001;
defparam \Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N28
cycloneive_lcell_comb \reset_cnt[12]~49 (
// Equation(s):
// \reset_cnt[12]~49_combout  = \reset_cnt[11]~47  $ (!reset_cnt[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_cnt[12]),
	.cin(\reset_cnt[11]~47 ),
	.combout(\reset_cnt[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[12]~49 .lut_mask = 16'hF00F;
defparam \reset_cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N10
cycloneive_lcell_comb \reset_cnt[12]~51 (
// Equation(s):
// \reset_cnt[12]~51_combout  = (\state.IDLE~q  & reset_cnt[12])

	.dataa(\state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_cnt[12]),
	.cin(gnd),
	.combout(\reset_cnt[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[12]~51 .lut_mask = 16'hAA00;
defparam \reset_cnt[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y9_N29
dffeas \reset_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_cnt[12]~49_combout ),
	.asdata(\reset_cnt[12]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal9~3_combout ),
	.sload(!\state.RESET_SENSOR~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[12] .is_wysiwyg = "true";
defparam \reset_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N12
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!reset_cnt[1] & (!reset_cnt[3] & (reset_cnt[2] & !reset_cnt[0])))

	.dataa(reset_cnt[1]),
	.datab(reset_cnt[3]),
	.datac(reset_cnt[2]),
	.datad(reset_cnt[0]),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h0010;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N0
cycloneive_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (!reset_cnt[4] & (reset_cnt[6] & (reset_cnt[5] & !reset_cnt[7])))

	.dataa(reset_cnt[4]),
	.datab(reset_cnt[6]),
	.datac(reset_cnt[5]),
	.datad(reset_cnt[7]),
	.cin(gnd),
	.combout(\Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = 16'h0040;
defparam \Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N2
cycloneive_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = (\Equal9~2_combout  & (!reset_cnt[12] & (\Equal9~0_combout  & \Equal9~1_combout )))

	.dataa(\Equal9~2_combout ),
	.datab(reset_cnt[12]),
	.datac(\Equal9~0_combout ),
	.datad(\Equal9~1_combout ),
	.cin(gnd),
	.combout(\Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~3 .lut_mask = 16'h2000;
defparam \Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N20
cycloneive_lcell_comb \process_flg~0 (
// Equation(s):
// \process_flg~0_combout  = (!\Equal9~3_combout  & ((\process_flg~q ) # (!\start_read~input_o )))

	.dataa(\start_read~input_o ),
	.datab(gnd),
	.datac(\process_flg~q ),
	.datad(\Equal9~3_combout ),
	.cin(gnd),
	.combout(\process_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_flg~0 .lut_mask = 16'h00F5;
defparam \process_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N21
dffeas process_flg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\process_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam process_flg.is_wysiwyg = "true";
defparam process_flg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N16
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\process_flg~q  & (((!\Equal9~3_combout )) # (!\state.RESET_SENSOR~q ))) # (!\process_flg~q  & (\state.IDLE~q  & ((!\Equal9~3_combout ) # (!\state.RESET_SENSOR~q ))))

	.dataa(\process_flg~q ),
	.datab(\state.RESET_SENSOR~q ),
	.datac(\state.IDLE~q ),
	.datad(\Equal9~3_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h32FA;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N17
dffeas \state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N30
cycloneive_lcell_comb \iv_hold_cnt[0]~23 (
// Equation(s):
// \iv_hold_cnt[0]~23_combout  = (iv_hold_cnt[0] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_hold_cnt[0]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[0]~23 .lut_mask = 16'hF000;
defparam \iv_hold_cnt[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N8
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\state.SELECT_PIXEL~q ) # ((!\Equal2~3_combout  & (\state.IV_HOLD~q  & !\Equal1~3_combout )))

	.dataa(\Equal2~3_combout ),
	.datab(\state.SELECT_PIXEL~q ),
	.datac(\state.IV_HOLD~q ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hCCDC;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N9
dffeas \state.IV_HOLD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IV_HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IV_HOLD .is_wysiwyg = "true";
defparam \state.IV_HOLD .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \iv_hold_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[0]~13_combout ),
	.asdata(\iv_hold_cnt[0]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[0] .is_wysiwyg = "true";
defparam \iv_hold_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N6
cycloneive_lcell_comb \iv_hold_cnt[1]~15 (
// Equation(s):
// \iv_hold_cnt[1]~15_combout  = (iv_hold_cnt[1] & (!\iv_hold_cnt[0]~14 )) # (!iv_hold_cnt[1] & ((\iv_hold_cnt[0]~14 ) # (GND)))
// \iv_hold_cnt[1]~16  = CARRY((!\iv_hold_cnt[0]~14 ) # (!iv_hold_cnt[1]))

	.dataa(iv_hold_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[0]~14 ),
	.combout(\iv_hold_cnt[1]~15_combout ),
	.cout(\iv_hold_cnt[1]~16 ));
// synopsys translate_off
defparam \iv_hold_cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \iv_hold_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N6
cycloneive_lcell_comb \iv_hold_cnt[1]~17 (
// Equation(s):
// \iv_hold_cnt[1]~17_combout  = (iv_hold_cnt[1] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_hold_cnt[1]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[1]~17 .lut_mask = 16'hF000;
defparam \iv_hold_cnt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \iv_hold_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[1]~15_combout ),
	.asdata(\iv_hold_cnt[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[1] .is_wysiwyg = "true";
defparam \iv_hold_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N8
cycloneive_lcell_comb \iv_hold_cnt[2]~18 (
// Equation(s):
// \iv_hold_cnt[2]~18_combout  = (iv_hold_cnt[2] & (\iv_hold_cnt[1]~16  $ (GND))) # (!iv_hold_cnt[2] & (!\iv_hold_cnt[1]~16  & VCC))
// \iv_hold_cnt[2]~19  = CARRY((iv_hold_cnt[2] & !\iv_hold_cnt[1]~16 ))

	.dataa(gnd),
	.datab(iv_hold_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[1]~16 ),
	.combout(\iv_hold_cnt[2]~18_combout ),
	.cout(\iv_hold_cnt[2]~19 ));
// synopsys translate_off
defparam \iv_hold_cnt[2]~18 .lut_mask = 16'hC30C;
defparam \iv_hold_cnt[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
cycloneive_lcell_comb \iv_hold_cnt[2]~24 (
// Equation(s):
// \iv_hold_cnt[2]~24_combout  = (iv_hold_cnt[2] & \state.IDLE~q )

	.dataa(iv_hold_cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[2]~24 .lut_mask = 16'hAA00;
defparam \iv_hold_cnt[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N9
dffeas \iv_hold_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[2]~18_combout ),
	.asdata(\iv_hold_cnt[2]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[2] .is_wysiwyg = "true";
defparam \iv_hold_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N10
cycloneive_lcell_comb \iv_hold_cnt[3]~20 (
// Equation(s):
// \iv_hold_cnt[3]~20_combout  = (iv_hold_cnt[3] & (!\iv_hold_cnt[2]~19 )) # (!iv_hold_cnt[3] & ((\iv_hold_cnt[2]~19 ) # (GND)))
// \iv_hold_cnt[3]~21  = CARRY((!\iv_hold_cnt[2]~19 ) # (!iv_hold_cnt[3]))

	.dataa(iv_hold_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[2]~19 ),
	.combout(\iv_hold_cnt[3]~20_combout ),
	.cout(\iv_hold_cnt[3]~21 ));
// synopsys translate_off
defparam \iv_hold_cnt[3]~20 .lut_mask = 16'h5A5F;
defparam \iv_hold_cnt[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N20
cycloneive_lcell_comb \iv_hold_cnt[3]~22 (
// Equation(s):
// \iv_hold_cnt[3]~22_combout  = (iv_hold_cnt[3] & \state.IDLE~q )

	.dataa(iv_hold_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[3]~22 .lut_mask = 16'hAA00;
defparam \iv_hold_cnt[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \iv_hold_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[3]~20_combout ),
	.asdata(\iv_hold_cnt[3]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[3] .is_wysiwyg = "true";
defparam \iv_hold_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N12
cycloneive_lcell_comb \iv_hold_cnt[4]~25 (
// Equation(s):
// \iv_hold_cnt[4]~25_combout  = (iv_hold_cnt[4] & (\iv_hold_cnt[3]~21  $ (GND))) # (!iv_hold_cnt[4] & (!\iv_hold_cnt[3]~21  & VCC))
// \iv_hold_cnt[4]~26  = CARRY((iv_hold_cnt[4] & !\iv_hold_cnt[3]~21 ))

	.dataa(iv_hold_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[3]~21 ),
	.combout(\iv_hold_cnt[4]~25_combout ),
	.cout(\iv_hold_cnt[4]~26 ));
// synopsys translate_off
defparam \iv_hold_cnt[4]~25 .lut_mask = 16'hA50A;
defparam \iv_hold_cnt[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N22
cycloneive_lcell_comb \iv_hold_cnt[4]~27 (
// Equation(s):
// \iv_hold_cnt[4]~27_combout  = (iv_hold_cnt[4] & \state.IDLE~q )

	.dataa(iv_hold_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[4]~27 .lut_mask = 16'hAA00;
defparam \iv_hold_cnt[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N13
dffeas \iv_hold_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[4]~25_combout ),
	.asdata(\iv_hold_cnt[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[4] .is_wysiwyg = "true";
defparam \iv_hold_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N14
cycloneive_lcell_comb \iv_hold_cnt[5]~28 (
// Equation(s):
// \iv_hold_cnt[5]~28_combout  = (iv_hold_cnt[5] & (!\iv_hold_cnt[4]~26 )) # (!iv_hold_cnt[5] & ((\iv_hold_cnt[4]~26 ) # (GND)))
// \iv_hold_cnt[5]~29  = CARRY((!\iv_hold_cnt[4]~26 ) # (!iv_hold_cnt[5]))

	.dataa(gnd),
	.datab(iv_hold_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[4]~26 ),
	.combout(\iv_hold_cnt[5]~28_combout ),
	.cout(\iv_hold_cnt[5]~29 ));
// synopsys translate_off
defparam \iv_hold_cnt[5]~28 .lut_mask = 16'h3C3F;
defparam \iv_hold_cnt[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N8
cycloneive_lcell_comb \iv_hold_cnt[5]~30 (
// Equation(s):
// \iv_hold_cnt[5]~30_combout  = (iv_hold_cnt[5] & \state.IDLE~q )

	.dataa(iv_hold_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[5]~30 .lut_mask = 16'hAA00;
defparam \iv_hold_cnt[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N15
dffeas \iv_hold_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[5]~28_combout ),
	.asdata(\iv_hold_cnt[5]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[5] .is_wysiwyg = "true";
defparam \iv_hold_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N16
cycloneive_lcell_comb \iv_hold_cnt[6]~31 (
// Equation(s):
// \iv_hold_cnt[6]~31_combout  = (iv_hold_cnt[6] & (\iv_hold_cnt[5]~29  $ (GND))) # (!iv_hold_cnt[6] & (!\iv_hold_cnt[5]~29  & VCC))
// \iv_hold_cnt[6]~32  = CARRY((iv_hold_cnt[6] & !\iv_hold_cnt[5]~29 ))

	.dataa(gnd),
	.datab(iv_hold_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[5]~29 ),
	.combout(\iv_hold_cnt[6]~31_combout ),
	.cout(\iv_hold_cnt[6]~32 ));
// synopsys translate_off
defparam \iv_hold_cnt[6]~31 .lut_mask = 16'hC30C;
defparam \iv_hold_cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N14
cycloneive_lcell_comb \iv_hold_cnt[6]~33 (
// Equation(s):
// \iv_hold_cnt[6]~33_combout  = (iv_hold_cnt[6] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_hold_cnt[6]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[6]~33 .lut_mask = 16'hF000;
defparam \iv_hold_cnt[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \iv_hold_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[6]~31_combout ),
	.asdata(\iv_hold_cnt[6]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[6] .is_wysiwyg = "true";
defparam \iv_hold_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N18
cycloneive_lcell_comb \iv_hold_cnt[7]~34 (
// Equation(s):
// \iv_hold_cnt[7]~34_combout  = (iv_hold_cnt[7] & (!\iv_hold_cnt[6]~32 )) # (!iv_hold_cnt[7] & ((\iv_hold_cnt[6]~32 ) # (GND)))
// \iv_hold_cnt[7]~35  = CARRY((!\iv_hold_cnt[6]~32 ) # (!iv_hold_cnt[7]))

	.dataa(gnd),
	.datab(iv_hold_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[6]~32 ),
	.combout(\iv_hold_cnt[7]~34_combout ),
	.cout(\iv_hold_cnt[7]~35 ));
// synopsys translate_off
defparam \iv_hold_cnt[7]~34 .lut_mask = 16'h3C3F;
defparam \iv_hold_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N12
cycloneive_lcell_comb \iv_hold_cnt[7]~36 (
// Equation(s):
// \iv_hold_cnt[7]~36_combout  = (iv_hold_cnt[7] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_hold_cnt[7]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[7]~36 .lut_mask = 16'hCC00;
defparam \iv_hold_cnt[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N19
dffeas \iv_hold_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[7]~34_combout ),
	.asdata(\iv_hold_cnt[7]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[7] .is_wysiwyg = "true";
defparam \iv_hold_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N20
cycloneive_lcell_comb \iv_hold_cnt[8]~37 (
// Equation(s):
// \iv_hold_cnt[8]~37_combout  = (iv_hold_cnt[8] & (\iv_hold_cnt[7]~35  $ (GND))) # (!iv_hold_cnt[8] & (!\iv_hold_cnt[7]~35  & VCC))
// \iv_hold_cnt[8]~38  = CARRY((iv_hold_cnt[8] & !\iv_hold_cnt[7]~35 ))

	.dataa(gnd),
	.datab(iv_hold_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[7]~35 ),
	.combout(\iv_hold_cnt[8]~37_combout ),
	.cout(\iv_hold_cnt[8]~38 ));
// synopsys translate_off
defparam \iv_hold_cnt[8]~37 .lut_mask = 16'hC30C;
defparam \iv_hold_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N10
cycloneive_lcell_comb \iv_hold_cnt[8]~39 (
// Equation(s):
// \iv_hold_cnt[8]~39_combout  = (iv_hold_cnt[8] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_hold_cnt[8]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[8]~39 .lut_mask = 16'hCC00;
defparam \iv_hold_cnt[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N21
dffeas \iv_hold_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[8]~37_combout ),
	.asdata(\iv_hold_cnt[8]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[8] .is_wysiwyg = "true";
defparam \iv_hold_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N22
cycloneive_lcell_comb \iv_hold_cnt[9]~40 (
// Equation(s):
// \iv_hold_cnt[9]~40_combout  = (iv_hold_cnt[9] & (!\iv_hold_cnt[8]~38 )) # (!iv_hold_cnt[9] & ((\iv_hold_cnt[8]~38 ) # (GND)))
// \iv_hold_cnt[9]~41  = CARRY((!\iv_hold_cnt[8]~38 ) # (!iv_hold_cnt[9]))

	.dataa(iv_hold_cnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[8]~38 ),
	.combout(\iv_hold_cnt[9]~40_combout ),
	.cout(\iv_hold_cnt[9]~41 ));
// synopsys translate_off
defparam \iv_hold_cnt[9]~40 .lut_mask = 16'h5A5F;
defparam \iv_hold_cnt[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N4
cycloneive_lcell_comb \iv_hold_cnt[9]~42 (
// Equation(s):
// \iv_hold_cnt[9]~42_combout  = (iv_hold_cnt[9] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_hold_cnt[9]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[9]~42 .lut_mask = 16'hCC00;
defparam \iv_hold_cnt[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \iv_hold_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[9]~40_combout ),
	.asdata(\iv_hold_cnt[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[9] .is_wysiwyg = "true";
defparam \iv_hold_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N24
cycloneive_lcell_comb \iv_hold_cnt[10]~43 (
// Equation(s):
// \iv_hold_cnt[10]~43_combout  = (iv_hold_cnt[10] & (\iv_hold_cnt[9]~41  $ (GND))) # (!iv_hold_cnt[10] & (!\iv_hold_cnt[9]~41  & VCC))
// \iv_hold_cnt[10]~44  = CARRY((iv_hold_cnt[10] & !\iv_hold_cnt[9]~41 ))

	.dataa(gnd),
	.datab(iv_hold_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[9]~41 ),
	.combout(\iv_hold_cnt[10]~43_combout ),
	.cout(\iv_hold_cnt[10]~44 ));
// synopsys translate_off
defparam \iv_hold_cnt[10]~43 .lut_mask = 16'hC30C;
defparam \iv_hold_cnt[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N26
cycloneive_lcell_comb \iv_hold_cnt[10]~45 (
// Equation(s):
// \iv_hold_cnt[10]~45_combout  = (iv_hold_cnt[10] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_hold_cnt[10]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[10]~45 .lut_mask = 16'hCC00;
defparam \iv_hold_cnt[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N25
dffeas \iv_hold_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[10]~43_combout ),
	.asdata(\iv_hold_cnt[10]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[10] .is_wysiwyg = "true";
defparam \iv_hold_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N26
cycloneive_lcell_comb \iv_hold_cnt[11]~46 (
// Equation(s):
// \iv_hold_cnt[11]~46_combout  = (iv_hold_cnt[11] & (!\iv_hold_cnt[10]~44 )) # (!iv_hold_cnt[11] & ((\iv_hold_cnt[10]~44 ) # (GND)))
// \iv_hold_cnt[11]~47  = CARRY((!\iv_hold_cnt[10]~44 ) # (!iv_hold_cnt[11]))

	.dataa(iv_hold_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_hold_cnt[10]~44 ),
	.combout(\iv_hold_cnt[11]~46_combout ),
	.cout(\iv_hold_cnt[11]~47 ));
// synopsys translate_off
defparam \iv_hold_cnt[11]~46 .lut_mask = 16'h5A5F;
defparam \iv_hold_cnt[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N16
cycloneive_lcell_comb \iv_hold_cnt[11]~48 (
// Equation(s):
// \iv_hold_cnt[11]~48_combout  = (iv_hold_cnt[11] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_hold_cnt[11]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[11]~48 .lut_mask = 16'hF000;
defparam \iv_hold_cnt[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N27
dffeas \iv_hold_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[11]~46_combout ),
	.asdata(\iv_hold_cnt[11]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[11] .is_wysiwyg = "true";
defparam \iv_hold_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N2
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!iv_hold_cnt[11] & (!iv_hold_cnt[8] & (!iv_hold_cnt[9] & !iv_hold_cnt[10])))

	.dataa(iv_hold_cnt[11]),
	.datab(iv_hold_cnt[8]),
	.datac(iv_hold_cnt[9]),
	.datad(iv_hold_cnt[10]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N28
cycloneive_lcell_comb \iv_hold_cnt[12]~49 (
// Equation(s):
// \iv_hold_cnt[12]~49_combout  = \iv_hold_cnt[11]~47  $ (!iv_hold_cnt[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(iv_hold_cnt[12]),
	.cin(\iv_hold_cnt[11]~47 ),
	.combout(\iv_hold_cnt[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[12]~49 .lut_mask = 16'hF00F;
defparam \iv_hold_cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N18
cycloneive_lcell_comb \iv_hold_cnt[12]~51 (
// Equation(s):
// \iv_hold_cnt[12]~51_combout  = (iv_hold_cnt[12] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_hold_cnt[12]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_hold_cnt[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold_cnt[12]~51 .lut_mask = 16'hCC00;
defparam \iv_hold_cnt[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y8_N29
dffeas \iv_hold_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold_cnt[12]~49_combout ),
	.asdata(\iv_hold_cnt[12]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(!\state.IV_HOLD~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_hold_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold_cnt[12] .is_wysiwyg = "true";
defparam \iv_hold_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N0
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (iv_hold_cnt[1] & (!iv_hold_cnt[2] & (!iv_hold_cnt[0] & iv_hold_cnt[3])))

	.dataa(iv_hold_cnt[1]),
	.datab(iv_hold_cnt[2]),
	.datac(iv_hold_cnt[0]),
	.datad(iv_hold_cnt[3]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0200;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N30
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!iv_hold_cnt[4] & (!iv_hold_cnt[7] & (!iv_hold_cnt[5] & !iv_hold_cnt[6])))

	.dataa(iv_hold_cnt[4]),
	.datab(iv_hold_cnt[7]),
	.datac(iv_hold_cnt[5]),
	.datad(iv_hold_cnt[6]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N28
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Equal1~2_combout  & (!iv_hold_cnt[12] & (\Equal1~0_combout  & \Equal1~1_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(iv_hold_cnt[12]),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h2000;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N28
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Equal1~3_combout  & \state.IV_HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~3_combout ),
	.datad(\state.IV_HOLD~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF000;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N6
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\state.ADC~q  & ((\ADC1|process_flg~q ) # (\LessThan0~1_combout ))))

	.dataa(\ADC1|process_flg~q ),
	.datab(\LessThan0~1_combout ),
	.datac(\state.ADC~q ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFE0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y11_N7
dffeas \state.ADC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ADC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ADC .is_wysiwyg = "true";
defparam \state.ADC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N24
cycloneive_lcell_comb \adc_cnt~8 (
// Equation(s):
// \adc_cnt~8_combout  = ((!adc_cnt[7] & (\Equal7~0_combout  & \LessThan0~0_combout ))) # (!\state.ADC~q )

	.dataa(adc_cnt[7]),
	.datab(\Equal7~0_combout ),
	.datac(\state.ADC~q ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\adc_cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \adc_cnt~8 .lut_mask = 16'h4F0F;
defparam \adc_cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y11_N5
dffeas \adc_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[0] .is_wysiwyg = "true";
defparam \adc_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N6
cycloneive_lcell_comb \adc_cnt[1]~11 (
// Equation(s):
// \adc_cnt[1]~11_combout  = (adc_cnt[1] & (!\adc_cnt[0]~10 )) # (!adc_cnt[1] & ((\adc_cnt[0]~10 ) # (GND)))
// \adc_cnt[1]~12  = CARRY((!\adc_cnt[0]~10 ) # (!adc_cnt[1]))

	.dataa(adc_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_cnt[0]~10 ),
	.combout(\adc_cnt[1]~11_combout ),
	.cout(\adc_cnt[1]~12 ));
// synopsys translate_off
defparam \adc_cnt[1]~11 .lut_mask = 16'h5A5F;
defparam \adc_cnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N7
dffeas \adc_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[1] .is_wysiwyg = "true";
defparam \adc_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N8
cycloneive_lcell_comb \adc_cnt[2]~13 (
// Equation(s):
// \adc_cnt[2]~13_combout  = (adc_cnt[2] & (\adc_cnt[1]~12  $ (GND))) # (!adc_cnt[2] & (!\adc_cnt[1]~12  & VCC))
// \adc_cnt[2]~14  = CARRY((adc_cnt[2] & !\adc_cnt[1]~12 ))

	.dataa(gnd),
	.datab(adc_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_cnt[1]~12 ),
	.combout(\adc_cnt[2]~13_combout ),
	.cout(\adc_cnt[2]~14 ));
// synopsys translate_off
defparam \adc_cnt[2]~13 .lut_mask = 16'hC30C;
defparam \adc_cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N9
dffeas \adc_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[2] .is_wysiwyg = "true";
defparam \adc_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N10
cycloneive_lcell_comb \adc_cnt[3]~15 (
// Equation(s):
// \adc_cnt[3]~15_combout  = (adc_cnt[3] & (!\adc_cnt[2]~14 )) # (!adc_cnt[3] & ((\adc_cnt[2]~14 ) # (GND)))
// \adc_cnt[3]~16  = CARRY((!\adc_cnt[2]~14 ) # (!adc_cnt[3]))

	.dataa(adc_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_cnt[2]~14 ),
	.combout(\adc_cnt[3]~15_combout ),
	.cout(\adc_cnt[3]~16 ));
// synopsys translate_off
defparam \adc_cnt[3]~15 .lut_mask = 16'h5A5F;
defparam \adc_cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N11
dffeas \adc_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[3] .is_wysiwyg = "true";
defparam \adc_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N12
cycloneive_lcell_comb \adc_cnt[4]~17 (
// Equation(s):
// \adc_cnt[4]~17_combout  = (adc_cnt[4] & (\adc_cnt[3]~16  $ (GND))) # (!adc_cnt[4] & (!\adc_cnt[3]~16  & VCC))
// \adc_cnt[4]~18  = CARRY((adc_cnt[4] & !\adc_cnt[3]~16 ))

	.dataa(adc_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_cnt[3]~16 ),
	.combout(\adc_cnt[4]~17_combout ),
	.cout(\adc_cnt[4]~18 ));
// synopsys translate_off
defparam \adc_cnt[4]~17 .lut_mask = 16'hA50A;
defparam \adc_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N13
dffeas \adc_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[4] .is_wysiwyg = "true";
defparam \adc_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N14
cycloneive_lcell_comb \adc_cnt[5]~19 (
// Equation(s):
// \adc_cnt[5]~19_combout  = (adc_cnt[5] & (!\adc_cnt[4]~18 )) # (!adc_cnt[5] & ((\adc_cnt[4]~18 ) # (GND)))
// \adc_cnt[5]~20  = CARRY((!\adc_cnt[4]~18 ) # (!adc_cnt[5]))

	.dataa(gnd),
	.datab(adc_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_cnt[4]~18 ),
	.combout(\adc_cnt[5]~19_combout ),
	.cout(\adc_cnt[5]~20 ));
// synopsys translate_off
defparam \adc_cnt[5]~19 .lut_mask = 16'h3C3F;
defparam \adc_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N15
dffeas \adc_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[5] .is_wysiwyg = "true";
defparam \adc_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N16
cycloneive_lcell_comb \adc_cnt[6]~21 (
// Equation(s):
// \adc_cnt[6]~21_combout  = (adc_cnt[6] & (\adc_cnt[5]~20  $ (GND))) # (!adc_cnt[6] & (!\adc_cnt[5]~20  & VCC))
// \adc_cnt[6]~22  = CARRY((adc_cnt[6] & !\adc_cnt[5]~20 ))

	.dataa(gnd),
	.datab(adc_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_cnt[5]~20 ),
	.combout(\adc_cnt[6]~21_combout ),
	.cout(\adc_cnt[6]~22 ));
// synopsys translate_off
defparam \adc_cnt[6]~21 .lut_mask = 16'hC30C;
defparam \adc_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N17
dffeas \adc_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[6] .is_wysiwyg = "true";
defparam \adc_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N18
cycloneive_lcell_comb \adc_cnt[7]~23 (
// Equation(s):
// \adc_cnt[7]~23_combout  = \adc_cnt[6]~22  $ (adc_cnt[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adc_cnt[7]),
	.cin(\adc_cnt[6]~22 ),
	.combout(\adc_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \adc_cnt[7]~23 .lut_mask = 16'h0FF0;
defparam \adc_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y11_N19
dffeas \adc_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.ADC~q ),
	.sload(gnd),
	.ena(\adc_cnt~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adc_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_cnt[7] .is_wysiwyg = "true";
defparam \adc_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N30
cycloneive_lcell_comb \start_convert~0 (
// Equation(s):
// \start_convert~0_combout  = (!adc_cnt[7] & (adc_cnt[0] & !adc_cnt[1]))

	.dataa(gnd),
	.datab(adc_cnt[7]),
	.datac(adc_cnt[0]),
	.datad(adc_cnt[1]),
	.cin(gnd),
	.combout(\start_convert~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_convert~0 .lut_mask = 16'h0030;
defparam \start_convert~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N20
cycloneive_lcell_comb \start_convert~1 (
// Equation(s):
// \start_convert~1_combout  = (\start_convert~q  & ((\state.IDLE~q ) # ((\state.ADC~q  & \LessThan0~1_combout )))) # (!\start_convert~q  & (\state.ADC~q  & ((\LessThan0~1_combout ))))

	.dataa(\start_convert~q ),
	.datab(\state.ADC~q ),
	.datac(\state.IDLE~q ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\start_convert~1_combout ),
	.cout());
// synopsys translate_off
defparam \start_convert~1 .lut_mask = 16'hECA0;
defparam \start_convert~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N26
cycloneive_lcell_comb \start_convert~2 (
// Equation(s):
// \start_convert~2_combout  = (\start_convert~1_combout  & (((!adc_cnt[2]) # (!\Equal7~0_combout )) # (!\start_convert~0_combout )))

	.dataa(\start_convert~0_combout ),
	.datab(\Equal7~0_combout ),
	.datac(adc_cnt[2]),
	.datad(\start_convert~1_combout ),
	.cin(gnd),
	.combout(\start_convert~2_combout ),
	.cout());
// synopsys translate_off
defparam \start_convert~2 .lut_mask = 16'h7F00;
defparam \start_convert~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y11_N27
dffeas start_convert(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\start_convert~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_convert~q ),
	.prn(vcc));
// synopsys translate_off
defparam start_convert.is_wysiwyg = "true";
defparam start_convert.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N2
cycloneive_lcell_comb \ADC1|process_flg~0 (
// Equation(s):
// \ADC1|process_flg~0_combout  = (\ADC1|state.STOP~q ) # (\start_convert~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|state.STOP~q ),
	.datad(\start_convert~q ),
	.cin(gnd),
	.combout(\ADC1|process_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|process_flg~0 .lut_mask = 16'hFFF0;
defparam \ADC1|process_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N19
dffeas \ADC1|state.00000000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|state.00000000~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|state.00000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|state.00000000 .is_wysiwyg = "true";
defparam \ADC1|state.00000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N24
cycloneive_lcell_comb \ADC1|Selector1~0 (
// Equation(s):
// \ADC1|Selector1~0_combout  = (\ADC1|state.00000000~q  & (((\ADC1|state.START~q  & \ADC1|Equal0~2_combout )))) # (!\ADC1|state.00000000~q  & ((\start_convert~q ) # ((\ADC1|state.START~q  & \ADC1|Equal0~2_combout ))))

	.dataa(\ADC1|state.00000000~q ),
	.datab(\start_convert~q ),
	.datac(\ADC1|state.START~q ),
	.datad(\ADC1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ADC1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Selector1~0 .lut_mask = 16'hF444;
defparam \ADC1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N25
dffeas \ADC1|state.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|state.START .is_wysiwyg = "true";
defparam \ADC1|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N6
cycloneive_lcell_comb \ADC1|Selector2~0 (
// Equation(s):
// \ADC1|Selector2~0_combout  = (\ADC1|Equal0~0_combout  & (((\ADC1|state.START_GENERATE~q )))) # (!\ADC1|Equal0~0_combout  & ((\ADC1|Equal0~1_combout  & ((\ADC1|state.START_GENERATE~q ))) # (!\ADC1|Equal0~1_combout  & (\ADC1|state.START~q ))))

	.dataa(\ADC1|Equal0~0_combout ),
	.datab(\ADC1|state.START~q ),
	.datac(\ADC1|Equal0~1_combout ),
	.datad(\ADC1|state.START_GENERATE~q ),
	.cin(gnd),
	.combout(\ADC1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Selector2~0 .lut_mask = 16'hFE04;
defparam \ADC1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N8
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[0]~21 (
// Equation(s):
// \ADC1|cnt_quantity_clk[0]~21_combout  = !\ADC1|cnt_quantity_clk [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|cnt_quantity_clk [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC1|cnt_quantity_clk[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[0]~21 .lut_mask = 16'h0F0F;
defparam \ADC1|cnt_quantity_clk[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N9
dffeas \ADC1|cnt_quantity_clk[0] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[0]~21_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[0] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N10
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[1]~7 (
// Equation(s):
// \ADC1|cnt_quantity_clk[1]~7_combout  = (\ADC1|cnt_quantity_clk [1] & (\ADC1|cnt_quantity_clk [0] $ (VCC))) # (!\ADC1|cnt_quantity_clk [1] & (\ADC1|cnt_quantity_clk [0] & VCC))
// \ADC1|cnt_quantity_clk[1]~8  = CARRY((\ADC1|cnt_quantity_clk [1] & \ADC1|cnt_quantity_clk [0]))

	.dataa(\ADC1|cnt_quantity_clk [1]),
	.datab(\ADC1|cnt_quantity_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADC1|cnt_quantity_clk[1]~7_combout ),
	.cout(\ADC1|cnt_quantity_clk[1]~8 ));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[1]~7 .lut_mask = 16'h6688;
defparam \ADC1|cnt_quantity_clk[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N11
dffeas \ADC1|cnt_quantity_clk[1] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[1]~7_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[1] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N12
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[2]~9 (
// Equation(s):
// \ADC1|cnt_quantity_clk[2]~9_combout  = (\ADC1|cnt_quantity_clk [2] & (!\ADC1|cnt_quantity_clk[1]~8 )) # (!\ADC1|cnt_quantity_clk [2] & ((\ADC1|cnt_quantity_clk[1]~8 ) # (GND)))
// \ADC1|cnt_quantity_clk[2]~10  = CARRY((!\ADC1|cnt_quantity_clk[1]~8 ) # (!\ADC1|cnt_quantity_clk [2]))

	.dataa(\ADC1|cnt_quantity_clk [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt_quantity_clk[1]~8 ),
	.combout(\ADC1|cnt_quantity_clk[2]~9_combout ),
	.cout(\ADC1|cnt_quantity_clk[2]~10 ));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[2]~9 .lut_mask = 16'h5A5F;
defparam \ADC1|cnt_quantity_clk[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y20_N13
dffeas \ADC1|cnt_quantity_clk[2] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[2]~9_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[2] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N14
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[3]~11 (
// Equation(s):
// \ADC1|cnt_quantity_clk[3]~11_combout  = (\ADC1|cnt_quantity_clk [3] & (\ADC1|cnt_quantity_clk[2]~10  $ (GND))) # (!\ADC1|cnt_quantity_clk [3] & (!\ADC1|cnt_quantity_clk[2]~10  & VCC))
// \ADC1|cnt_quantity_clk[3]~12  = CARRY((\ADC1|cnt_quantity_clk [3] & !\ADC1|cnt_quantity_clk[2]~10 ))

	.dataa(gnd),
	.datab(\ADC1|cnt_quantity_clk [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt_quantity_clk[2]~10 ),
	.combout(\ADC1|cnt_quantity_clk[3]~11_combout ),
	.cout(\ADC1|cnt_quantity_clk[3]~12 ));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[3]~11 .lut_mask = 16'hC30C;
defparam \ADC1|cnt_quantity_clk[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y20_N15
dffeas \ADC1|cnt_quantity_clk[3] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[3]~11_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[3] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[4]~13 (
// Equation(s):
// \ADC1|cnt_quantity_clk[4]~13_combout  = (\ADC1|cnt_quantity_clk [4] & (!\ADC1|cnt_quantity_clk[3]~12 )) # (!\ADC1|cnt_quantity_clk [4] & ((\ADC1|cnt_quantity_clk[3]~12 ) # (GND)))
// \ADC1|cnt_quantity_clk[4]~14  = CARRY((!\ADC1|cnt_quantity_clk[3]~12 ) # (!\ADC1|cnt_quantity_clk [4]))

	.dataa(gnd),
	.datab(\ADC1|cnt_quantity_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt_quantity_clk[3]~12 ),
	.combout(\ADC1|cnt_quantity_clk[4]~13_combout ),
	.cout(\ADC1|cnt_quantity_clk[4]~14 ));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[4]~13 .lut_mask = 16'h3C3F;
defparam \ADC1|cnt_quantity_clk[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y20_N17
dffeas \ADC1|cnt_quantity_clk[4] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[4]~13_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[4] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
cycloneive_lcell_comb \ADC1|Selector2~1 (
// Equation(s):
// \ADC1|Selector2~1_combout  = (\ADC1|Selector2~0_combout ) # ((\ADC1|state.REVERSE_CLK~q  & (!\ADC1|cnt_quantity_clk [4] & \ADC1|always0~1_combout )))

	.dataa(\ADC1|state.REVERSE_CLK~q ),
	.datab(\ADC1|Selector2~0_combout ),
	.datac(\ADC1|cnt_quantity_clk [4]),
	.datad(\ADC1|always0~1_combout ),
	.cin(gnd),
	.combout(\ADC1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Selector2~1 .lut_mask = 16'hCECC;
defparam \ADC1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N17
dffeas \ADC1|state.START_GENERATE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|state.START_GENERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|state.START_GENERATE .is_wysiwyg = "true";
defparam \ADC1|state.START_GENERATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N4
cycloneive_lcell_comb \ADC1|always0~2 (
// Equation(s):
// \ADC1|always0~2_combout  = (!\ADC1|cnt_quantity_clk [1] & (\ADC1|cnt_quantity_clk [4] & (!\ADC1|cnt_quantity_clk [0] & !\ADC1|cnt_quantity_clk [2])))

	.dataa(\ADC1|cnt_quantity_clk [1]),
	.datab(\ADC1|cnt_quantity_clk [4]),
	.datac(\ADC1|cnt_quantity_clk [0]),
	.datad(\ADC1|cnt_quantity_clk [2]),
	.cin(gnd),
	.combout(\ADC1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|always0~2 .lut_mask = 16'h0004;
defparam \ADC1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N6
cycloneive_lcell_comb \ADC1|always0~3 (
// Equation(s):
// \ADC1|always0~3_combout  = (!\ADC1|cnt_quantity_clk [3] & (\ADC1|always0~2_combout  & \ADC1|always0~1_combout ))

	.dataa(gnd),
	.datab(\ADC1|cnt_quantity_clk [3]),
	.datac(\ADC1|always0~2_combout ),
	.datad(\ADC1|always0~1_combout ),
	.cin(gnd),
	.combout(\ADC1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|always0~3 .lut_mask = 16'h3000;
defparam \ADC1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[5]~15 (
// Equation(s):
// \ADC1|cnt_quantity_clk[5]~15_combout  = (\ADC1|cnt_quantity_clk [5] & (\ADC1|cnt_quantity_clk[4]~14  $ (GND))) # (!\ADC1|cnt_quantity_clk [5] & (!\ADC1|cnt_quantity_clk[4]~14  & VCC))
// \ADC1|cnt_quantity_clk[5]~16  = CARRY((\ADC1|cnt_quantity_clk [5] & !\ADC1|cnt_quantity_clk[4]~14 ))

	.dataa(gnd),
	.datab(\ADC1|cnt_quantity_clk [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt_quantity_clk[4]~14 ),
	.combout(\ADC1|cnt_quantity_clk[5]~15_combout ),
	.cout(\ADC1|cnt_quantity_clk[5]~16 ));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[5]~15 .lut_mask = 16'hC30C;
defparam \ADC1|cnt_quantity_clk[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[6]~17 (
// Equation(s):
// \ADC1|cnt_quantity_clk[6]~17_combout  = (\ADC1|cnt_quantity_clk [6] & (!\ADC1|cnt_quantity_clk[5]~16 )) # (!\ADC1|cnt_quantity_clk [6] & ((\ADC1|cnt_quantity_clk[5]~16 ) # (GND)))
// \ADC1|cnt_quantity_clk[6]~18  = CARRY((!\ADC1|cnt_quantity_clk[5]~16 ) # (!\ADC1|cnt_quantity_clk [6]))

	.dataa(gnd),
	.datab(\ADC1|cnt_quantity_clk [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ADC1|cnt_quantity_clk[5]~16 ),
	.combout(\ADC1|cnt_quantity_clk[6]~17_combout ),
	.cout(\ADC1|cnt_quantity_clk[6]~18 ));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[6]~17 .lut_mask = 16'h3C3F;
defparam \ADC1|cnt_quantity_clk[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y20_N21
dffeas \ADC1|cnt_quantity_clk[6] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[6]~17_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[6] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N22
cycloneive_lcell_comb \ADC1|cnt_quantity_clk[7]~19 (
// Equation(s):
// \ADC1|cnt_quantity_clk[7]~19_combout  = \ADC1|cnt_quantity_clk[6]~18  $ (!\ADC1|cnt_quantity_clk [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|cnt_quantity_clk [7]),
	.cin(\ADC1|cnt_quantity_clk[6]~18 ),
	.combout(\ADC1|cnt_quantity_clk[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[7]~19 .lut_mask = 16'hF00F;
defparam \ADC1|cnt_quantity_clk[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y20_N23
dffeas \ADC1|cnt_quantity_clk[7] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[7]~19_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[7] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N30
cycloneive_lcell_comb \ADC1|next_state.STOP~0 (
// Equation(s):
// \ADC1|next_state.STOP~0_combout  = (\ADC1|cnt_quantity_clk [5]) # ((\ADC1|cnt_quantity_clk [6]) # ((\ADC1|cnt_quantity_clk [7]) # (\ADC1|cnt_quantity_clk [4])))

	.dataa(\ADC1|cnt_quantity_clk [5]),
	.datab(\ADC1|cnt_quantity_clk [6]),
	.datac(\ADC1|cnt_quantity_clk [7]),
	.datad(\ADC1|cnt_quantity_clk [4]),
	.cin(gnd),
	.combout(\ADC1|next_state.STOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|next_state.STOP~0 .lut_mask = 16'hFFFE;
defparam \ADC1|next_state.STOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
cycloneive_lcell_comb \ADC1|next_state.STOP~1 (
// Equation(s):
// \ADC1|next_state.STOP~1_combout  = (\ADC1|state.REVERSE_CLK~q  & ((\ADC1|Equal0~0_combout ) # ((\ADC1|Equal0~1_combout ) # (\ADC1|next_state.STOP~0_combout ))))

	.dataa(\ADC1|Equal0~0_combout ),
	.datab(\ADC1|Equal0~1_combout ),
	.datac(\ADC1|state.REVERSE_CLK~q ),
	.datad(\ADC1|next_state.STOP~0_combout ),
	.cin(gnd),
	.combout(\ADC1|next_state.STOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|next_state.STOP~1 .lut_mask = 16'hF0E0;
defparam \ADC1|next_state.STOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N26
cycloneive_lcell_comb \ADC1|Selector3~0 (
// Equation(s):
// \ADC1|Selector3~0_combout  = (\ADC1|Equal0~2_combout  & (((!\ADC1|always0~3_combout  & \ADC1|next_state.STOP~1_combout )))) # (!\ADC1|Equal0~2_combout  & ((\ADC1|state.START_GENERATE~q ) # ((!\ADC1|always0~3_combout  & \ADC1|next_state.STOP~1_combout ))))

	.dataa(\ADC1|Equal0~2_combout ),
	.datab(\ADC1|state.START_GENERATE~q ),
	.datac(\ADC1|always0~3_combout ),
	.datad(\ADC1|next_state.STOP~1_combout ),
	.cin(gnd),
	.combout(\ADC1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|Selector3~0 .lut_mask = 16'h4F44;
defparam \ADC1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N27
dffeas \ADC1|state.REVERSE_CLK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|state.REVERSE_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|state.REVERSE_CLK .is_wysiwyg = "true";
defparam \ADC1|state.REVERSE_CLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N30
cycloneive_lcell_comb \ADC1|ADC_SCLK~0 (
// Equation(s):
// \ADC1|ADC_SCLK~0_combout  = (!\ADC1|state.REVERSE_CLK~q  & ((\ADC1|ADC_SCLK~q ) # (\ADC1|state.START_GENERATE~q )))

	.dataa(\ADC1|state.REVERSE_CLK~q ),
	.datab(gnd),
	.datac(\ADC1|ADC_SCLK~q ),
	.datad(\ADC1|state.START_GENERATE~q ),
	.cin(gnd),
	.combout(\ADC1|ADC_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|ADC_SCLK~0 .lut_mask = 16'h5550;
defparam \ADC1|ADC_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N20
cycloneive_lcell_comb \ADC1|ADC_SCLK~feeder (
// Equation(s):
// \ADC1|ADC_SCLK~feeder_combout  = \ADC1|ADC_SCLK~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|ADC_SCLK~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC1|ADC_SCLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|ADC_SCLK~feeder .lut_mask = 16'hF0F0;
defparam \ADC1|ADC_SCLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N21
dffeas \ADC1|ADC_SCLK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|ADC_SCLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|ADC_SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|ADC_SCLK .is_wysiwyg = "true";
defparam \ADC1|ADC_SCLK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \ADC1|ADC_SCLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ADC1|ADC_SCLK~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ADC1|ADC_SCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \ADC1|ADC_SCLK~clkctrl .clock_type = "global clock";
defparam \ADC1|ADC_SCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X51_Y20_N19
dffeas \ADC1|cnt_quantity_clk[5] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|cnt_quantity_clk[5]~15_combout ),
	.asdata(vcc),
	.clrn(\ADC1|process_flg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|cnt_quantity_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|cnt_quantity_clk[5] .is_wysiwyg = "true";
defparam \ADC1|cnt_quantity_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
cycloneive_lcell_comb \ADC1|always0~1 (
// Equation(s):
// \ADC1|always0~1_combout  = (\ADC1|always0~0_combout  & (!\ADC1|cnt_quantity_clk [5] & (!\ADC1|cnt_quantity_clk [7] & !\ADC1|cnt_quantity_clk [6])))

	.dataa(\ADC1|always0~0_combout ),
	.datab(\ADC1|cnt_quantity_clk [5]),
	.datac(\ADC1|cnt_quantity_clk [7]),
	.datad(\ADC1|cnt_quantity_clk [6]),
	.cin(gnd),
	.combout(\ADC1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|always0~1 .lut_mask = 16'h0002;
defparam \ADC1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N28
cycloneive_lcell_comb \ADC1|next_state.STOP~2 (
// Equation(s):
// \ADC1|next_state.STOP~2_combout  = (\ADC1|state.REVERSE_CLK~q  & !\ADC1|cnt_quantity_clk [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|state.REVERSE_CLK~q ),
	.datad(\ADC1|cnt_quantity_clk [3]),
	.cin(gnd),
	.combout(\ADC1|next_state.STOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|next_state.STOP~2 .lut_mask = 16'h00F0;
defparam \ADC1|next_state.STOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N22
cycloneive_lcell_comb \ADC1|next_state.STOP~3 (
// Equation(s):
// \ADC1|next_state.STOP~3_combout  = (\ADC1|always0~1_combout  & (\ADC1|always0~2_combout  & (\ADC1|cnt_quantity_clk [4] & \ADC1|next_state.STOP~2_combout )))

	.dataa(\ADC1|always0~1_combout ),
	.datab(\ADC1|always0~2_combout ),
	.datac(\ADC1|cnt_quantity_clk [4]),
	.datad(\ADC1|next_state.STOP~2_combout ),
	.cin(gnd),
	.combout(\ADC1|next_state.STOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|next_state.STOP~3 .lut_mask = 16'h8000;
defparam \ADC1|next_state.STOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y20_N23
dffeas \ADC1|state.STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|next_state.STOP~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|state.STOP .is_wysiwyg = "true";
defparam \ADC1|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N24
cycloneive_lcell_comb \ADC1|process_flg~1 (
// Equation(s):
// \ADC1|process_flg~1_combout  = !\ADC1|state.STOP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|state.STOP~q ),
	.cin(gnd),
	.combout(\ADC1|process_flg~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|process_flg~1 .lut_mask = 16'h00FF;
defparam \ADC1|process_flg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y20_N25
dffeas \ADC1|process_flg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|process_flg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|process_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|process_flg .is_wysiwyg = "true";
defparam \ADC1|process_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N20
cycloneive_lcell_comb \uart_cnt[2]~13 (
// Equation(s):
// \uart_cnt[2]~13_combout  = (uart_cnt[2] & (\uart_cnt[1]~12  $ (GND))) # (!uart_cnt[2] & (!\uart_cnt[1]~12  & VCC))
// \uart_cnt[2]~14  = CARRY((uart_cnt[2] & !\uart_cnt[1]~12 ))

	.dataa(gnd),
	.datab(uart_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_cnt[1]~12 ),
	.combout(\uart_cnt[2]~13_combout ),
	.cout(\uart_cnt[2]~14 ));
// synopsys translate_off
defparam \uart_cnt[2]~13 .lut_mask = 16'hC30C;
defparam \uart_cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N22
cycloneive_lcell_comb \uart_cnt[3]~15 (
// Equation(s):
// \uart_cnt[3]~15_combout  = (uart_cnt[3] & (!\uart_cnt[2]~14 )) # (!uart_cnt[3] & ((\uart_cnt[2]~14 ) # (GND)))
// \uart_cnt[3]~16  = CARRY((!\uart_cnt[2]~14 ) # (!uart_cnt[3]))

	.dataa(uart_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_cnt[2]~14 ),
	.combout(\uart_cnt[3]~15_combout ),
	.cout(\uart_cnt[3]~16 ));
// synopsys translate_off
defparam \uart_cnt[3]~15 .lut_mask = 16'h5A5F;
defparam \uart_cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N12
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ((!uart_cnt[1] & !uart_cnt[0])) # (!uart_cnt[2])

	.dataa(gnd),
	.datab(uart_cnt[2]),
	.datac(uart_cnt[1]),
	.datad(uart_cnt[0]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h333F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N24
cycloneive_lcell_comb \uart_cnt[4]~17 (
// Equation(s):
// \uart_cnt[4]~17_combout  = (uart_cnt[4] & (\uart_cnt[3]~16  $ (GND))) # (!uart_cnt[4] & (!\uart_cnt[3]~16  & VCC))
// \uart_cnt[4]~18  = CARRY((uart_cnt[4] & !\uart_cnt[3]~16 ))

	.dataa(gnd),
	.datab(uart_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_cnt[3]~16 ),
	.combout(\uart_cnt[4]~17_combout ),
	.cout(\uart_cnt[4]~18 ));
// synopsys translate_off
defparam \uart_cnt[4]~17 .lut_mask = 16'hC30C;
defparam \uart_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y11_N25
dffeas \uart_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[4] .is_wysiwyg = "true";
defparam \uart_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N26
cycloneive_lcell_comb \uart_cnt[5]~19 (
// Equation(s):
// \uart_cnt[5]~19_combout  = (uart_cnt[5] & (!\uart_cnt[4]~18 )) # (!uart_cnt[5] & ((\uart_cnt[4]~18 ) # (GND)))
// \uart_cnt[5]~20  = CARRY((!\uart_cnt[4]~18 ) # (!uart_cnt[5]))

	.dataa(uart_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_cnt[4]~18 ),
	.combout(\uart_cnt[5]~19_combout ),
	.cout(\uart_cnt[5]~20 ));
// synopsys translate_off
defparam \uart_cnt[5]~19 .lut_mask = 16'h5A5F;
defparam \uart_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y11_N27
dffeas \uart_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[5] .is_wysiwyg = "true";
defparam \uart_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N28
cycloneive_lcell_comb \uart_cnt[6]~21 (
// Equation(s):
// \uart_cnt[6]~21_combout  = (uart_cnt[6] & (\uart_cnt[5]~20  $ (GND))) # (!uart_cnt[6] & (!\uart_cnt[5]~20  & VCC))
// \uart_cnt[6]~22  = CARRY((uart_cnt[6] & !\uart_cnt[5]~20 ))

	.dataa(gnd),
	.datab(uart_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_cnt[5]~20 ),
	.combout(\uart_cnt[6]~21_combout ),
	.cout(\uart_cnt[6]~22 ));
// synopsys translate_off
defparam \uart_cnt[6]~21 .lut_mask = 16'hC30C;
defparam \uart_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y11_N29
dffeas \uart_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[6] .is_wysiwyg = "true";
defparam \uart_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N30
cycloneive_lcell_comb \uart_cnt[7]~23 (
// Equation(s):
// \uart_cnt[7]~23_combout  = uart_cnt[7] $ (\uart_cnt[6]~22 )

	.dataa(uart_cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_cnt[6]~22 ),
	.combout(\uart_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt[7]~23 .lut_mask = 16'h5A5A;
defparam \uart_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y11_N31
dffeas \uart_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[7] .is_wysiwyg = "true";
defparam \uart_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N8
cycloneive_lcell_comb \uart_cnt~10 (
// Equation(s):
// \uart_cnt~10_combout  = ((\LessThan1~0_combout  & (\Equal8~0_combout  & !uart_cnt[7]))) # (!\state.UART_TRANSMIT~q )

	.dataa(\LessThan1~0_combout ),
	.datab(\Equal8~0_combout ),
	.datac(uart_cnt[7]),
	.datad(\state.UART_TRANSMIT~q ),
	.cin(gnd),
	.combout(\uart_cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt~10 .lut_mask = 16'h08FF;
defparam \uart_cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N23
dffeas \uart_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[3] .is_wysiwyg = "true";
defparam \uart_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N2
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!uart_cnt[3] & (!uart_cnt[6] & (!uart_cnt[5] & !uart_cnt[4])))

	.dataa(uart_cnt[3]),
	.datab(uart_cnt[6]),
	.datac(uart_cnt[5]),
	.datad(uart_cnt[4]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0001;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N24
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\UART_Tx|transmit_flg~q  & (((uart_cnt[7]) # (!\LessThan1~0_combout )) # (!\Equal8~0_combout )))

	.dataa(\Equal8~0_combout ),
	.datab(uart_cnt[7]),
	.datac(\UART_Tx|transmit_flg~q ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0D0F;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N16
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\ADC1|process_flg~q  & (!\Selector5~0_combout  & (\state.UART_TRANSMIT~q ))) # (!\ADC1|process_flg~q  & (((!\Selector5~0_combout  & \state.UART_TRANSMIT~q )) # (!\adc_cnt~8_combout )))

	.dataa(\ADC1|process_flg~q ),
	.datab(\Selector5~0_combout ),
	.datac(\state.UART_TRANSMIT~q ),
	.datad(\adc_cnt~8_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h3075;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y11_N17
dffeas \state.UART_TRANSMIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.UART_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.UART_TRANSMIT .is_wysiwyg = "true";
defparam \state.UART_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N17
dffeas \uart_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[0] .is_wysiwyg = "true";
defparam \uart_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N18
cycloneive_lcell_comb \uart_cnt[1]~11 (
// Equation(s):
// \uart_cnt[1]~11_combout  = (uart_cnt[1] & (!\uart_cnt[0]~9 )) # (!uart_cnt[1] & ((\uart_cnt[0]~9 ) # (GND)))
// \uart_cnt[1]~12  = CARRY((!\uart_cnt[0]~9 ) # (!uart_cnt[1]))

	.dataa(gnd),
	.datab(uart_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_cnt[0]~9 ),
	.combout(\uart_cnt[1]~11_combout ),
	.cout(\uart_cnt[1]~12 ));
// synopsys translate_off
defparam \uart_cnt[1]~11 .lut_mask = 16'h3C3F;
defparam \uart_cnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y11_N19
dffeas \uart_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[1] .is_wysiwyg = "true";
defparam \uart_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y11_N21
dffeas \uart_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state.UART_TRANSMIT~q ),
	.sload(gnd),
	.ena(\uart_cnt~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt[2] .is_wysiwyg = "true";
defparam \uart_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N10
cycloneive_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (uart_cnt[2] & (!uart_cnt[1] & uart_cnt[0]))

	.dataa(gnd),
	.datab(uart_cnt[2]),
	.datac(uart_cnt[1]),
	.datad(uart_cnt[0]),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'h0C00;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N4
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\LessThan1~0_combout  & (!uart_cnt[7] & \Equal8~0_combout ))

	.dataa(\LessThan1~0_combout ),
	.datab(gnd),
	.datac(uart_cnt[7]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0A00;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N0
cycloneive_lcell_comb \TX_LAUNCH~0 (
// Equation(s):
// \TX_LAUNCH~0_combout  = (\state.IDLE~q  & (!\TX_LAUNCH~q  & ((!\state.UART_TRANSMIT~q ) # (!\LessThan1~1_combout )))) # (!\state.IDLE~q  & (((!\state.UART_TRANSMIT~q ) # (!\LessThan1~1_combout ))))

	.dataa(\state.IDLE~q ),
	.datab(\TX_LAUNCH~q ),
	.datac(\LessThan1~1_combout ),
	.datad(\state.UART_TRANSMIT~q ),
	.cin(gnd),
	.combout(\TX_LAUNCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_LAUNCH~0 .lut_mask = 16'h0777;
defparam \TX_LAUNCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N14
cycloneive_lcell_comb \TX_LAUNCH~1 (
// Equation(s):
// \TX_LAUNCH~1_combout  = (!\TX_LAUNCH~0_combout  & (((uart_cnt[7]) # (!\Equal8~0_combout )) # (!\Equal8~1_combout )))

	.dataa(\Equal8~1_combout ),
	.datab(\Equal8~0_combout ),
	.datac(uart_cnt[7]),
	.datad(\TX_LAUNCH~0_combout ),
	.cin(gnd),
	.combout(\TX_LAUNCH~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_LAUNCH~1 .lut_mask = 16'h00F7;
defparam \TX_LAUNCH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N15
dffeas TX_LAUNCH(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_LAUNCH~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_LAUNCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam TX_LAUNCH.is_wysiwyg = "true";
defparam TX_LAUNCH.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N28
cycloneive_lcell_comb \UART_Tx|always0~0 (
// Equation(s):
// \UART_Tx|always0~0_combout  = (!\UART_Tx|transmit_flg~q  & \TX_LAUNCH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Tx|transmit_flg~q ),
	.datad(\TX_LAUNCH~q ),
	.cin(gnd),
	.combout(\UART_Tx|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|always0~0 .lut_mask = 16'h0F00;
defparam \UART_Tx|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N10
cycloneive_lcell_comb \UART_Tx|Selector1~0 (
// Equation(s):
// \UART_Tx|Selector1~0_combout  = (\UART_Tx|Equal1~7_combout  & ((\UART_Tx|state.START_BIT~q ) # ((!\UART_Tx|state.IDLE~q  & \UART_Tx|always0~0_combout )))) # (!\UART_Tx|Equal1~7_combout  & (!\UART_Tx|state.IDLE~q  & ((\UART_Tx|always0~0_combout ))))

	.dataa(\UART_Tx|Equal1~7_combout ),
	.datab(\UART_Tx|state.IDLE~q ),
	.datac(\UART_Tx|state.START_BIT~q ),
	.datad(\UART_Tx|always0~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Selector1~0 .lut_mask = 16'hB3A0;
defparam \UART_Tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N11
dffeas \UART_Tx|state.START_BIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|state.START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|state.START_BIT .is_wysiwyg = "true";
defparam \UART_Tx|state.START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N28
cycloneive_lcell_comb \UART_Tx|Equal0~0 (
// Equation(s):
// \UART_Tx|Equal0~0_combout  = (\UART_Tx|bit_cnt [0] & (\UART_Tx|bit_cnt [2] & (\UART_Tx|bit_cnt [1] & !\UART_Tx|bit_cnt [3])))

	.dataa(\UART_Tx|bit_cnt [0]),
	.datab(\UART_Tx|bit_cnt [2]),
	.datac(\UART_Tx|bit_cnt [1]),
	.datad(\UART_Tx|bit_cnt [3]),
	.cin(gnd),
	.combout(\UART_Tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal0~0 .lut_mask = 16'h0080;
defparam \UART_Tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N8
cycloneive_lcell_comb \UART_Tx|Selector2~0 (
// Equation(s):
// \UART_Tx|Selector2~0_combout  = (\UART_Tx|state.DEC_BIT_CNT~q  & ((!\UART_Tx|Equal0~0_combout ) # (!\UART_Tx|Equal0~1_combout )))

	.dataa(\UART_Tx|Equal0~1_combout ),
	.datab(gnd),
	.datac(\UART_Tx|state.DEC_BIT_CNT~q ),
	.datad(\UART_Tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Selector2~0 .lut_mask = 16'h50F0;
defparam \UART_Tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N24
cycloneive_lcell_comb \UART_Tx|Selector2~1 (
// Equation(s):
// \UART_Tx|Selector2~1_combout  = (\UART_Tx|Selector2~0_combout ) # ((\UART_Tx|Equal1~7_combout  & ((\UART_Tx|state.SET_DATA_BIT~q ))) # (!\UART_Tx|Equal1~7_combout  & (\UART_Tx|state.START_BIT~q )))

	.dataa(\UART_Tx|Equal1~7_combout ),
	.datab(\UART_Tx|state.START_BIT~q ),
	.datac(\UART_Tx|state.SET_DATA_BIT~q ),
	.datad(\UART_Tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Selector2~1 .lut_mask = 16'hFFE4;
defparam \UART_Tx|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N25
dffeas \UART_Tx|state.SET_DATA_BIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|state.SET_DATA_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|state.SET_DATA_BIT .is_wysiwyg = "true";
defparam \UART_Tx|state.SET_DATA_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N8
cycloneive_lcell_comb \UART_Tx|next_state.DEC_BIT_CNT~0 (
// Equation(s):
// \UART_Tx|next_state.DEC_BIT_CNT~0_combout  = (\UART_Tx|state.SET_DATA_BIT~q  & !\UART_Tx|Equal1~7_combout )

	.dataa(gnd),
	.datab(\UART_Tx|state.SET_DATA_BIT~q ),
	.datac(\UART_Tx|Equal1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Tx|next_state.DEC_BIT_CNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|next_state.DEC_BIT_CNT~0 .lut_mask = 16'h0C0C;
defparam \UART_Tx|next_state.DEC_BIT_CNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N9
dffeas \UART_Tx|state.DEC_BIT_CNT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|next_state.DEC_BIT_CNT~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|state.DEC_BIT_CNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|state.DEC_BIT_CNT .is_wysiwyg = "true";
defparam \UART_Tx|state.DEC_BIT_CNT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N4
cycloneive_lcell_comb \UART_Tx|bit_cnt[0]~12 (
// Equation(s):
// \UART_Tx|bit_cnt[0]~12_combout  = (\UART_Tx|state.DEC_BIT_CNT~q ) # (!\UART_Tx|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Tx|state.DEC_BIT_CNT~q ),
	.datad(\UART_Tx|state.IDLE~q ),
	.cin(gnd),
	.combout(\UART_Tx|bit_cnt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|bit_cnt[0]~12 .lut_mask = 16'hF0FF;
defparam \UART_Tx|bit_cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y16_N13
dffeas \UART_Tx|bit_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[0] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N14
cycloneive_lcell_comb \UART_Tx|bit_cnt[1]~10 (
// Equation(s):
// \UART_Tx|bit_cnt[1]~10_combout  = (\UART_Tx|bit_cnt [1] & (!\UART_Tx|bit_cnt[0]~9 )) # (!\UART_Tx|bit_cnt [1] & ((\UART_Tx|bit_cnt[0]~9 ) # (GND)))
// \UART_Tx|bit_cnt[1]~11  = CARRY((!\UART_Tx|bit_cnt[0]~9 ) # (!\UART_Tx|bit_cnt [1]))

	.dataa(gnd),
	.datab(\UART_Tx|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|bit_cnt[0]~9 ),
	.combout(\UART_Tx|bit_cnt[1]~10_combout ),
	.cout(\UART_Tx|bit_cnt[1]~11 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \UART_Tx|bit_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N15
dffeas \UART_Tx|bit_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[1] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N16
cycloneive_lcell_comb \UART_Tx|bit_cnt[2]~13 (
// Equation(s):
// \UART_Tx|bit_cnt[2]~13_combout  = (\UART_Tx|bit_cnt [2] & (\UART_Tx|bit_cnt[1]~11  $ (GND))) # (!\UART_Tx|bit_cnt [2] & (!\UART_Tx|bit_cnt[1]~11  & VCC))
// \UART_Tx|bit_cnt[2]~14  = CARRY((\UART_Tx|bit_cnt [2] & !\UART_Tx|bit_cnt[1]~11 ))

	.dataa(gnd),
	.datab(\UART_Tx|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|bit_cnt[1]~11 ),
	.combout(\UART_Tx|bit_cnt[2]~13_combout ),
	.cout(\UART_Tx|bit_cnt[2]~14 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[2]~13 .lut_mask = 16'hC30C;
defparam \UART_Tx|bit_cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N17
dffeas \UART_Tx|bit_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[2] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N18
cycloneive_lcell_comb \UART_Tx|bit_cnt[3]~15 (
// Equation(s):
// \UART_Tx|bit_cnt[3]~15_combout  = (\UART_Tx|bit_cnt [3] & (!\UART_Tx|bit_cnt[2]~14 )) # (!\UART_Tx|bit_cnt [3] & ((\UART_Tx|bit_cnt[2]~14 ) # (GND)))
// \UART_Tx|bit_cnt[3]~16  = CARRY((!\UART_Tx|bit_cnt[2]~14 ) # (!\UART_Tx|bit_cnt [3]))

	.dataa(gnd),
	.datab(\UART_Tx|bit_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|bit_cnt[2]~14 ),
	.combout(\UART_Tx|bit_cnt[3]~15_combout ),
	.cout(\UART_Tx|bit_cnt[3]~16 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[3]~15 .lut_mask = 16'h3C3F;
defparam \UART_Tx|bit_cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N19
dffeas \UART_Tx|bit_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[3] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N20
cycloneive_lcell_comb \UART_Tx|bit_cnt[4]~17 (
// Equation(s):
// \UART_Tx|bit_cnt[4]~17_combout  = (\UART_Tx|bit_cnt [4] & (\UART_Tx|bit_cnt[3]~16  $ (GND))) # (!\UART_Tx|bit_cnt [4] & (!\UART_Tx|bit_cnt[3]~16  & VCC))
// \UART_Tx|bit_cnt[4]~18  = CARRY((\UART_Tx|bit_cnt [4] & !\UART_Tx|bit_cnt[3]~16 ))

	.dataa(gnd),
	.datab(\UART_Tx|bit_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|bit_cnt[3]~16 ),
	.combout(\UART_Tx|bit_cnt[4]~17_combout ),
	.cout(\UART_Tx|bit_cnt[4]~18 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[4]~17 .lut_mask = 16'hC30C;
defparam \UART_Tx|bit_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N21
dffeas \UART_Tx|bit_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[4] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N22
cycloneive_lcell_comb \UART_Tx|bit_cnt[5]~19 (
// Equation(s):
// \UART_Tx|bit_cnt[5]~19_combout  = (\UART_Tx|bit_cnt [5] & (!\UART_Tx|bit_cnt[4]~18 )) # (!\UART_Tx|bit_cnt [5] & ((\UART_Tx|bit_cnt[4]~18 ) # (GND)))
// \UART_Tx|bit_cnt[5]~20  = CARRY((!\UART_Tx|bit_cnt[4]~18 ) # (!\UART_Tx|bit_cnt [5]))

	.dataa(\UART_Tx|bit_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|bit_cnt[4]~18 ),
	.combout(\UART_Tx|bit_cnt[5]~19_combout ),
	.cout(\UART_Tx|bit_cnt[5]~20 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[5]~19 .lut_mask = 16'h5A5F;
defparam \UART_Tx|bit_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N23
dffeas \UART_Tx|bit_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[5] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N24
cycloneive_lcell_comb \UART_Tx|bit_cnt[6]~21 (
// Equation(s):
// \UART_Tx|bit_cnt[6]~21_combout  = (\UART_Tx|bit_cnt [6] & (\UART_Tx|bit_cnt[5]~20  $ (GND))) # (!\UART_Tx|bit_cnt [6] & (!\UART_Tx|bit_cnt[5]~20  & VCC))
// \UART_Tx|bit_cnt[6]~22  = CARRY((\UART_Tx|bit_cnt [6] & !\UART_Tx|bit_cnt[5]~20 ))

	.dataa(gnd),
	.datab(\UART_Tx|bit_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Tx|bit_cnt[5]~20 ),
	.combout(\UART_Tx|bit_cnt[6]~21_combout ),
	.cout(\UART_Tx|bit_cnt[6]~22 ));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[6]~21 .lut_mask = 16'hC30C;
defparam \UART_Tx|bit_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N25
dffeas \UART_Tx|bit_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[6] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N26
cycloneive_lcell_comb \UART_Tx|bit_cnt[7]~23 (
// Equation(s):
// \UART_Tx|bit_cnt[7]~23_combout  = \UART_Tx|bit_cnt [7] $ (\UART_Tx|bit_cnt[6]~22 )

	.dataa(\UART_Tx|bit_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_Tx|bit_cnt[6]~22 ),
	.combout(\UART_Tx|bit_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|bit_cnt[7]~23 .lut_mask = 16'h5A5A;
defparam \UART_Tx|bit_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y16_N27
dffeas \UART_Tx|bit_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|bit_cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UART_Tx|state.DEC_BIT_CNT~q ),
	.sload(gnd),
	.ena(\UART_Tx|bit_cnt[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|bit_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|bit_cnt[7] .is_wysiwyg = "true";
defparam \UART_Tx|bit_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N10
cycloneive_lcell_comb \UART_Tx|Equal0~1 (
// Equation(s):
// \UART_Tx|Equal0~1_combout  = (!\UART_Tx|bit_cnt [7] & (!\UART_Tx|bit_cnt [6] & (!\UART_Tx|bit_cnt [5] & !\UART_Tx|bit_cnt [4])))

	.dataa(\UART_Tx|bit_cnt [7]),
	.datab(\UART_Tx|bit_cnt [6]),
	.datac(\UART_Tx|bit_cnt [5]),
	.datad(\UART_Tx|bit_cnt [4]),
	.cin(gnd),
	.combout(\UART_Tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Equal0~1 .lut_mask = 16'h0001;
defparam \UART_Tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N6
cycloneive_lcell_comb \UART_Tx|Selector3~0 (
// Equation(s):
// \UART_Tx|Selector3~0_combout  = (\UART_Tx|Equal0~1_combout  & (\UART_Tx|state.DEC_BIT_CNT~q  & \UART_Tx|Equal0~0_combout ))

	.dataa(\UART_Tx|Equal0~1_combout ),
	.datab(gnd),
	.datac(\UART_Tx|state.DEC_BIT_CNT~q ),
	.datad(\UART_Tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Selector3~0 .lut_mask = 16'hA000;
defparam \UART_Tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N2
cycloneive_lcell_comb \UART_Tx|Selector3~1 (
// Equation(s):
// \UART_Tx|Selector3~1_combout  = (\UART_Tx|Selector3~0_combout ) # ((\UART_Tx|Equal1~7_combout  & \UART_Tx|state.STOP_TRANSMIT~q ))

	.dataa(\UART_Tx|Equal1~7_combout ),
	.datab(gnd),
	.datac(\UART_Tx|state.STOP_TRANSMIT~q ),
	.datad(\UART_Tx|Selector3~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Selector3~1 .lut_mask = 16'hFFA0;
defparam \UART_Tx|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N3
dffeas \UART_Tx|state.STOP_TRANSMIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|state.STOP_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|state.STOP_TRANSMIT .is_wysiwyg = "true";
defparam \UART_Tx|state.STOP_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N12
cycloneive_lcell_comb \UART_Tx|Selector0~0 (
// Equation(s):
// \UART_Tx|Selector0~0_combout  = (\UART_Tx|Equal1~7_combout  & (((\UART_Tx|state.IDLE~q ) # (\UART_Tx|always0~0_combout )))) # (!\UART_Tx|Equal1~7_combout  & (!\UART_Tx|state.STOP_TRANSMIT~q  & ((\UART_Tx|state.IDLE~q ) # (\UART_Tx|always0~0_combout ))))

	.dataa(\UART_Tx|Equal1~7_combout ),
	.datab(\UART_Tx|state.STOP_TRANSMIT~q ),
	.datac(\UART_Tx|state.IDLE~q ),
	.datad(\UART_Tx|always0~0_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Selector0~0 .lut_mask = 16'hBBB0;
defparam \UART_Tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N13
dffeas \UART_Tx|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|state.IDLE .is_wysiwyg = "true";
defparam \UART_Tx|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N4
cycloneive_lcell_comb \UART_Tx|transmit_flg~0 (
// Equation(s):
// \UART_Tx|transmit_flg~0_combout  = (\UART_Tx|state.IDLE~q  & ((\UART_Tx|transmit_flg~q ) # (\TX_LAUNCH~q )))

	.dataa(gnd),
	.datab(\UART_Tx|state.IDLE~q ),
	.datac(\UART_Tx|transmit_flg~q ),
	.datad(\TX_LAUNCH~q ),
	.cin(gnd),
	.combout(\UART_Tx|transmit_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|transmit_flg~0 .lut_mask = 16'hCCC0;
defparam \UART_Tx|transmit_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N5
dffeas \UART_Tx|transmit_flg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|transmit_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|transmit_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|transmit_flg .is_wysiwyg = "true";
defparam \UART_Tx|transmit_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N0
cycloneive_lcell_comb \iv_reset_cnt[0]~13 (
// Equation(s):
// \iv_reset_cnt[0]~13_combout  = iv_reset_cnt[0] $ (VCC)
// \iv_reset_cnt[0]~14  = CARRY(iv_reset_cnt[0])

	.dataa(gnd),
	.datab(iv_reset_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iv_reset_cnt[0]~13_combout ),
	.cout(\iv_reset_cnt[0]~14 ));
// synopsys translate_off
defparam \iv_reset_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \iv_reset_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N2
cycloneive_lcell_comb \iv_reset_cnt[0]~23 (
// Equation(s):
// \iv_reset_cnt[0]~23_combout  = (iv_reset_cnt[0] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_reset_cnt[0]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[0]~23 .lut_mask = 16'hF000;
defparam \iv_reset_cnt[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N1
dffeas \iv_reset_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[0]~13_combout ),
	.asdata(\iv_reset_cnt[0]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[0] .is_wysiwyg = "true";
defparam \iv_reset_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N2
cycloneive_lcell_comb \iv_reset_cnt[1]~15 (
// Equation(s):
// \iv_reset_cnt[1]~15_combout  = (iv_reset_cnt[1] & (!\iv_reset_cnt[0]~14 )) # (!iv_reset_cnt[1] & ((\iv_reset_cnt[0]~14 ) # (GND)))
// \iv_reset_cnt[1]~16  = CARRY((!\iv_reset_cnt[0]~14 ) # (!iv_reset_cnt[1]))

	.dataa(gnd),
	.datab(iv_reset_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[0]~14 ),
	.combout(\iv_reset_cnt[1]~15_combout ),
	.cout(\iv_reset_cnt[1]~16 ));
// synopsys translate_off
defparam \iv_reset_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \iv_reset_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N6
cycloneive_lcell_comb \iv_reset_cnt[1]~17 (
// Equation(s):
// \iv_reset_cnt[1]~17_combout  = (iv_reset_cnt[1] & \state.IDLE~q )

	.dataa(iv_reset_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[1]~17 .lut_mask = 16'hAA00;
defparam \iv_reset_cnt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N3
dffeas \iv_reset_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[1]~15_combout ),
	.asdata(\iv_reset_cnt[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[1] .is_wysiwyg = "true";
defparam \iv_reset_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N4
cycloneive_lcell_comb \iv_reset_cnt[2]~18 (
// Equation(s):
// \iv_reset_cnt[2]~18_combout  = (iv_reset_cnt[2] & (\iv_reset_cnt[1]~16  $ (GND))) # (!iv_reset_cnt[2] & (!\iv_reset_cnt[1]~16  & VCC))
// \iv_reset_cnt[2]~19  = CARRY((iv_reset_cnt[2] & !\iv_reset_cnt[1]~16 ))

	.dataa(gnd),
	.datab(iv_reset_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[1]~16 ),
	.combout(\iv_reset_cnt[2]~18_combout ),
	.cout(\iv_reset_cnt[2]~19 ));
// synopsys translate_off
defparam \iv_reset_cnt[2]~18 .lut_mask = 16'hC30C;
defparam \iv_reset_cnt[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N12
cycloneive_lcell_comb \iv_reset_cnt[2]~24 (
// Equation(s):
// \iv_reset_cnt[2]~24_combout  = (iv_reset_cnt[2] & \state.IDLE~q )

	.dataa(iv_reset_cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[2]~24 .lut_mask = 16'hAA00;
defparam \iv_reset_cnt[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N5
dffeas \iv_reset_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[2]~18_combout ),
	.asdata(\iv_reset_cnt[2]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[2] .is_wysiwyg = "true";
defparam \iv_reset_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N6
cycloneive_lcell_comb \iv_reset_cnt[3]~20 (
// Equation(s):
// \iv_reset_cnt[3]~20_combout  = (iv_reset_cnt[3] & (!\iv_reset_cnt[2]~19 )) # (!iv_reset_cnt[3] & ((\iv_reset_cnt[2]~19 ) # (GND)))
// \iv_reset_cnt[3]~21  = CARRY((!\iv_reset_cnt[2]~19 ) # (!iv_reset_cnt[3]))

	.dataa(iv_reset_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[2]~19 ),
	.combout(\iv_reset_cnt[3]~20_combout ),
	.cout(\iv_reset_cnt[3]~21 ));
// synopsys translate_off
defparam \iv_reset_cnt[3]~20 .lut_mask = 16'h5A5F;
defparam \iv_reset_cnt[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N4
cycloneive_lcell_comb \iv_reset_cnt[3]~22 (
// Equation(s):
// \iv_reset_cnt[3]~22_combout  = (iv_reset_cnt[3] & \state.IDLE~q )

	.dataa(iv_reset_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[3]~22 .lut_mask = 16'hAA00;
defparam \iv_reset_cnt[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N7
dffeas \iv_reset_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[3]~20_combout ),
	.asdata(\iv_reset_cnt[3]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[3] .is_wysiwyg = "true";
defparam \iv_reset_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N8
cycloneive_lcell_comb \iv_reset_cnt[4]~25 (
// Equation(s):
// \iv_reset_cnt[4]~25_combout  = (iv_reset_cnt[4] & (\iv_reset_cnt[3]~21  $ (GND))) # (!iv_reset_cnt[4] & (!\iv_reset_cnt[3]~21  & VCC))
// \iv_reset_cnt[4]~26  = CARRY((iv_reset_cnt[4] & !\iv_reset_cnt[3]~21 ))

	.dataa(gnd),
	.datab(iv_reset_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[3]~21 ),
	.combout(\iv_reset_cnt[4]~25_combout ),
	.cout(\iv_reset_cnt[4]~26 ));
// synopsys translate_off
defparam \iv_reset_cnt[4]~25 .lut_mask = 16'hC30C;
defparam \iv_reset_cnt[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N30
cycloneive_lcell_comb \iv_reset_cnt[4]~27 (
// Equation(s):
// \iv_reset_cnt[4]~27_combout  = (iv_reset_cnt[4] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_reset_cnt[4]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[4]~27 .lut_mask = 16'hF000;
defparam \iv_reset_cnt[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N9
dffeas \iv_reset_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[4]~25_combout ),
	.asdata(\iv_reset_cnt[4]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[4] .is_wysiwyg = "true";
defparam \iv_reset_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N10
cycloneive_lcell_comb \iv_reset_cnt[5]~28 (
// Equation(s):
// \iv_reset_cnt[5]~28_combout  = (iv_reset_cnt[5] & (!\iv_reset_cnt[4]~26 )) # (!iv_reset_cnt[5] & ((\iv_reset_cnt[4]~26 ) # (GND)))
// \iv_reset_cnt[5]~29  = CARRY((!\iv_reset_cnt[4]~26 ) # (!iv_reset_cnt[5]))

	.dataa(iv_reset_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[4]~26 ),
	.combout(\iv_reset_cnt[5]~28_combout ),
	.cout(\iv_reset_cnt[5]~29 ));
// synopsys translate_off
defparam \iv_reset_cnt[5]~28 .lut_mask = 16'h5A5F;
defparam \iv_reset_cnt[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N20
cycloneive_lcell_comb \iv_reset_cnt[5]~30 (
// Equation(s):
// \iv_reset_cnt[5]~30_combout  = (iv_reset_cnt[5] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_reset_cnt[5]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[5]~30 .lut_mask = 16'hF000;
defparam \iv_reset_cnt[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N11
dffeas \iv_reset_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[5]~28_combout ),
	.asdata(\iv_reset_cnt[5]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[5] .is_wysiwyg = "true";
defparam \iv_reset_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N12
cycloneive_lcell_comb \iv_reset_cnt[6]~31 (
// Equation(s):
// \iv_reset_cnt[6]~31_combout  = (iv_reset_cnt[6] & (\iv_reset_cnt[5]~29  $ (GND))) # (!iv_reset_cnt[6] & (!\iv_reset_cnt[5]~29  & VCC))
// \iv_reset_cnt[6]~32  = CARRY((iv_reset_cnt[6] & !\iv_reset_cnt[5]~29 ))

	.dataa(iv_reset_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[5]~29 ),
	.combout(\iv_reset_cnt[6]~31_combout ),
	.cout(\iv_reset_cnt[6]~32 ));
// synopsys translate_off
defparam \iv_reset_cnt[6]~31 .lut_mask = 16'hA50A;
defparam \iv_reset_cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N14
cycloneive_lcell_comb \iv_reset_cnt[6]~33 (
// Equation(s):
// \iv_reset_cnt[6]~33_combout  = (iv_reset_cnt[6] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_reset_cnt[6]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[6]~33 .lut_mask = 16'hF000;
defparam \iv_reset_cnt[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N13
dffeas \iv_reset_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[6]~31_combout ),
	.asdata(\iv_reset_cnt[6]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[6] .is_wysiwyg = "true";
defparam \iv_reset_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N14
cycloneive_lcell_comb \iv_reset_cnt[7]~34 (
// Equation(s):
// \iv_reset_cnt[7]~34_combout  = (iv_reset_cnt[7] & (!\iv_reset_cnt[6]~32 )) # (!iv_reset_cnt[7] & ((\iv_reset_cnt[6]~32 ) # (GND)))
// \iv_reset_cnt[7]~35  = CARRY((!\iv_reset_cnt[6]~32 ) # (!iv_reset_cnt[7]))

	.dataa(gnd),
	.datab(iv_reset_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[6]~32 ),
	.combout(\iv_reset_cnt[7]~34_combout ),
	.cout(\iv_reset_cnt[7]~35 ));
// synopsys translate_off
defparam \iv_reset_cnt[7]~34 .lut_mask = 16'h3C3F;
defparam \iv_reset_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N0
cycloneive_lcell_comb \iv_reset_cnt[7]~36 (
// Equation(s):
// \iv_reset_cnt[7]~36_combout  = (iv_reset_cnt[7] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_reset_cnt[7]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[7]~36 .lut_mask = 16'hF000;
defparam \iv_reset_cnt[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N15
dffeas \iv_reset_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[7]~34_combout ),
	.asdata(\iv_reset_cnt[7]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[7] .is_wysiwyg = "true";
defparam \iv_reset_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N16
cycloneive_lcell_comb \iv_reset_cnt[8]~37 (
// Equation(s):
// \iv_reset_cnt[8]~37_combout  = (iv_reset_cnt[8] & (\iv_reset_cnt[7]~35  $ (GND))) # (!iv_reset_cnt[8] & (!\iv_reset_cnt[7]~35  & VCC))
// \iv_reset_cnt[8]~38  = CARRY((iv_reset_cnt[8] & !\iv_reset_cnt[7]~35 ))

	.dataa(gnd),
	.datab(iv_reset_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[7]~35 ),
	.combout(\iv_reset_cnt[8]~37_combout ),
	.cout(\iv_reset_cnt[8]~38 ));
// synopsys translate_off
defparam \iv_reset_cnt[8]~37 .lut_mask = 16'hC30C;
defparam \iv_reset_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N22
cycloneive_lcell_comb \iv_reset_cnt[8]~39 (
// Equation(s):
// \iv_reset_cnt[8]~39_combout  = (\state.IDLE~q  & iv_reset_cnt[8])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(gnd),
	.datad(iv_reset_cnt[8]),
	.cin(gnd),
	.combout(\iv_reset_cnt[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[8]~39 .lut_mask = 16'hCC00;
defparam \iv_reset_cnt[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N17
dffeas \iv_reset_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[8]~37_combout ),
	.asdata(\iv_reset_cnt[8]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[8] .is_wysiwyg = "true";
defparam \iv_reset_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N18
cycloneive_lcell_comb \iv_reset_cnt[9]~40 (
// Equation(s):
// \iv_reset_cnt[9]~40_combout  = (iv_reset_cnt[9] & (!\iv_reset_cnt[8]~38 )) # (!iv_reset_cnt[9] & ((\iv_reset_cnt[8]~38 ) # (GND)))
// \iv_reset_cnt[9]~41  = CARRY((!\iv_reset_cnt[8]~38 ) # (!iv_reset_cnt[9]))

	.dataa(gnd),
	.datab(iv_reset_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[8]~38 ),
	.combout(\iv_reset_cnt[9]~40_combout ),
	.cout(\iv_reset_cnt[9]~41 ));
// synopsys translate_off
defparam \iv_reset_cnt[9]~40 .lut_mask = 16'h3C3F;
defparam \iv_reset_cnt[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N16
cycloneive_lcell_comb \iv_reset_cnt[9]~42 (
// Equation(s):
// \iv_reset_cnt[9]~42_combout  = (iv_reset_cnt[9] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_reset_cnt[9]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[9]~42 .lut_mask = 16'hCC00;
defparam \iv_reset_cnt[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N19
dffeas \iv_reset_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[9]~40_combout ),
	.asdata(\iv_reset_cnt[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[9] .is_wysiwyg = "true";
defparam \iv_reset_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N20
cycloneive_lcell_comb \iv_reset_cnt[10]~43 (
// Equation(s):
// \iv_reset_cnt[10]~43_combout  = (iv_reset_cnt[10] & (\iv_reset_cnt[9]~41  $ (GND))) # (!iv_reset_cnt[10] & (!\iv_reset_cnt[9]~41  & VCC))
// \iv_reset_cnt[10]~44  = CARRY((iv_reset_cnt[10] & !\iv_reset_cnt[9]~41 ))

	.dataa(gnd),
	.datab(iv_reset_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[9]~41 ),
	.combout(\iv_reset_cnt[10]~43_combout ),
	.cout(\iv_reset_cnt[10]~44 ));
// synopsys translate_off
defparam \iv_reset_cnt[10]~43 .lut_mask = 16'hC30C;
defparam \iv_reset_cnt[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N26
cycloneive_lcell_comb \iv_reset_cnt[10]~45 (
// Equation(s):
// \iv_reset_cnt[10]~45_combout  = (iv_reset_cnt[10] & \state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(iv_reset_cnt[10]),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[10]~45 .lut_mask = 16'hF000;
defparam \iv_reset_cnt[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N21
dffeas \iv_reset_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[10]~43_combout ),
	.asdata(\iv_reset_cnt[10]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[10] .is_wysiwyg = "true";
defparam \iv_reset_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N22
cycloneive_lcell_comb \iv_reset_cnt[11]~46 (
// Equation(s):
// \iv_reset_cnt[11]~46_combout  = (iv_reset_cnt[11] & (!\iv_reset_cnt[10]~44 )) # (!iv_reset_cnt[11] & ((\iv_reset_cnt[10]~44 ) # (GND)))
// \iv_reset_cnt[11]~47  = CARRY((!\iv_reset_cnt[10]~44 ) # (!iv_reset_cnt[11]))

	.dataa(iv_reset_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iv_reset_cnt[10]~44 ),
	.combout(\iv_reset_cnt[11]~46_combout ),
	.cout(\iv_reset_cnt[11]~47 ));
// synopsys translate_off
defparam \iv_reset_cnt[11]~46 .lut_mask = 16'h5A5F;
defparam \iv_reset_cnt[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N24
cycloneive_lcell_comb \iv_reset_cnt[11]~48 (
// Equation(s):
// \iv_reset_cnt[11]~48_combout  = (iv_reset_cnt[11] & \state.IDLE~q )

	.dataa(gnd),
	.datab(iv_reset_cnt[11]),
	.datac(gnd),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\iv_reset_cnt[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[11]~48 .lut_mask = 16'hCC00;
defparam \iv_reset_cnt[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N23
dffeas \iv_reset_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[11]~46_combout ),
	.asdata(\iv_reset_cnt[11]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[11] .is_wysiwyg = "true";
defparam \iv_reset_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N8
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!iv_reset_cnt[10] & (!iv_reset_cnt[9] & (!iv_reset_cnt[11] & !iv_reset_cnt[8])))

	.dataa(iv_reset_cnt[10]),
	.datab(iv_reset_cnt[9]),
	.datac(iv_reset_cnt[11]),
	.datad(iv_reset_cnt[8]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h0001;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N24
cycloneive_lcell_comb \iv_reset_cnt[12]~49 (
// Equation(s):
// \iv_reset_cnt[12]~49_combout  = \iv_reset_cnt[11]~47  $ (!iv_reset_cnt[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(iv_reset_cnt[12]),
	.cin(\iv_reset_cnt[11]~47 ),
	.combout(\iv_reset_cnt[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[12]~49 .lut_mask = 16'hF00F;
defparam \iv_reset_cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y8_N18
cycloneive_lcell_comb \iv_reset_cnt[12]~51 (
// Equation(s):
// \iv_reset_cnt[12]~51_combout  = (\state.IDLE~q  & iv_reset_cnt[12])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(gnd),
	.datad(iv_reset_cnt[12]),
	.cin(gnd),
	.combout(\iv_reset_cnt[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset_cnt[12]~51 .lut_mask = 16'hCC00;
defparam \iv_reset_cnt[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y8_N25
dffeas \iv_reset_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset_cnt[12]~49_combout ),
	.asdata(\iv_reset_cnt[12]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal3~3_combout ),
	.sload(!\state.IV_RESET~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iv_reset_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset_cnt[12] .is_wysiwyg = "true";
defparam \iv_reset_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N26
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (iv_reset_cnt[3] & (iv_reset_cnt[1] & (!iv_reset_cnt[2] & !iv_reset_cnt[0])))

	.dataa(iv_reset_cnt[3]),
	.datab(iv_reset_cnt[1]),
	.datac(iv_reset_cnt[2]),
	.datad(iv_reset_cnt[0]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0008;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N28
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!iv_reset_cnt[6] & (!iv_reset_cnt[7] & (!iv_reset_cnt[4] & !iv_reset_cnt[5])))

	.dataa(iv_reset_cnt[6]),
	.datab(iv_reset_cnt[7]),
	.datac(iv_reset_cnt[4]),
	.datad(iv_reset_cnt[5]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0001;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N30
cycloneive_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (\Equal3~2_combout  & (!iv_reset_cnt[12] & (\Equal3~0_combout  & \Equal3~1_combout )))

	.dataa(\Equal3~2_combout ),
	.datab(iv_reset_cnt[12]),
	.datac(\Equal3~0_combout ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h2000;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N6
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\UART_Tx|transmit_flg~q  & (((\state.IV_RESET~q  & !\Equal3~3_combout )))) # (!\UART_Tx|transmit_flg~q  & (((\state.IV_RESET~q  & !\Equal3~3_combout )) # (!\uart_cnt~10_combout )))

	.dataa(\UART_Tx|transmit_flg~q ),
	.datab(\uart_cnt~10_combout ),
	.datac(\state.IV_RESET~q ),
	.datad(\Equal3~3_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h11F1;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N7
dffeas \state.IV_RESET (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IV_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IV_RESET .is_wysiwyg = "true";
defparam \state.IV_RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N26
cycloneive_lcell_comb \next_state.START_READ~0 (
// Equation(s):
// \next_state.START_READ~0_combout  = (!\state.IDLE~q  & \process_flg~q )

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(gnd),
	.datad(\process_flg~q ),
	.cin(gnd),
	.combout(\next_state.START_READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.START_READ~0 .lut_mask = 16'h3300;
defparam \next_state.START_READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N27
dffeas \state.START_READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.START_READ~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.START_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.START_READ .is_wysiwyg = "true";
defparam \state.START_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N0
cycloneive_lcell_comb \accum_cnt[0]~13 (
// Equation(s):
// \accum_cnt[0]~13_combout  = accum_cnt[0] $ (VCC)
// \accum_cnt[0]~14  = CARRY(accum_cnt[0])

	.dataa(gnd),
	.datab(accum_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accum_cnt[0]~13_combout ),
	.cout(\accum_cnt[0]~14 ));
// synopsys translate_off
defparam \accum_cnt[0]~13 .lut_mask = 16'h33CC;
defparam \accum_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N28
cycloneive_lcell_comb \accum_cnt[0]~20 (
// Equation(s):
// \accum_cnt[0]~20_combout  = (\state.IDLE~q  & accum_cnt[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[0]),
	.cin(gnd),
	.combout(\accum_cnt[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[0]~20 .lut_mask = 16'hF000;
defparam \accum_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N1
dffeas \accum_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[0]~13_combout ),
	.asdata(\accum_cnt[0]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[0] .is_wysiwyg = "true";
defparam \accum_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N2
cycloneive_lcell_comb \accum_cnt[1]~15 (
// Equation(s):
// \accum_cnt[1]~15_combout  = (accum_cnt[1] & (!\accum_cnt[0]~14 )) # (!accum_cnt[1] & ((\accum_cnt[0]~14 ) # (GND)))
// \accum_cnt[1]~16  = CARRY((!\accum_cnt[0]~14 ) # (!accum_cnt[1]))

	.dataa(gnd),
	.datab(accum_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[0]~14 ),
	.combout(\accum_cnt[1]~15_combout ),
	.cout(\accum_cnt[1]~16 ));
// synopsys translate_off
defparam \accum_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \accum_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N16
cycloneive_lcell_comb \accum_cnt[1]~21 (
// Equation(s):
// \accum_cnt[1]~21_combout  = (\state.IDLE~q  & accum_cnt[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[1]),
	.cin(gnd),
	.combout(\accum_cnt[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[1]~21 .lut_mask = 16'hF000;
defparam \accum_cnt[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N3
dffeas \accum_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[1]~15_combout ),
	.asdata(\accum_cnt[1]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[1] .is_wysiwyg = "true";
defparam \accum_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N4
cycloneive_lcell_comb \accum_cnt[2]~17 (
// Equation(s):
// \accum_cnt[2]~17_combout  = (accum_cnt[2] & (\accum_cnt[1]~16  $ (GND))) # (!accum_cnt[2] & (!\accum_cnt[1]~16  & VCC))
// \accum_cnt[2]~18  = CARRY((accum_cnt[2] & !\accum_cnt[1]~16 ))

	.dataa(gnd),
	.datab(accum_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[1]~16 ),
	.combout(\accum_cnt[2]~17_combout ),
	.cout(\accum_cnt[2]~18 ));
// synopsys translate_off
defparam \accum_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \accum_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N6
cycloneive_lcell_comb \accum_cnt[2]~19 (
// Equation(s):
// \accum_cnt[2]~19_combout  = (\state.IDLE~q  & accum_cnt[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[2]),
	.cin(gnd),
	.combout(\accum_cnt[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[2]~19 .lut_mask = 16'hF000;
defparam \accum_cnt[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N5
dffeas \accum_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[2]~17_combout ),
	.asdata(\accum_cnt[2]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[2] .is_wysiwyg = "true";
defparam \accum_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N6
cycloneive_lcell_comb \accum_cnt[3]~22 (
// Equation(s):
// \accum_cnt[3]~22_combout  = (accum_cnt[3] & (!\accum_cnt[2]~18 )) # (!accum_cnt[3] & ((\accum_cnt[2]~18 ) # (GND)))
// \accum_cnt[3]~23  = CARRY((!\accum_cnt[2]~18 ) # (!accum_cnt[3]))

	.dataa(accum_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[2]~18 ),
	.combout(\accum_cnt[3]~22_combout ),
	.cout(\accum_cnt[3]~23 ));
// synopsys translate_off
defparam \accum_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \accum_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N26
cycloneive_lcell_comb \accum_cnt[3]~24 (
// Equation(s):
// \accum_cnt[3]~24_combout  = (\state.IDLE~q  & accum_cnt[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[3]),
	.cin(gnd),
	.combout(\accum_cnt[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[3]~24 .lut_mask = 16'hF000;
defparam \accum_cnt[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N7
dffeas \accum_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[3]~22_combout ),
	.asdata(\accum_cnt[3]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[3] .is_wysiwyg = "true";
defparam \accum_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N8
cycloneive_lcell_comb \accum_cnt[4]~25 (
// Equation(s):
// \accum_cnt[4]~25_combout  = (accum_cnt[4] & (\accum_cnt[3]~23  $ (GND))) # (!accum_cnt[4] & (!\accum_cnt[3]~23  & VCC))
// \accum_cnt[4]~26  = CARRY((accum_cnt[4] & !\accum_cnt[3]~23 ))

	.dataa(gnd),
	.datab(accum_cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[3]~23 ),
	.combout(\accum_cnt[4]~25_combout ),
	.cout(\accum_cnt[4]~26 ));
// synopsys translate_off
defparam \accum_cnt[4]~25 .lut_mask = 16'hC30C;
defparam \accum_cnt[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneive_lcell_comb \accum_cnt[4]~33 (
// Equation(s):
// \accum_cnt[4]~33_combout  = (\state.IDLE~q  & accum_cnt[4])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(accum_cnt[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accum_cnt[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[4]~33 .lut_mask = 16'hC0C0;
defparam \accum_cnt[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N9
dffeas \accum_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[4]~25_combout ),
	.asdata(\accum_cnt[4]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[4] .is_wysiwyg = "true";
defparam \accum_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N10
cycloneive_lcell_comb \accum_cnt[5]~27 (
// Equation(s):
// \accum_cnt[5]~27_combout  = (accum_cnt[5] & (!\accum_cnt[4]~26 )) # (!accum_cnt[5] & ((\accum_cnt[4]~26 ) # (GND)))
// \accum_cnt[5]~28  = CARRY((!\accum_cnt[4]~26 ) # (!accum_cnt[5]))

	.dataa(accum_cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[4]~26 ),
	.combout(\accum_cnt[5]~27_combout ),
	.cout(\accum_cnt[5]~28 ));
// synopsys translate_off
defparam \accum_cnt[5]~27 .lut_mask = 16'h5A5F;
defparam \accum_cnt[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N22
cycloneive_lcell_comb \accum_cnt[5]~29 (
// Equation(s):
// \accum_cnt[5]~29_combout  = (\state.IDLE~q  & accum_cnt[5])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(accum_cnt[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accum_cnt[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[5]~29 .lut_mask = 16'hC0C0;
defparam \accum_cnt[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N11
dffeas \accum_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[5]~27_combout ),
	.asdata(\accum_cnt[5]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[5] .is_wysiwyg = "true";
defparam \accum_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N12
cycloneive_lcell_comb \accum_cnt[6]~30 (
// Equation(s):
// \accum_cnt[6]~30_combout  = (accum_cnt[6] & (\accum_cnt[5]~28  $ (GND))) # (!accum_cnt[6] & (!\accum_cnt[5]~28  & VCC))
// \accum_cnt[6]~31  = CARRY((accum_cnt[6] & !\accum_cnt[5]~28 ))

	.dataa(accum_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[5]~28 ),
	.combout(\accum_cnt[6]~30_combout ),
	.cout(\accum_cnt[6]~31 ));
// synopsys translate_off
defparam \accum_cnt[6]~30 .lut_mask = 16'hA50A;
defparam \accum_cnt[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N20
cycloneive_lcell_comb \accum_cnt[6]~32 (
// Equation(s):
// \accum_cnt[6]~32_combout  = (\state.IDLE~q  & accum_cnt[6])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(accum_cnt[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accum_cnt[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[6]~32 .lut_mask = 16'hC0C0;
defparam \accum_cnt[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N13
dffeas \accum_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[6]~30_combout ),
	.asdata(\accum_cnt[6]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[6] .is_wysiwyg = "true";
defparam \accum_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N14
cycloneive_lcell_comb \accum_cnt[7]~34 (
// Equation(s):
// \accum_cnt[7]~34_combout  = (accum_cnt[7] & (!\accum_cnt[6]~31 )) # (!accum_cnt[7] & ((\accum_cnt[6]~31 ) # (GND)))
// \accum_cnt[7]~35  = CARRY((!\accum_cnt[6]~31 ) # (!accum_cnt[7]))

	.dataa(gnd),
	.datab(accum_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[6]~31 ),
	.combout(\accum_cnt[7]~34_combout ),
	.cout(\accum_cnt[7]~35 ));
// synopsys translate_off
defparam \accum_cnt[7]~34 .lut_mask = 16'h3C3F;
defparam \accum_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
cycloneive_lcell_comb \accum_cnt[7]~36 (
// Equation(s):
// \accum_cnt[7]~36_combout  = (\state.IDLE~q  & accum_cnt[7])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(accum_cnt[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accum_cnt[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[7]~36 .lut_mask = 16'hC0C0;
defparam \accum_cnt[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N15
dffeas \accum_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[7]~34_combout ),
	.asdata(\accum_cnt[7]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[7] .is_wysiwyg = "true";
defparam \accum_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N12
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!accum_cnt[7] & (accum_cnt[6] & (!accum_cnt[4] & accum_cnt[5])))

	.dataa(accum_cnt[7]),
	.datab(accum_cnt[6]),
	.datac(accum_cnt[4]),
	.datad(accum_cnt[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0400;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N16
cycloneive_lcell_comb \accum_cnt[8]~37 (
// Equation(s):
// \accum_cnt[8]~37_combout  = (accum_cnt[8] & (\accum_cnt[7]~35  $ (GND))) # (!accum_cnt[8] & (!\accum_cnt[7]~35  & VCC))
// \accum_cnt[8]~38  = CARRY((accum_cnt[8] & !\accum_cnt[7]~35 ))

	.dataa(gnd),
	.datab(accum_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[7]~35 ),
	.combout(\accum_cnt[8]~37_combout ),
	.cout(\accum_cnt[8]~38 ));
// synopsys translate_off
defparam \accum_cnt[8]~37 .lut_mask = 16'hC30C;
defparam \accum_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N14
cycloneive_lcell_comb \accum_cnt[8]~39 (
// Equation(s):
// \accum_cnt[8]~39_combout  = (\state.IDLE~q  & accum_cnt[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[8]),
	.cin(gnd),
	.combout(\accum_cnt[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[8]~39 .lut_mask = 16'hF000;
defparam \accum_cnt[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N17
dffeas \accum_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[8]~37_combout ),
	.asdata(\accum_cnt[8]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[8] .is_wysiwyg = "true";
defparam \accum_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N18
cycloneive_lcell_comb \accum_cnt[9]~40 (
// Equation(s):
// \accum_cnt[9]~40_combout  = (accum_cnt[9] & (!\accum_cnt[8]~38 )) # (!accum_cnt[9] & ((\accum_cnt[8]~38 ) # (GND)))
// \accum_cnt[9]~41  = CARRY((!\accum_cnt[8]~38 ) # (!accum_cnt[9]))

	.dataa(gnd),
	.datab(accum_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[8]~38 ),
	.combout(\accum_cnt[9]~40_combout ),
	.cout(\accum_cnt[9]~41 ));
// synopsys translate_off
defparam \accum_cnt[9]~40 .lut_mask = 16'h3C3F;
defparam \accum_cnt[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N0
cycloneive_lcell_comb \accum_cnt[9]~42 (
// Equation(s):
// \accum_cnt[9]~42_combout  = (\state.IDLE~q  & accum_cnt[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[9]),
	.cin(gnd),
	.combout(\accum_cnt[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[9]~42 .lut_mask = 16'hF000;
defparam \accum_cnt[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N19
dffeas \accum_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[9]~40_combout ),
	.asdata(\accum_cnt[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[9] .is_wysiwyg = "true";
defparam \accum_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N20
cycloneive_lcell_comb \accum_cnt[10]~43 (
// Equation(s):
// \accum_cnt[10]~43_combout  = (accum_cnt[10] & (\accum_cnt[9]~41  $ (GND))) # (!accum_cnt[10] & (!\accum_cnt[9]~41  & VCC))
// \accum_cnt[10]~44  = CARRY((accum_cnt[10] & !\accum_cnt[9]~41 ))

	.dataa(gnd),
	.datab(accum_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[9]~41 ),
	.combout(\accum_cnt[10]~43_combout ),
	.cout(\accum_cnt[10]~44 ));
// synopsys translate_off
defparam \accum_cnt[10]~43 .lut_mask = 16'hC30C;
defparam \accum_cnt[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N26
cycloneive_lcell_comb \accum_cnt[10]~45 (
// Equation(s):
// \accum_cnt[10]~45_combout  = (\state.IDLE~q  & accum_cnt[10])

	.dataa(gnd),
	.datab(\state.IDLE~q ),
	.datac(accum_cnt[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accum_cnt[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[10]~45 .lut_mask = 16'hC0C0;
defparam \accum_cnt[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N21
dffeas \accum_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[10]~43_combout ),
	.asdata(\accum_cnt[10]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[10] .is_wysiwyg = "true";
defparam \accum_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N22
cycloneive_lcell_comb \accum_cnt[11]~46 (
// Equation(s):
// \accum_cnt[11]~46_combout  = (accum_cnt[11] & (!\accum_cnt[10]~44 )) # (!accum_cnt[11] & ((\accum_cnt[10]~44 ) # (GND)))
// \accum_cnt[11]~47  = CARRY((!\accum_cnt[10]~44 ) # (!accum_cnt[11]))

	.dataa(accum_cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accum_cnt[10]~44 ),
	.combout(\accum_cnt[11]~46_combout ),
	.cout(\accum_cnt[11]~47 ));
// synopsys translate_off
defparam \accum_cnt[11]~46 .lut_mask = 16'h5A5F;
defparam \accum_cnt[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N24
cycloneive_lcell_comb \accum_cnt[11]~48 (
// Equation(s):
// \accum_cnt[11]~48_combout  = (\state.IDLE~q  & accum_cnt[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[11]),
	.cin(gnd),
	.combout(\accum_cnt[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[11]~48 .lut_mask = 16'hF000;
defparam \accum_cnt[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N23
dffeas \accum_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[11]~46_combout ),
	.asdata(\accum_cnt[11]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[11] .is_wysiwyg = "true";
defparam \accum_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N24
cycloneive_lcell_comb \accum_cnt[12]~49 (
// Equation(s):
// \accum_cnt[12]~49_combout  = \accum_cnt[11]~47  $ (!accum_cnt[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(accum_cnt[12]),
	.cin(\accum_cnt[11]~47 ),
	.combout(\accum_cnt[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[12]~49 .lut_mask = 16'hF00F;
defparam \accum_cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N18
cycloneive_lcell_comb \accum_cnt[12]~51 (
// Equation(s):
// \accum_cnt[12]~51_combout  = (\state.IDLE~q  & accum_cnt[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IDLE~q ),
	.datad(accum_cnt[12]),
	.cin(gnd),
	.combout(\accum_cnt[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \accum_cnt[12]~51 .lut_mask = 16'hF000;
defparam \accum_cnt[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y9_N25
dffeas \accum_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accum_cnt[12]~49_combout ),
	.asdata(\accum_cnt[12]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(!\state.ACCUMULATION~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(accum_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \accum_cnt[12] .is_wysiwyg = "true";
defparam \accum_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N30
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!accum_cnt[3] & (!accum_cnt[0] & (accum_cnt[2] & !accum_cnt[1])))

	.dataa(accum_cnt[3]),
	.datab(accum_cnt[0]),
	.datac(accum_cnt[2]),
	.datad(accum_cnt[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0010;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N2
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!accum_cnt[8] & (!accum_cnt[9] & (!accum_cnt[10] & !accum_cnt[11])))

	.dataa(accum_cnt[8]),
	.datab(accum_cnt[9]),
	.datac(accum_cnt[10]),
	.datad(accum_cnt[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N28
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~1_combout  & (!accum_cnt[12] & (\Equal0~0_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(accum_cnt[12]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h2000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N14
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.START_READ~q ) # ((\state.ACCUMULATION~q  & !\Equal0~3_combout ))

	.dataa(\state.START_READ~q ),
	.datab(gnd),
	.datac(\state.ACCUMULATION~q ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hAAFA;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N15
dffeas \state.ACCUMULATION (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ACCUMULATION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ACCUMULATION .is_wysiwyg = "true";
defparam \state.ACCUMULATION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N2
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.IV_RESET~q  & ((\Equal3~3_combout ) # ((\state.ACCUMULATION~q  & \Equal0~3_combout )))) # (!\state.IV_RESET~q  & (\state.ACCUMULATION~q  & ((\Equal0~3_combout ))))

	.dataa(\state.IV_RESET~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hECA0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N3
dffeas \state.SELECT_PIXEL (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.SELECT_PIXEL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.SELECT_PIXEL .is_wysiwyg = "true";
defparam \state.SELECT_PIXEL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N28
cycloneive_lcell_comb \Ma~3 (
// Equation(s):
// \Ma~3_combout  = (!\state.ACCUMULATION~q  & !\state.SELECT_PIXEL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ACCUMULATION~q ),
	.datad(\state.SELECT_PIXEL~q ),
	.cin(gnd),
	.combout(\Ma~3_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~3 .lut_mask = 16'h000F;
defparam \Ma~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N24
cycloneive_lcell_comb \Ma~2 (
// Equation(s):
// \Ma~2_combout  = (!\state.RESET_SENSOR~q  & ((!\state.SELECT_PIXEL~q ) # (!\Equal4~0_combout )))

	.dataa(gnd),
	.datab(\Equal4~0_combout ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\state.RESET_SENSOR~q ),
	.cin(gnd),
	.combout(\Ma~2_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~2 .lut_mask = 16'h003F;
defparam \Ma~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N2
cycloneive_lcell_comb \Ma~4 (
// Equation(s):
// \Ma~4_combout  = (\Ma~2_combout  & (((\state.IDLE~q  & \Ma[0]~reg0_q )) # (!\Ma~3_combout )))

	.dataa(\Ma~3_combout ),
	.datab(\state.IDLE~q ),
	.datac(\Ma[0]~reg0_q ),
	.datad(\Ma~2_combout ),
	.cin(gnd),
	.combout(\Ma~4_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~4 .lut_mask = 16'hD500;
defparam \Ma~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N3
dffeas \Ma[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Ma~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ma[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ma[0]~reg0 .is_wysiwyg = "true";
defparam \Ma[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N12
cycloneive_lcell_comb \Ma~5 (
// Equation(s):
// \Ma~5_combout  = (\Ma[2]~1_combout  & (((\Ma[0]~reg0_q )))) # (!\Ma[2]~1_combout  & (!\state.RESET_SENSOR~q  & (!\Ma~3_combout )))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\Ma[2]~1_combout ),
	.datac(\Ma~3_combout ),
	.datad(\Ma[0]~reg0_q ),
	.cin(gnd),
	.combout(\Ma~5_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~5 .lut_mask = 16'hCD01;
defparam \Ma~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N12
cycloneive_lcell_comb \Ma[2]~0 (
// Equation(s):
// \Ma[2]~0_combout  = (\state.RESET_SENSOR~q ) # (((\state.ACCUMULATION~q ) # (\state.SELECT_PIXEL~q )) # (!\state.IDLE~q ))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.IDLE~q ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\state.SELECT_PIXEL~q ),
	.cin(gnd),
	.combout(\Ma[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ma[2]~0 .lut_mask = 16'hFFFB;
defparam \Ma[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \Ma[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Ma~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ma[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ma[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ma[1]~reg0 .is_wysiwyg = "true";
defparam \Ma[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N26
cycloneive_lcell_comb \Ma~6 (
// Equation(s):
// \Ma~6_combout  = (\Ma[2]~1_combout  & (((\Ma[1]~reg0_q )))) # (!\Ma[2]~1_combout  & (!\state.RESET_SENSOR~q  & (!\Ma~3_combout )))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\Ma[2]~1_combout ),
	.datac(\Ma~3_combout ),
	.datad(\Ma[1]~reg0_q ),
	.cin(gnd),
	.combout(\Ma~6_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~6 .lut_mask = 16'hCD01;
defparam \Ma~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N27
dffeas \Ma[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Ma~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ma[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ma[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ma[2]~reg0 .is_wysiwyg = "true";
defparam \Ma[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N0
cycloneive_lcell_comb \Ma~7 (
// Equation(s):
// \Ma~7_combout  = (\Ma[2]~1_combout  & (((\Ma[2]~reg0_q )))) # (!\Ma[2]~1_combout  & (!\state.RESET_SENSOR~q  & (!\Ma~3_combout )))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\Ma[2]~1_combout ),
	.datac(\Ma~3_combout ),
	.datad(\Ma[2]~reg0_q ),
	.cin(gnd),
	.combout(\Ma~7_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~7 .lut_mask = 16'hCD01;
defparam \Ma~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N1
dffeas \Ma[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Ma~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ma[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ma[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ma[3]~reg0 .is_wysiwyg = "true";
defparam \Ma[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N8
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\Ma[1]~reg0_q  & (\Ma[3]~reg0_q  & (\Ma[2]~reg0_q  & \Ma[0]~reg0_q )))

	.dataa(\Ma[1]~reg0_q ),
	.datab(\Ma[3]~reg0_q ),
	.datac(\Ma[2]~reg0_q ),
	.datad(\Ma[0]~reg0_q ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h8000;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N4
cycloneive_lcell_comb \Ma[2]~1 (
// Equation(s):
// \Ma[2]~1_combout  = (\state.SELECT_PIXEL~q  & ((\Ma[4]~reg0_q ) # (!\Equal4~0_combout )))

	.dataa(\Ma[4]~reg0_q ),
	.datab(gnd),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Ma[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Ma[2]~1 .lut_mask = 16'hA0F0;
defparam \Ma[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N30
cycloneive_lcell_comb \Ma~8 (
// Equation(s):
// \Ma~8_combout  = (\Ma[2]~1_combout  & (((\Ma[3]~reg0_q )))) # (!\Ma[2]~1_combout  & (!\state.RESET_SENSOR~q  & (!\Ma~3_combout )))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\Ma[2]~1_combout ),
	.datac(\Ma~3_combout ),
	.datad(\Ma[3]~reg0_q ),
	.cin(gnd),
	.combout(\Ma~8_combout ),
	.cout());
// synopsys translate_off
defparam \Ma~8 .lut_mask = 16'hCD01;
defparam \Ma~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \Ma[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Ma~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ma[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ma[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ma[4]~reg0 .is_wysiwyg = "true";
defparam \Ma[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N2
cycloneive_lcell_comb \M[4]~17 (
// Equation(s):
// \M[4]~17_combout  = (\Equal4~0_combout  & (\state.SELECT_PIXEL~q  & \always1~1_combout ))

	.dataa(gnd),
	.datab(\Equal4~0_combout ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\M[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \M[4]~17 .lut_mask = 16'hC000;
defparam \M[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N6
cycloneive_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (\Ma[4]~reg0_q  & \Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Ma[4]~reg0_q ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'hF000;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N6
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \M[0]~reg0_q  $ (GND)
// \Add2~1  = CARRY(!\M[0]~reg0_q )

	.dataa(gnd),
	.datab(\M[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hCC33;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N20
cycloneive_lcell_comb \M~2 (
// Equation(s):
// \M~2_combout  = (!\state.ACCUMULATION~q  & ((!\state.IDLE~q ) # (!\M[0]~reg0_q )))

	.dataa(gnd),
	.datab(\M[0]~reg0_q ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\M~2_combout ),
	.cout());
// synopsys translate_off
defparam \M~2 .lut_mask = 16'h030F;
defparam \M~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N18
cycloneive_lcell_comb \M~3 (
// Equation(s):
// \M~3_combout  = (\M~2_combout  & ((!\state.SELECT_PIXEL~q ) # (!\Equal4~0_combout )))

	.dataa(gnd),
	.datab(\Equal4~0_combout ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\M~2_combout ),
	.cin(gnd),
	.combout(\M~3_combout ),
	.cout());
// synopsys translate_off
defparam \M~3 .lut_mask = 16'h3F00;
defparam \M~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N10
cycloneive_lcell_comb \M~4 (
// Equation(s):
// \M~4_combout  = (\M~3_combout ) # ((\Equal4~1_combout  & (\Add2~0_combout  & \Ma[2]~1_combout )))

	.dataa(\Equal4~1_combout ),
	.datab(\Add2~0_combout ),
	.datac(\Ma[2]~1_combout ),
	.datad(\M~3_combout ),
	.cin(gnd),
	.combout(\M~4_combout ),
	.cout());
// synopsys translate_off
defparam \M~4 .lut_mask = 16'hFF80;
defparam \M~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N28
cycloneive_lcell_comb \M~5 (
// Equation(s):
// \M~5_combout  = (!\state.RESET_SENSOR~q  & (!\M~4_combout  & ((\always1~1_combout ) # (!\state.SELECT_PIXEL~q ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\always1~1_combout ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\M~4_combout ),
	.cin(gnd),
	.combout(\M~5_combout ),
	.cout());
// synopsys translate_off
defparam \M~5 .lut_mask = 16'h0045;
defparam \M~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N29
dffeas \M[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\M~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M[0]~reg0 .is_wysiwyg = "true";
defparam \M[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N8
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\M[1]~reg0_q  & ((\Add2~1 ) # (GND))) # (!\M[1]~reg0_q  & (!\Add2~1 ))
// \Add2~3  = CARRY((\M[1]~reg0_q ) # (!\Add2~1 ))

	.dataa(gnd),
	.datab(\M[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hC3CF;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N22
cycloneive_lcell_comb \M~8 (
// Equation(s):
// \M~8_combout  = (\Ma[4]~reg0_q  & (((\Add2~2_combout )))) # (!\Ma[4]~reg0_q  & ((\Equal4~0_combout  & (!\M[0]~reg0_q )) # (!\Equal4~0_combout  & ((\Add2~2_combout )))))

	.dataa(\Ma[4]~reg0_q ),
	.datab(\M[0]~reg0_q ),
	.datac(\Add2~2_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\M~8_combout ),
	.cout());
// synopsys translate_off
defparam \M~8 .lut_mask = 16'hB1F0;
defparam \M~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N8
cycloneive_lcell_comb \M[4]~6 (
// Equation(s):
// \M[4]~6_combout  = (!\Equal4~0_combout ) # (!\state.SELECT_PIXEL~q )

	.dataa(\state.SELECT_PIXEL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\M[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \M[4]~6 .lut_mask = 16'h55FF;
defparam \M[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N2
cycloneive_lcell_comb \M~7 (
// Equation(s):
// \M~7_combout  = (\state.RESET_SENSOR~q ) # ((\M[4]~6_combout  & (!\state.ACCUMULATION~q )) # (!\M[4]~6_combout  & ((\always1~1_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\M[4]~6_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\M~7_combout ),
	.cout());
// synopsys translate_off
defparam \M~7 .lut_mask = 16'hBFBA;
defparam \M~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N28
cycloneive_lcell_comb \M~9 (
// Equation(s):
// \M~9_combout  = ((\M[4]~17_combout  & !\M~8_combout )) # (!\M~7_combout )

	.dataa(gnd),
	.datab(\M[4]~17_combout ),
	.datac(\M~8_combout ),
	.datad(\M~7_combout ),
	.cin(gnd),
	.combout(\M~9_combout ),
	.cout());
// synopsys translate_off
defparam \M~9 .lut_mask = 16'h0CFF;
defparam \M~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N22
cycloneive_lcell_comb \M[4]~10 (
// Equation(s):
// \M[4]~10_combout  = ((!\state.SELECT_PIXEL~q  & ((\state.ACCUMULATION~q ) # (!\state.IDLE~q )))) # (!\Ma~2_combout )

	.dataa(\state.ACCUMULATION~q ),
	.datab(\state.IDLE~q ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\Ma~2_combout ),
	.cin(gnd),
	.combout(\M[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \M[4]~10 .lut_mask = 16'h0BFF;
defparam \M[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N29
dffeas \M[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\M~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M[1]~reg0 .is_wysiwyg = "true";
defparam \M[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N10
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (\M[2]~reg0_q  & (!\Add2~3  & VCC)) # (!\M[2]~reg0_q  & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((!\M[2]~reg0_q  & !\Add2~3 ))

	.dataa(\M[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h5A05;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N20
cycloneive_lcell_comb \M~11 (
// Equation(s):
// \M~11_combout  = (\Equal4~0_combout  & ((\Ma[4]~reg0_q  & ((\Add2~4_combout ))) # (!\Ma[4]~reg0_q  & (!\M[1]~reg0_q )))) # (!\Equal4~0_combout  & (((\Add2~4_combout ))))

	.dataa(\Equal4~0_combout ),
	.datab(\M[1]~reg0_q ),
	.datac(\Ma[4]~reg0_q ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\M~11_combout ),
	.cout());
// synopsys translate_off
defparam \M~11 .lut_mask = 16'hF702;
defparam \M~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N26
cycloneive_lcell_comb \M~12 (
// Equation(s):
// \M~12_combout  = ((!\M~11_combout  & \M[4]~17_combout )) # (!\M~7_combout )

	.dataa(gnd),
	.datab(\M~11_combout ),
	.datac(\M[4]~17_combout ),
	.datad(\M~7_combout ),
	.cin(gnd),
	.combout(\M~12_combout ),
	.cout());
// synopsys translate_off
defparam \M~12 .lut_mask = 16'h30FF;
defparam \M~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N27
dffeas \M[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\M~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M[2]~reg0 .is_wysiwyg = "true";
defparam \M[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N12
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\M[3]~reg0_q  & ((\Add2~5 ) # (GND))) # (!\M[3]~reg0_q  & (!\Add2~5 ))
// \Add2~7  = CARRY((\M[3]~reg0_q ) # (!\Add2~5 ))

	.dataa(gnd),
	.datab(\M[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC3CF;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N30
cycloneive_lcell_comb \M~13 (
// Equation(s):
// \M~13_combout  = (\Ma[4]~reg0_q  & (((\Add2~6_combout )))) # (!\Ma[4]~reg0_q  & ((\Equal4~0_combout  & (!\M[2]~reg0_q )) # (!\Equal4~0_combout  & ((\Add2~6_combout )))))

	.dataa(\Ma[4]~reg0_q ),
	.datab(\Equal4~0_combout ),
	.datac(\M[2]~reg0_q ),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\M~13_combout ),
	.cout());
// synopsys translate_off
defparam \M~13 .lut_mask = 16'hBF04;
defparam \M~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N24
cycloneive_lcell_comb \M~14 (
// Equation(s):
// \M~14_combout  = ((\M[4]~17_combout  & !\M~13_combout )) # (!\M~7_combout )

	.dataa(gnd),
	.datab(\M[4]~17_combout ),
	.datac(\M~13_combout ),
	.datad(\M~7_combout ),
	.cin(gnd),
	.combout(\M~14_combout ),
	.cout());
// synopsys translate_off
defparam \M~14 .lut_mask = 16'h0CFF;
defparam \M~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N25
dffeas \M[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\M~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M[3]~reg0 .is_wysiwyg = "true";
defparam \M[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N14
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = \Add2~7  $ (\M[4]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M[4]~reg0_q ),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h0FF0;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N4
cycloneive_lcell_comb \M~15 (
// Equation(s):
// \M~15_combout  = (\Ma[4]~reg0_q  & (((\Add2~8_combout )))) # (!\Ma[4]~reg0_q  & ((\Equal4~0_combout  & ((!\M[3]~reg0_q ))) # (!\Equal4~0_combout  & (\Add2~8_combout ))))

	.dataa(\Ma[4]~reg0_q ),
	.datab(\Equal4~0_combout ),
	.datac(\Add2~8_combout ),
	.datad(\M[3]~reg0_q ),
	.cin(gnd),
	.combout(\M~15_combout ),
	.cout());
// synopsys translate_off
defparam \M~15 .lut_mask = 16'hB0F4;
defparam \M~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N0
cycloneive_lcell_comb \M~16 (
// Equation(s):
// \M~16_combout  = ((\M[4]~17_combout  & !\M~15_combout )) # (!\M~7_combout )

	.dataa(gnd),
	.datab(\M[4]~17_combout ),
	.datac(\M~15_combout ),
	.datad(\M~7_combout ),
	.cin(gnd),
	.combout(\M~16_combout ),
	.cout());
// synopsys translate_off
defparam \M~16 .lut_mask = 16'h0CFF;
defparam \M~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N1
dffeas \M[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\M~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\M[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M[4]~reg0 .is_wysiwyg = "true";
defparam \M[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N18
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (((!\M[0]~reg0_q ) # (!\M[1]~reg0_q )) # (!\M[3]~reg0_q )) # (!\M[2]~reg0_q )

	.dataa(\M[2]~reg0_q ),
	.datab(\M[3]~reg0_q ),
	.datac(\M[1]~reg0_q ),
	.datad(\M[0]~reg0_q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h7FFF;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N16
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\Ma[4]~reg0_q ) # ((\M[4]~reg0_q ) # ((\always1~0_combout ) # (!\Equal4~0_combout )))

	.dataa(\Ma[4]~reg0_q ),
	.datab(\M[4]~reg0_q ),
	.datac(\Equal4~0_combout ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hFFEF;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N14
cycloneive_lcell_comb \gate~1 (
// Equation(s):
// \gate~1_combout  = ((\always1~1_combout  & ((!\Equal4~0_combout ) # (!\Ma[4]~reg0_q )))) # (!\state.SELECT_PIXEL~q )

	.dataa(\Ma[4]~reg0_q ),
	.datab(\Equal4~0_combout ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\gate~1_combout ),
	.cout());
// synopsys translate_off
defparam \gate~1 .lut_mask = 16'h7F0F;
defparam \gate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N28
cycloneive_lcell_comb \gate~2 (
// Equation(s):
// \gate~2_combout  = (!\state.ACCUMULATION~q  & ((!\state.IDLE~q ) # (!\gate[0]~reg0_q )))

	.dataa(gnd),
	.datab(\gate[0]~reg0_q ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\gate~2_combout ),
	.cout());
// synopsys translate_off
defparam \gate~2 .lut_mask = 16'h030F;
defparam \gate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N8
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \gate[0]~reg0_q  $ (GND)
// \Add3~1  = CARRY(!\gate[0]~reg0_q )

	.dataa(gnd),
	.datab(\gate[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'hCC33;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N16
cycloneive_lcell_comb \gate~0 (
// Equation(s):
// \gate~0_combout  = (\Equal4~1_combout  & (\Add3~0_combout  & (\state.SELECT_PIXEL~q  & \always1~1_combout )))

	.dataa(\Equal4~1_combout ),
	.datab(\Add3~0_combout ),
	.datac(\state.SELECT_PIXEL~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\gate~0_combout ),
	.cout());
// synopsys translate_off
defparam \gate~0 .lut_mask = 16'h8000;
defparam \gate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N0
cycloneive_lcell_comb \gate~3 (
// Equation(s):
// \gate~3_combout  = (!\state.RESET_SENSOR~q  & (!\gate~0_combout  & ((!\gate~1_combout ) # (!\gate~2_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\gate~2_combout ),
	.datac(\gate~1_combout ),
	.datad(\gate~0_combout ),
	.cin(gnd),
	.combout(\gate~3_combout ),
	.cout());
// synopsys translate_off
defparam \gate~3 .lut_mask = 16'h0015;
defparam \gate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N1
dffeas \gate[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[0]~reg0 .is_wysiwyg = "true";
defparam \gate[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N10
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\gate[1]~reg0_q  & ((\Add3~1 ) # (GND))) # (!\gate[1]~reg0_q  & (!\Add3~1 ))
// \Add3~3  = CARRY((\gate[1]~reg0_q ) # (!\Add3~1 ))

	.dataa(gnd),
	.datab(\gate[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'hC3CF;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N26
cycloneive_lcell_comb \gate~4 (
// Equation(s):
// \gate~4_combout  = (\always1~1_combout  & ((\Add3~2_combout ))) # (!\always1~1_combout  & (!\gate[0]~reg0_q ))

	.dataa(gnd),
	.datab(\gate[0]~reg0_q ),
	.datac(\Add3~2_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\gate~4_combout ),
	.cout());
// synopsys translate_off
defparam \gate~4 .lut_mask = 16'hF033;
defparam \gate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N4
cycloneive_lcell_comb \gate~5 (
// Equation(s):
// \gate~5_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~4_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\gate~4_combout ),
	.datad(\gate~1_combout ),
	.cin(gnd),
	.combout(\gate~5_combout ),
	.cout());
// synopsys translate_off
defparam \gate~5 .lut_mask = 16'h440F;
defparam \gate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N0
cycloneive_lcell_comb \gate[8]~6 (
// Equation(s):
// \gate[8]~6_combout  = (!\state.RESET_SENSOR~q  & \state.SELECT_PIXEL~q )

	.dataa(gnd),
	.datab(\state.RESET_SENSOR~q ),
	.datac(gnd),
	.datad(\state.SELECT_PIXEL~q ),
	.cin(gnd),
	.combout(\gate[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \gate[8]~6 .lut_mask = 16'h3300;
defparam \gate[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N22
cycloneive_lcell_comb \gate[8]~7 (
// Equation(s):
// \gate[8]~7_combout  = (\Ma[2]~0_combout  & (((\Equal4~1_combout ) # (!\always1~1_combout )) # (!\gate[8]~6_combout )))

	.dataa(\Ma[2]~0_combout ),
	.datab(\gate[8]~6_combout ),
	.datac(\Equal4~1_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\gate[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \gate[8]~7 .lut_mask = 16'hA2AA;
defparam \gate[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \gate[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[1]~reg0 .is_wysiwyg = "true";
defparam \gate[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N12
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (\gate[2]~reg0_q  & (!\Add3~3  & VCC)) # (!\gate[2]~reg0_q  & (\Add3~3  $ (GND)))
// \Add3~5  = CARRY((!\gate[2]~reg0_q  & !\Add3~3 ))

	.dataa(gnd),
	.datab(\gate[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h3C03;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N24
cycloneive_lcell_comb \gate~8 (
// Equation(s):
// \gate~8_combout  = (\always1~1_combout  & ((\Add3~4_combout ))) # (!\always1~1_combout  & (!\gate[1]~reg0_q ))

	.dataa(gnd),
	.datab(\gate[1]~reg0_q ),
	.datac(\Add3~4_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\gate~8_combout ),
	.cout());
// synopsys translate_off
defparam \gate~8 .lut_mask = 16'hF033;
defparam \gate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N6
cycloneive_lcell_comb \gate~9 (
// Equation(s):
// \gate~9_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~8_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\gate~1_combout ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\gate~8_combout ),
	.cin(gnd),
	.combout(\gate~9_combout ),
	.cout());
// synopsys translate_off
defparam \gate~9 .lut_mask = 16'h4073;
defparam \gate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N7
dffeas \gate[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[2]~reg0 .is_wysiwyg = "true";
defparam \gate[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N14
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\gate[3]~reg0_q  & ((\Add3~5 ) # (GND))) # (!\gate[3]~reg0_q  & (!\Add3~5 ))
// \Add3~7  = CARRY((\gate[3]~reg0_q ) # (!\Add3~5 ))

	.dataa(gnd),
	.datab(\gate[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'hC3CF;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N16
cycloneive_lcell_comb \gate~10 (
// Equation(s):
// \gate~10_combout  = (\always1~1_combout  & ((\Add3~6_combout ))) # (!\always1~1_combout  & (!\gate[2]~reg0_q ))

	.dataa(\always1~1_combout ),
	.datab(gnd),
	.datac(\gate[2]~reg0_q ),
	.datad(\Add3~6_combout ),
	.cin(gnd),
	.combout(\gate~10_combout ),
	.cout());
// synopsys translate_off
defparam \gate~10 .lut_mask = 16'hAF05;
defparam \gate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N12
cycloneive_lcell_comb \gate~11 (
// Equation(s):
// \gate~11_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~10_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\gate~1_combout ),
	.datad(\gate~10_combout ),
	.cin(gnd),
	.combout(\gate~11_combout ),
	.cout());
// synopsys translate_off
defparam \gate~11 .lut_mask = 16'h404F;
defparam \gate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N13
dffeas \gate[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[3]~reg0 .is_wysiwyg = "true";
defparam \gate[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N16
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (\gate[4]~reg0_q  & (!\Add3~7  & VCC)) # (!\gate[4]~reg0_q  & (\Add3~7  $ (GND)))
// \Add3~9  = CARRY((!\gate[4]~reg0_q  & !\Add3~7 ))

	.dataa(\gate[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h5A05;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N2
cycloneive_lcell_comb \gate~12 (
// Equation(s):
// \gate~12_combout  = (\always1~1_combout  & ((\Add3~8_combout ))) # (!\always1~1_combout  & (!\gate[3]~reg0_q ))

	.dataa(gnd),
	.datab(\gate[3]~reg0_q ),
	.datac(\always1~1_combout ),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\gate~12_combout ),
	.cout());
// synopsys translate_off
defparam \gate~12 .lut_mask = 16'hF303;
defparam \gate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N30
cycloneive_lcell_comb \gate~13 (
// Equation(s):
// \gate~13_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~12_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\gate~1_combout ),
	.datad(\gate~12_combout ),
	.cin(gnd),
	.combout(\gate~13_combout ),
	.cout());
// synopsys translate_off
defparam \gate~13 .lut_mask = 16'h404F;
defparam \gate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N31
dffeas \gate[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[4]~reg0 .is_wysiwyg = "true";
defparam \gate[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N18
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\gate[5]~reg0_q  & ((\Add3~9 ) # (GND))) # (!\gate[5]~reg0_q  & (!\Add3~9 ))
// \Add3~11  = CARRY((\gate[5]~reg0_q ) # (!\Add3~9 ))

	.dataa(gnd),
	.datab(\gate[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'hC3CF;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N6
cycloneive_lcell_comb \gate~14 (
// Equation(s):
// \gate~14_combout  = (\always1~1_combout  & ((\Add3~10_combout ))) # (!\always1~1_combout  & (!\gate[4]~reg0_q ))

	.dataa(\gate[4]~reg0_q ),
	.datab(gnd),
	.datac(\always1~1_combout ),
	.datad(\Add3~10_combout ),
	.cin(gnd),
	.combout(\gate~14_combout ),
	.cout());
// synopsys translate_off
defparam \gate~14 .lut_mask = 16'hF505;
defparam \gate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N4
cycloneive_lcell_comb \gate~15 (
// Equation(s):
// \gate~15_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~14_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\gate~1_combout ),
	.datad(\gate~14_combout ),
	.cin(gnd),
	.combout(\gate~15_combout ),
	.cout());
// synopsys translate_off
defparam \gate~15 .lut_mask = 16'h404F;
defparam \gate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y4_N5
dffeas \gate[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[5]~reg0 .is_wysiwyg = "true";
defparam \gate[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N20
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (\gate[6]~reg0_q  & (!\Add3~11  & VCC)) # (!\gate[6]~reg0_q  & (\Add3~11  $ (GND)))
// \Add3~13  = CARRY((!\gate[6]~reg0_q  & !\Add3~11 ))

	.dataa(\gate[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h5A05;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N2
cycloneive_lcell_comb \gate~16 (
// Equation(s):
// \gate~16_combout  = (\always1~1_combout  & ((\Add3~12_combout ))) # (!\always1~1_combout  & (!\gate[5]~reg0_q ))

	.dataa(\gate[5]~reg0_q ),
	.datab(\always1~1_combout ),
	.datac(gnd),
	.datad(\Add3~12_combout ),
	.cin(gnd),
	.combout(\gate~16_combout ),
	.cout());
// synopsys translate_off
defparam \gate~16 .lut_mask = 16'hDD11;
defparam \gate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N8
cycloneive_lcell_comb \gate~17 (
// Equation(s):
// \gate~17_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~16_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\gate~1_combout ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\gate~16_combout ),
	.cin(gnd),
	.combout(\gate~17_combout ),
	.cout());
// synopsys translate_off
defparam \gate~17 .lut_mask = 16'h4073;
defparam \gate~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N9
dffeas \gate[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[6]~reg0 .is_wysiwyg = "true";
defparam \gate[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N22
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\gate[7]~reg0_q  & ((\Add3~13 ) # (GND))) # (!\gate[7]~reg0_q  & (!\Add3~13 ))
// \Add3~15  = CARRY((\gate[7]~reg0_q ) # (!\Add3~13 ))

	.dataa(\gate[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'hA5AF;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N0
cycloneive_lcell_comb \gate~18 (
// Equation(s):
// \gate~18_combout  = (\always1~1_combout  & ((\Add3~14_combout ))) # (!\always1~1_combout  & (!\gate[6]~reg0_q ))

	.dataa(gnd),
	.datab(\always1~1_combout ),
	.datac(\gate[6]~reg0_q ),
	.datad(\Add3~14_combout ),
	.cin(gnd),
	.combout(\gate~18_combout ),
	.cout());
// synopsys translate_off
defparam \gate~18 .lut_mask = 16'hCF03;
defparam \gate~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N10
cycloneive_lcell_comb \gate~19 (
// Equation(s):
// \gate~19_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~18_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\gate~1_combout ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\gate~18_combout ),
	.cin(gnd),
	.combout(\gate~19_combout ),
	.cout());
// synopsys translate_off
defparam \gate~19 .lut_mask = 16'h4073;
defparam \gate~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \gate[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[7]~reg0 .is_wysiwyg = "true";
defparam \gate[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N30
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\gate[7]~reg0_q  & (\gate[6]~reg0_q  & (\gate[4]~reg0_q  & \gate[5]~reg0_q )))

	.dataa(\gate[7]~reg0_q ),
	.datab(\gate[6]~reg0_q ),
	.datac(\gate[4]~reg0_q ),
	.datad(\gate[5]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h8000;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N26
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\gate[3]~reg0_q  & (\gate[1]~reg0_q  & (\gate[0]~reg0_q  & \gate[2]~reg0_q )))

	.dataa(\gate[3]~reg0_q ),
	.datab(\gate[1]~reg0_q ),
	.datac(\gate[0]~reg0_q ),
	.datad(\gate[2]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h8000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N24
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (\gate[8]~reg0_q  & (!\Add3~15  & VCC)) # (!\gate[8]~reg0_q  & (\Add3~15  $ (GND)))
// \Add3~17  = CARRY((!\gate[8]~reg0_q  & !\Add3~15 ))

	.dataa(\gate[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'h5A05;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N10
cycloneive_lcell_comb \gate~20 (
// Equation(s):
// \gate~20_combout  = (\always1~1_combout  & ((\Add3~16_combout ))) # (!\always1~1_combout  & (!\gate[7]~reg0_q ))

	.dataa(\always1~1_combout ),
	.datab(gnd),
	.datac(\gate[7]~reg0_q ),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\gate~20_combout ),
	.cout());
// synopsys translate_off
defparam \gate~20 .lut_mask = 16'hAF05;
defparam \gate~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N6
cycloneive_lcell_comb \gate~21 (
// Equation(s):
// \gate~21_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~20_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\state.ACCUMULATION~q ),
	.datac(\gate~1_combout ),
	.datad(\gate~20_combout ),
	.cin(gnd),
	.combout(\gate~21_combout ),
	.cout());
// synopsys translate_off
defparam \gate~21 .lut_mask = 16'h404F;
defparam \gate~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y4_N7
dffeas \gate[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[8]~reg0 .is_wysiwyg = "true";
defparam \gate[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N26
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\gate[9]~reg0_q  & ((\Add3~17 ) # (GND))) # (!\gate[9]~reg0_q  & (!\Add3~17 ))
// \Add3~19  = CARRY((\gate[9]~reg0_q ) # (!\Add3~17 ))

	.dataa(\gate[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'hA5AF;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N18
cycloneive_lcell_comb \gate~22 (
// Equation(s):
// \gate~22_combout  = (\always1~1_combout  & ((\Add3~18_combout ))) # (!\always1~1_combout  & (!\gate[8]~reg0_q ))

	.dataa(gnd),
	.datab(\always1~1_combout ),
	.datac(\gate[8]~reg0_q ),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\gate~22_combout ),
	.cout());
// synopsys translate_off
defparam \gate~22 .lut_mask = 16'hCF03;
defparam \gate~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N16
cycloneive_lcell_comb \gate~23 (
// Equation(s):
// \gate~23_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((!\gate~22_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\gate~1_combout ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\gate~22_combout ),
	.cin(gnd),
	.combout(\gate~23_combout ),
	.cout());
// synopsys translate_off
defparam \gate~23 .lut_mask = 16'h4073;
defparam \gate~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N17
dffeas \gate[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[9]~reg0 .is_wysiwyg = "true";
defparam \gate[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y4_N28
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = \Add3~19  $ (\gate[10]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gate[10]~reg0_q ),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h0FF0;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N20
cycloneive_lcell_comb \gate~24 (
// Equation(s):
// \gate~24_combout  = (\always1~1_combout  & ((!\Add3~20_combout ))) # (!\always1~1_combout  & (\gate[9]~reg0_q ))

	.dataa(\gate[9]~reg0_q ),
	.datab(\always1~1_combout ),
	.datac(gnd),
	.datad(\Add3~20_combout ),
	.cin(gnd),
	.combout(\gate~24_combout ),
	.cout());
// synopsys translate_off
defparam \gate~24 .lut_mask = 16'h22EE;
defparam \gate~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y4_N14
cycloneive_lcell_comb \gate~25 (
// Equation(s):
// \gate~25_combout  = (\gate~1_combout  & (!\state.RESET_SENSOR~q  & (\state.ACCUMULATION~q ))) # (!\gate~1_combout  & (((\gate~24_combout ))))

	.dataa(\state.RESET_SENSOR~q ),
	.datab(\gate~1_combout ),
	.datac(\state.ACCUMULATION~q ),
	.datad(\gate~24_combout ),
	.cin(gnd),
	.combout(\gate~25_combout ),
	.cout());
// synopsys translate_off
defparam \gate~25 .lut_mask = 16'h7340;
defparam \gate~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y4_N15
dffeas \gate[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gate~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gate[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gate[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gate[10]~reg0 .is_wysiwyg = "true";
defparam \gate[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N24
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (\gate[8]~reg0_q  & (\gate[9]~reg0_q  & !\gate[10]~reg0_q ))

	.dataa(\gate[8]~reg0_q ),
	.datab(gnd),
	.datac(\gate[9]~reg0_q ),
	.datad(\gate[10]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h00A0;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y4_N18
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (\Equal2~1_combout  & (\Equal2~0_combout  & \Equal2~2_combout ))

	.dataa(\Equal2~1_combout ),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'hA000;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N10
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.IV_HOLD~q  & !\Equal1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.IV_HOLD~q ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h00F0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N18
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Equal2~3_combout  & ((\Selector3~0_combout ) # ((!\Equal9~3_combout  & \state.RESET_SENSOR~q )))) # (!\Equal2~3_combout  & (!\Equal9~3_combout  & (\state.RESET_SENSOR~q )))

	.dataa(\Equal2~3_combout ),
	.datab(\Equal9~3_combout ),
	.datac(\state.RESET_SENSOR~q ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hBA30;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N19
dffeas \state.RESET_SENSOR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RESET_SENSOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RESET_SENSOR .is_wysiwyg = "true";
defparam \state.RESET_SENSOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N30
cycloneive_lcell_comb \iv_hold~0 (
// Equation(s):
// \iv_hold~0_combout  = (!\state.IV_HOLD~q  & (!\state.SELECT_PIXEL~q  & ((!\state.IDLE~q ) # (!\iv_hold~reg0_q ))))

	.dataa(\iv_hold~reg0_q ),
	.datab(\state.IDLE~q ),
	.datac(\state.IV_HOLD~q ),
	.datad(\state.SELECT_PIXEL~q ),
	.cin(gnd),
	.combout(\iv_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold~0 .lut_mask = 16'h0007;
defparam \iv_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N28
cycloneive_lcell_comb \iv_reset~0 (
// Equation(s):
// \iv_reset~0_combout  = (!\state.IV_RESET~q  & ((!\LessThan1~1_combout ) # (!\state.UART_TRANSMIT~q )))

	.dataa(\state.IV_RESET~q ),
	.datab(gnd),
	.datac(\state.UART_TRANSMIT~q ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\iv_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset~0 .lut_mask = 16'h0555;
defparam \iv_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N22
cycloneive_lcell_comb \iv_hold~1 (
// Equation(s):
// \iv_hold~1_combout  = (!\state.RESET_SENSOR~q  & (!\iv_hold~0_combout  & \iv_reset~0_combout ))

	.dataa(gnd),
	.datab(\state.RESET_SENSOR~q ),
	.datac(\iv_hold~0_combout ),
	.datad(\iv_reset~0_combout ),
	.cin(gnd),
	.combout(\iv_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \iv_hold~1 .lut_mask = 16'h0300;
defparam \iv_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N23
dffeas \iv_hold~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_hold~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iv_hold~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iv_hold~reg0 .is_wysiwyg = "true";
defparam \iv_hold~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N12
cycloneive_lcell_comb \iv_reset~1 (
// Equation(s):
// \iv_reset~1_combout  = (\state.SELECT_PIXEL~q ) # ((\state.IV_HOLD~q ) # ((\state.IDLE~q  & \iv_reset~reg0_q )))

	.dataa(\state.IDLE~q ),
	.datab(\state.SELECT_PIXEL~q ),
	.datac(\state.IV_HOLD~q ),
	.datad(\iv_reset~reg0_q ),
	.cin(gnd),
	.combout(\iv_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset~1 .lut_mask = 16'hFEFC;
defparam \iv_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N24
cycloneive_lcell_comb \iv_reset~2 (
// Equation(s):
// \iv_reset~2_combout  = (\iv_reset~0_combout  & ((\iv_reset~1_combout ) # (\state.START_READ~q )))

	.dataa(\iv_reset~1_combout ),
	.datab(gnd),
	.datac(\state.START_READ~q ),
	.datad(\iv_reset~0_combout ),
	.cin(gnd),
	.combout(\iv_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \iv_reset~2 .lut_mask = 16'hFA00;
defparam \iv_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y7_N25
dffeas \iv_reset~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iv_reset~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state.RESET_SENSOR~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iv_reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iv_reset~reg0 .is_wysiwyg = "true";
defparam \iv_reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N0
cycloneive_lcell_comb \ADC1|ADC_CS_N~0 (
// Equation(s):
// \ADC1|ADC_CS_N~0_combout  = (!\ADC1|state.STOP~q  & ((\ADC1|ADC_CS_N~q ) # (\ADC1|state.START~q )))

	.dataa(\ADC1|state.STOP~q ),
	.datab(gnd),
	.datac(\ADC1|ADC_CS_N~q ),
	.datad(\ADC1|state.START~q ),
	.cin(gnd),
	.combout(\ADC1|ADC_CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|ADC_CS_N~0 .lut_mask = 16'h5550;
defparam \ADC1|ADC_CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N1
dffeas \ADC1|ADC_CS_N (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADC1|ADC_CS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|ADC_CS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|ADC_CS_N .is_wysiwyg = "true";
defparam \ADC1|ADC_CS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N14
cycloneive_lcell_comb \UART_Tx|Tx_out~0 (
// Equation(s):
// \UART_Tx|Tx_out~0_combout  = (!\UART_Tx|state.SET_DATA_BIT~q  & (!\UART_Tx|state.START_BIT~q  & ((!\UART_Tx|state.IDLE~q ) # (!\UART_Tx|Tx_out~q ))))

	.dataa(\UART_Tx|Tx_out~q ),
	.datab(\UART_Tx|state.IDLE~q ),
	.datac(\UART_Tx|state.SET_DATA_BIT~q ),
	.datad(\UART_Tx|state.START_BIT~q ),
	.cin(gnd),
	.combout(\UART_Tx|Tx_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Tx_out~0 .lut_mask = 16'h0007;
defparam \UART_Tx|Tx_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \ADC_SDAT~input (
	.i(ADC_SDAT),
	.ibar(gnd),
	.o(\ADC_SDAT~input_o ));
// synopsys translate_off
defparam \ADC_SDAT~input .bus_hold = "false";
defparam \ADC_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y20_N3
dffeas \ADC1|data_out[0] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_SDAT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[0] .is_wysiwyg = "true";
defparam \ADC1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
cycloneive_lcell_comb \ADC1|data_out[1]~feeder (
// Equation(s):
// \ADC1|data_out[1]~feeder_combout  = \ADC1|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|data_out [0]),
	.cin(gnd),
	.combout(\ADC1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \ADC1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N29
dffeas \ADC1|data_out[1] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[1] .is_wysiwyg = "true";
defparam \ADC1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneive_lcell_comb \ADC1|data_out[2]~feeder (
// Equation(s):
// \ADC1|data_out[2]~feeder_combout  = \ADC1|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|data_out [1]),
	.cin(gnd),
	.combout(\ADC1|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \ADC1|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N17
dffeas \ADC1|data_out[2] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[2] .is_wysiwyg = "true";
defparam \ADC1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
cycloneive_lcell_comb \ADC1|data_out[3]~feeder (
// Equation(s):
// \ADC1|data_out[3]~feeder_combout  = \ADC1|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|data_out [2]),
	.cin(gnd),
	.combout(\ADC1|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \ADC1|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N19
dffeas \ADC1|data_out[3] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[3] .is_wysiwyg = "true";
defparam \ADC1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneive_lcell_comb \ADC1|data_out[4]~feeder (
// Equation(s):
// \ADC1|data_out[4]~feeder_combout  = \ADC1|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|data_out [3]),
	.cin(gnd),
	.combout(\ADC1|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \ADC1|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N25
dffeas \ADC1|data_out[4] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[4] .is_wysiwyg = "true";
defparam \ADC1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N1
dffeas \ADC1|data_out[5] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC1|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[5] .is_wysiwyg = "true";
defparam \ADC1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N22
cycloneive_lcell_comb \ADC1|data_out[6]~feeder (
// Equation(s):
// \ADC1|data_out[6]~feeder_combout  = \ADC1|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADC1|data_out [5]),
	.cin(gnd),
	.combout(\ADC1|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \ADC1|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N23
dffeas \ADC1|data_out[6] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[6] .is_wysiwyg = "true";
defparam \ADC1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N26
cycloneive_lcell_comb \ADC1|data_out[7]~feeder (
// Equation(s):
// \ADC1|data_out[7]~feeder_combout  = \ADC1|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC1|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[7]~feeder .lut_mask = 16'hF0F0;
defparam \ADC1|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N27
dffeas \ADC1|data_out[7] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[7] .is_wysiwyg = "true";
defparam \ADC1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N0
cycloneive_lcell_comb \UART_Tx|Mux0~0 (
// Equation(s):
// \UART_Tx|Mux0~0_combout  = (\UART_Tx|bit_cnt [0] & ((\UART_Tx|bit_cnt [1]) # ((\ADC1|data_out [5])))) # (!\UART_Tx|bit_cnt [0] & (!\UART_Tx|bit_cnt [1] & ((\ADC1|data_out [4]))))

	.dataa(\UART_Tx|bit_cnt [0]),
	.datab(\UART_Tx|bit_cnt [1]),
	.datac(\ADC1|data_out [5]),
	.datad(\ADC1|data_out [4]),
	.cin(gnd),
	.combout(\UART_Tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Mux0~0 .lut_mask = 16'hB9A8;
defparam \UART_Tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneive_lcell_comb \UART_Tx|Mux0~1 (
// Equation(s):
// \UART_Tx|Mux0~1_combout  = (\UART_Tx|bit_cnt [1] & ((\UART_Tx|Mux0~0_combout  & (\ADC1|data_out [7])) # (!\UART_Tx|Mux0~0_combout  & ((\ADC1|data_out [6]))))) # (!\UART_Tx|bit_cnt [1] & (((\UART_Tx|Mux0~0_combout ))))

	.dataa(\ADC1|data_out [7]),
	.datab(\UART_Tx|bit_cnt [1]),
	.datac(\UART_Tx|Mux0~0_combout ),
	.datad(\ADC1|data_out [6]),
	.cin(gnd),
	.combout(\UART_Tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Mux0~1 .lut_mask = 16'hBCB0;
defparam \UART_Tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N20
cycloneive_lcell_comb \ADC1|data_out[8]~feeder (
// Equation(s):
// \ADC1|data_out[8]~feeder_combout  = \ADC1|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC1|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[8]~feeder .lut_mask = 16'hF0F0;
defparam \ADC1|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N21
dffeas \ADC1|data_out[8] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[8] .is_wysiwyg = "true";
defparam \ADC1|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \ADC1|data_out[9] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC1|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[9] .is_wysiwyg = "true";
defparam \ADC1|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneive_lcell_comb \ADC1|data_out[10]~feeder (
// Equation(s):
// \ADC1|data_out[10]~feeder_combout  = \ADC1|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADC1|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADC1|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADC1|data_out[10]~feeder .lut_mask = 16'hF0F0;
defparam \ADC1|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N31
dffeas \ADC1|data_out[10] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(\ADC1|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[10] .is_wysiwyg = "true";
defparam \ADC1|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N7
dffeas \ADC1|data_out[11] (
	.clk(!\ADC1|ADC_SCLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC1|data_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ADC1|process_flg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADC1|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC1|data_out[11] .is_wysiwyg = "true";
defparam \ADC1|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneive_lcell_comb \UART_Tx|Mux0~2 (
// Equation(s):
// \UART_Tx|Mux0~2_combout  = (\UART_Tx|bit_cnt [0] & (\UART_Tx|bit_cnt [1])) # (!\UART_Tx|bit_cnt [0] & ((\UART_Tx|bit_cnt [1] & ((\ADC1|data_out [10]))) # (!\UART_Tx|bit_cnt [1] & (\ADC1|data_out [8]))))

	.dataa(\UART_Tx|bit_cnt [0]),
	.datab(\UART_Tx|bit_cnt [1]),
	.datac(\ADC1|data_out [8]),
	.datad(\ADC1|data_out [10]),
	.cin(gnd),
	.combout(\UART_Tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Mux0~2 .lut_mask = 16'hDC98;
defparam \UART_Tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N6
cycloneive_lcell_comb \UART_Tx|Mux0~3 (
// Equation(s):
// \UART_Tx|Mux0~3_combout  = (\UART_Tx|bit_cnt [0] & ((\UART_Tx|Mux0~2_combout  & ((\ADC1|data_out [11]))) # (!\UART_Tx|Mux0~2_combout  & (\ADC1|data_out [9])))) # (!\UART_Tx|bit_cnt [0] & (((\UART_Tx|Mux0~2_combout ))))

	.dataa(\UART_Tx|bit_cnt [0]),
	.datab(\ADC1|data_out [9]),
	.datac(\ADC1|data_out [11]),
	.datad(\UART_Tx|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Mux0~3 .lut_mask = 16'hF588;
defparam \UART_Tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N10
cycloneive_lcell_comb \UART_Tx|Tx_out~1 (
// Equation(s):
// \UART_Tx|Tx_out~1_combout  = (\UART_Tx|bit_cnt [2] & ((\UART_Tx|Mux0~3_combout ))) # (!\UART_Tx|bit_cnt [2] & (\UART_Tx|Mux0~1_combout ))

	.dataa(\UART_Tx|bit_cnt [2]),
	.datab(gnd),
	.datac(\UART_Tx|Mux0~1_combout ),
	.datad(\UART_Tx|Mux0~3_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Tx_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Tx_out~1 .lut_mask = 16'hFA50;
defparam \UART_Tx|Tx_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N4
cycloneive_lcell_comb \UART_Tx|Tx_out~2 (
// Equation(s):
// \UART_Tx|Tx_out~2_combout  = (!\UART_Tx|state.STOP_TRANSMIT~q  & (!\UART_Tx|Tx_out~0_combout  & ((!\UART_Tx|Tx_out~1_combout ) # (!\UART_Tx|state.SET_DATA_BIT~q ))))

	.dataa(\UART_Tx|state.SET_DATA_BIT~q ),
	.datab(\UART_Tx|state.STOP_TRANSMIT~q ),
	.datac(\UART_Tx|Tx_out~0_combout ),
	.datad(\UART_Tx|Tx_out~1_combout ),
	.cin(gnd),
	.combout(\UART_Tx|Tx_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Tx|Tx_out~2 .lut_mask = 16'h0103;
defparam \UART_Tx|Tx_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N5
dffeas \UART_Tx|Tx_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_Tx|Tx_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Tx|Tx_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Tx|Tx_out .is_wysiwyg = "true";
defparam \UART_Tx|Tx_out .power_up = "low";
// synopsys translate_on

assign iv_hold = \iv_hold~output_o ;

assign iv_reset = \iv_reset~output_o ;

assign gate[0] = \gate[0]~output_o ;

assign gate[1] = \gate[1]~output_o ;

assign gate[2] = \gate[2]~output_o ;

assign gate[3] = \gate[3]~output_o ;

assign gate[4] = \gate[4]~output_o ;

assign gate[5] = \gate[5]~output_o ;

assign gate[6] = \gate[6]~output_o ;

assign gate[7] = \gate[7]~output_o ;

assign gate[8] = \gate[8]~output_o ;

assign gate[9] = \gate[9]~output_o ;

assign gate[10] = \gate[10]~output_o ;

assign M[0] = \M[0]~output_o ;

assign M[1] = \M[1]~output_o ;

assign M[2] = \M[2]~output_o ;

assign M[3] = \M[3]~output_o ;

assign M[4] = \M[4]~output_o ;

assign Ma[0] = \Ma[0]~output_o ;

assign Ma[1] = \Ma[1]~output_o ;

assign Ma[2] = \Ma[2]~output_o ;

assign Ma[3] = \Ma[3]~output_o ;

assign Ma[4] = \Ma[4]~output_o ;

assign ADC_SCLK = \ADC_SCLK~output_o ;

assign ADC_CS_N = \ADC_CS_N~output_o ;

assign ADC_SADDR = \ADC_SADDR~output_o ;

assign Tx_out = \Tx_out~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
