# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 17:35:17 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
vsim work.timed_counter_tb
# End time: 17:35:41 on Sep 10,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim work.timed_counter_tb 
# Start time: 17:35:41 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave -r /*
run -all
# testing 100 ns timer: enabled
# testing 100 ns timer for 2 cycles: disabled
# testing 100 ns timer for multiple cycles: enabled
# 1
# Break in Process stimuli_and_checker at C:/Users/jwilc/Documents/labs-and-homework-jwilcox76/sim/timed-counter/timed_counter_tb.vhd line 106
# End time: 17:36:16 on Sep 10,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
