

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Fri Dec 22 00:43:51 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3037825|  3037825|  36.563 ms|  36.563 ms|  3037825|  3037825|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |  3037824|  3037824|      1172|          -|          -|  2592|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1160|     1160|        13|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 17 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 26 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.97>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i12 0, void %.lr.ph18, i12 %add_ln71_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 27 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i4 1, void %.lr.ph18, i4 %select_ln71_5, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i10 0, void %.lr.ph18, i10 %select_ln74, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 29 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ii = phi i4 1, void %.lr.ph18, i4 %ii_cast_mid2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 30 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 31 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln71_2 = add i12 %indvar_flatten80, i12 1" [../src/hls/cnn.cpp:71]   --->   Operation 32 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%empty = add i4 %i, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 33 'add' 'empty' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 34 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 35 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.89ns)   --->   "%tmp = add i7 %tmp_47, i7 %p_cast" [../src/hls/cnn.cpp:71]   --->   Operation 36 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%tmp3 = add i4 %ii, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 37 'add' 'tmp3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i4 %tmp3" [../src/hls/cnn.cpp:71]   --->   Operation 38 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.89ns)   --->   "%empty_67 = add i7 %tmp3_cast, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 39 'add' 'empty_67' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%add_ln71 = add i4 %i, i4 1" [../src/hls/cnn.cpp:71]   --->   Operation 40 'add' 'add_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i12 %indvar_flatten80, i12 2592" [../src/hls/cnn.cpp:71]   --->   Operation 41 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 42 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i10 %indvar_flatten50, i10 288" [../src/hls/cnn.cpp:74]   --->   Operation 43 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i4 1, i4 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 44 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 45 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 46 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %p_mid, i7 %p_cast_mid1" [../src/hls/cnn.cpp:71]   --->   Operation 47 'add' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%select_ln71_4 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 48 'select' 'select_ln71_4' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 49 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 51 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.45ns)   --->   "%select_ln71_5 = select i1 %icmp_ln74, i4 %add_ln71, i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 52 'select' 'select_ln71_5' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%add_ln74 = add i4 %select_ln71, i4 1" [../src/hls/cnn.cpp:74]   --->   Operation 53 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%ii_cast_dup = zext i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 54 'zext' 'ii_cast_dup' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_72 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 55 'or' 'empty_72' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_72, i6 0, i6 %iii" [../src/hls/cnn.cpp:71]   --->   Operation 56 'select' 'iii_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.45ns)   --->   "%ii_cast_mid2 = select i1 %and_ln71, i4 %add_ln74, i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 57 'select' 'ii_cast_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_mid146 = add i7 %ii_cast_dup, i7 %select_ln71_4" [../src/hls/cnn.cpp:71]   --->   Operation 58 'add' 'p_mid146' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_6 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %empty_67" [../src/hls/cnn.cpp:71]   --->   Operation 59 'select' 'select_ln71_6' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%empty_73 = select i1 %and_ln71, i7 %p_mid146, i7 %select_ln71_6" [../src/hls/cnn.cpp:71]   --->   Operation 60 'select' 'empty_73' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_73, i5 0" [../src/hls/cnn.cpp:71]   --->   Operation 61 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_4 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 62 'zext' 'zext_ln77_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.96ns) (out node of the LUT)   --->   "%sum19 = add i12 %zext_ln77_4, i12 %p_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 63 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sum19_cast = zext i12 %sum19" [../src/hls/cnn.cpp:77]   --->   Operation 64 'zext' 'sum19_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %sum19_cast" [../src/hls/cnn.cpp:77]   --->   Operation 65 'getelementptr' 'output_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.35ns)   --->   "%output_load = load i12 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 66 'load' 'output_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 67 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2592, i64 2592, i64 2592"   --->   Operation 69 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ii_cast_mid2_cast = zext i4 %ii_cast_mid2" [../src/hls/cnn.cpp:71]   --->   Operation 71 'zext' 'ii_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 72 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 73 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:77]   --->   Operation 74 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (1.35ns)   --->   "%output_load = load i12 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 75 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_3 : Operation 76 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 76 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i9 0, void %._crit_edge14.loopexit, i9 %add_ln83, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 77 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge14.loopexit, i6 %select_ln83_5, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 78 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_7, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 79 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_5, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 80 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.split4" [../src/hls/cnn.cpp:95]   --->   Operation 81 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.92ns)   --->   "%add_ln83 = add i9 %indvar_flatten36, i9 1" [../src/hls/cnn.cpp:83]   --->   Operation 82 'add' 'add_ln83' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 83 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 84 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_68 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 85 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_68, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 86 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %p_shl2, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 87 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 88 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_3 = add i4 %sub_ln94, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 88 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln83 = icmp_eq  i9 %indvar_flatten36, i9 288" [../src/hls/cnn.cpp:83]   --->   Operation 89 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 90 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 91 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 92 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.88ns)   --->   "%add_ln83_1 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:83]   --->   Operation 93 'add' 'add_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.44ns)   --->   "%select_ln83_5 = select i1 %icmp_ln86, i6 %add_ln83_1, i6 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 94 'select' 'select_ln83_5' <Predicate = (!icmp_ln83)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln83_5" [../src/hls/cnn.cpp:83]   --->   Operation 95 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln83_6 = select i1 %icmp_ln86, i4 1, i4 %add_ln95_3" [../src/hls/cnn.cpp:83]   --->   Operation 96 'select' 'select_ln83_6' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 97 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 98 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 99 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 100 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 101 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 102 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 103 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 104 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_70 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 105 'trunc' 'empty_70' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_70, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 106 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_2 = sub i4 %p_shl2_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 107 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 108 [1/1] (0.27ns)   --->   "%select_ln86_5 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 108 'select' 'select_ln86_5' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i3 %select_ln86_5" [../src/hls/cnn.cpp:86]   --->   Operation 109 'sext' 'sext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.86ns)   --->   "%add_ln86 = add i4 %select_ln71_5, i4 %sext_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 110 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %add_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 111 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 112 [3/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 112 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_4 = add i4 %sub_ln94_2, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 113 'add' 'add_ln95_4' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln86_6 = select i1 %and_ln83, i4 %add_ln95_4, i4 %select_ln83_6" [../src/hls/cnn.cpp:86]   --->   Operation 114 'select' 'select_ln86_6' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:91]   --->   Operation 115 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%sext_ln94 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:94]   --->   Operation 116 'sext' 'sext_ln94' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln95_5 = add i4 %select_ln86_6, i4 %sext_ln94" [../src/hls/cnn.cpp:95]   --->   Operation 117 'add' 'add_ln95_5' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln95_5, i5 %trunc_ln83, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.98ns)   --->   "%add_ln98_2 = add i14 %shl_ln1, i14 %zext_ln77_3" [../src/hls/cnn.cpp:98]   --->   Operation 119 'add' 'add_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i14 %add_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 120 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%layer_4_weights_addr = getelementptr i32 %layer_4_weights, i64 0, i64 %zext_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 121 'getelementptr' 'layer_4_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 122 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_4 : Operation 123 [1/1] (0.86ns)   --->   "%add_ln86_3 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 123 'add' 'add_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 124 [2/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 124 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 125 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 126 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 127 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %output_load, void %._crit_edge14.loopexit, i32 %add2, void %.split4" [../src/hls/cnn.cpp:98]   --->   Operation 128 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln83_5" [../src/hls/cnn.cpp:83]   --->   Operation 130 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 131 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 132 'sext' 'sext_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.89ns)   --->   "%add_ln91 = add i7 %add_ln86_2, i7 %sext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 133 'add' 'add_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln91, i5 0" [../src/hls/cnn.cpp:91]   --->   Operation 134 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 135 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.96ns)   --->   "%add_ln98 = add i12 %shl_ln, i12 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 136 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %add_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 137 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 138 'getelementptr' 'input_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 139 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_7 : Operation 140 [1/1] (0.45ns)   --->   "%select_ln86_7 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_3" [../src/hls/cnn.cpp:86]   --->   Operation 140 'select' 'select_ln86_7' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 141 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 141 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_8 : Operation 142 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 142 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.67>
ST_9 : Operation 143 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 143 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.67>
ST_10 : Operation 144 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 144 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 145 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 145 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 146 [5/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 146 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 147 [4/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 147 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.0>
ST_14 : Operation 148 [3/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 148 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.0>
ST_15 : Operation 149 [2/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 149 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.0>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 151 'speclooptripcount' 'empty_69' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:89]   --->   Operation 155 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 156 [1/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 156 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 1.40>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%layer_4_bias_addr = getelementptr i32 %layer_4_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 158 'getelementptr' 'layer_4_bias_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [2/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 159 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_17 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 160 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.93ns)   --->   "%add_ln74_2 = add i10 %indvar_flatten50, i10 1" [../src/hls/cnn.cpp:74]   --->   Operation 161 'add' 'add_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.47ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i10 1, i10 %add_ln74_2" [../src/hls/cnn.cpp:74]   --->   Operation 162 'select' 'select_ln74' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 8> <Delay = 1.35>
ST_18 : Operation 163 [1/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 163 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 164 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 164 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 165 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 165 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.01>
ST_21 : Operation 166 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 166 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 6.01>
ST_22 : Operation 167 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 167 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 6.01>
ST_23 : Operation 168 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 168 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 3.34>
ST_24 : Operation 169 [2/2] (3.34ns)   --->   "%tmp_48 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 169 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 5.22>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 170 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 171 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 172 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 173 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.97ns)   --->   "%icmp_ln49_8 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 174 'icmp' 'icmp_ln49_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_8, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 175 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/2] (3.34ns)   --->   "%tmp_48 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 176 'fcmp' 'tmp_48' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_48" [../src/hls/cnn.cpp:49]   --->   Operation 177 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 178 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i12 %output_addr" [../src/hls/cnn.cpp:49]   --->   Operation 179 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_4_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_4_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln71                     (br               ) [ 01111111111111111111111111]
indvar_flatten80            (phi              ) [ 00100000000000000000000000]
i                           (phi              ) [ 00100000000000000000000000]
indvar_flatten50            (phi              ) [ 00111111111111111100000000]
ii                          (phi              ) [ 00100000000000000000000000]
iii                         (phi              ) [ 00100000000000000000000000]
add_ln71_2                  (add              ) [ 01111111111111111111111111]
empty                       (add              ) [ 00000000000000000000000000]
p_cast                      (zext             ) [ 00000000000000000000000000]
tmp_47                      (bitconcatenate   ) [ 00000000000000000000000000]
tmp                         (add              ) [ 00000000000000000000000000]
tmp3                        (add              ) [ 00000000000000000000000000]
tmp3_cast                   (zext             ) [ 00000000000000000000000000]
empty_67                    (add              ) [ 00000000000000000000000000]
add_ln71                    (add              ) [ 00000000000000000000000000]
icmp_ln71                   (icmp             ) [ 00111111111111111111111111]
br_ln71                     (br               ) [ 00000000000000000000000000]
icmp_ln74                   (icmp             ) [ 00011111111111111100000000]
select_ln71                 (select           ) [ 00000000000000000000000000]
p_cast_mid1                 (zext             ) [ 00000000000000000000000000]
p_mid                       (bitconcatenate   ) [ 00000000000000000000000000]
tmp_mid1                    (add              ) [ 00000000000000000000000000]
select_ln71_4               (select           ) [ 00000000000000000000000000]
xor_ln71                    (xor              ) [ 00000000000000000000000000]
icmp_ln77                   (icmp             ) [ 00000000000000000000000000]
and_ln71                    (and              ) [ 00000000000000000000000000]
select_ln71_5               (select           ) [ 01111111111111111111111111]
add_ln74                    (add              ) [ 00000000000000000000000000]
ii_cast_dup                 (zext             ) [ 00000000000000000000000000]
empty_72                    (or               ) [ 00000000000000000000000000]
iii_mid2                    (select           ) [ 00011111111111111100000000]
ii_cast_mid2                (select           ) [ 01111111111111111111111111]
p_mid146                    (add              ) [ 00000000000000000000000000]
select_ln71_6               (select           ) [ 00000000000000000000000000]
empty_73                    (select           ) [ 00000000000000000000000000]
p_mid1                      (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln77_4                 (zext             ) [ 00000000000000000000000000]
sum19                       (add              ) [ 00000000000000000000000000]
sum19_cast                  (zext             ) [ 00000000000000000000000000]
output_addr                 (getelementptr    ) [ 00011111111111111111111111]
ret_ln111                   (ret              ) [ 00000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000]
empty_71                    (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000]
ii_cast_mid2_cast           (zext             ) [ 00001111111111111000000000]
zext_ln77                   (zext             ) [ 00001111111111111100000000]
zext_ln77_3                 (zext             ) [ 00001111111111111000000000]
specloopname_ln77           (specloopname     ) [ 00000000000000000000000000]
output_load                 (load             ) [ 00111111111111111111111111]
br_ln83                     (br               ) [ 00111111111111111111111111]
indvar_flatten36            (phi              ) [ 00001000000000000000000000]
iv                          (phi              ) [ 00001000000000000000000000]
indvar_flatten              (phi              ) [ 00001000000000000000000000]
v                           (phi              ) [ 00001000000000000000000000]
vi                          (phi              ) [ 00001000000000000000000000]
add_ln83                    (add              ) [ 00111111111111111111111111]
indvars_iv_next34           (add              ) [ 00000000000000000000000000]
indvars_iv_next34_cast      (zext             ) [ 00000000000000000000000000]
empty_68                    (trunc            ) [ 00000000000000000000000000]
p_shl2                      (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln94                    (sub              ) [ 00000000000000000000000000]
add_ln95_3                  (add              ) [ 00000000000000000000000000]
icmp_ln83                   (icmp             ) [ 00111111111111111111111111]
br_ln83                     (br               ) [ 00000000000000000000000000]
icmp_ln86                   (icmp             ) [ 00000111000000000000000000]
select_ln83                 (select           ) [ 00000000000000000000000000]
add_ln83_1                  (add              ) [ 00000000000000000000000000]
select_ln83_5               (select           ) [ 00111111111111111111111111]
trunc_ln83                  (trunc            ) [ 00000000000000000000000000]
select_ln83_6               (select           ) [ 00000000000000000000000000]
xor_ln83                    (xor              ) [ 00000000000000000000000000]
icmp_ln89                   (icmp             ) [ 00000000000000000000000000]
and_ln83                    (and              ) [ 00000000000000000000000000]
indvars_iv_next34_dup       (add              ) [ 00000000000000000000000000]
or_ln86                     (or               ) [ 00000000000000000000000000]
select_ln86                 (select           ) [ 00000111000000000000000000]
indvars_iv_next34_mid1      (add              ) [ 00000000000000000000000000]
indvars_iv_next34_cast_mid1 (zext             ) [ 00000000000000000000000000]
empty_70                    (trunc            ) [ 00000000000000000000000000]
p_shl2_mid1                 (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln94_2                  (sub              ) [ 00000000000000000000000000]
select_ln86_5               (select           ) [ 00111111111111111111111111]
sext_ln86                   (sext             ) [ 00000000000000000000000000]
add_ln86                    (add              ) [ 00000000000000000000000000]
zext_ln86                   (zext             ) [ 00000110000000000000000000]
add_ln95_4                  (add              ) [ 00000000000000000000000000]
select_ln86_6               (select           ) [ 00000000000000000000000000]
trunc_ln91                  (trunc            ) [ 00000111000000000000000000]
sext_ln94                   (sext             ) [ 00000000000000000000000000]
add_ln95_5                  (add              ) [ 00000000000000000000000000]
shl_ln1                     (bitconcatenate   ) [ 00000000000000000000000000]
add_ln98_2                  (add              ) [ 00000000000000000000000000]
zext_ln98_2                 (zext             ) [ 00000000000000000000000000]
layer_4_weights_addr        (getelementptr    ) [ 00000100000000000000000000]
add_ln86_3                  (add              ) [ 00000111000000000000000000]
layer_4_weights_load        (load             ) [ 00001111111100000000000000]
mul_ln86                    (mul              ) [ 00000001000000000000000000]
add4320                     (phi              ) [ 00001111111111111111111100]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000000]
zext_ln83                   (zext             ) [ 00000000000000000000000000]
add_ln86_2                  (add              ) [ 00000000000000000000000000]
sext_ln91                   (sext             ) [ 00000000000000000000000000]
add_ln91                    (add              ) [ 00000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 00000000000000000000000000]
add_ln95                    (add              ) [ 00111111111111111111111111]
add_ln98                    (add              ) [ 00000000000000000000000000]
zext_ln98                   (zext             ) [ 00000000000000000000000000]
input_addr                  (getelementptr    ) [ 00001000100000000000000000]
select_ln86_7               (select           ) [ 00111111111111111111111111]
input_load                  (load             ) [ 00000111011100000000000000]
mul                         (fmul             ) [ 00001111000011111000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000]
empty_69                    (speclooptripcount) [ 00000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln89           (specloopname     ) [ 00000000000000000000000000]
add2                        (fadd             ) [ 00111111111111111111111111]
br_ln0                      (br               ) [ 00111111111111111111111111]
layer_4_bias_addr           (getelementptr    ) [ 00000000000000000010000000]
add_ln77                    (add              ) [ 01100000000000000011111111]
add_ln74_2                  (add              ) [ 00000000000000000000000000]
select_ln74                 (select           ) [ 01100000000000000011111111]
layer_4_bias_load           (load             ) [ 00000000000000000001111100]
add                         (fadd             ) [ 00000000000000000000000011]
bitcast_ln49                (bitcast          ) [ 00000000000000000000000000]
tmp_s                       (partselect       ) [ 00000000000000000000000000]
trunc_ln49                  (trunc            ) [ 00000000000000000000000000]
icmp_ln49                   (icmp             ) [ 00000000000000000000000000]
icmp_ln49_8                 (icmp             ) [ 00000000000000000000000000]
or_ln49                     (or               ) [ 00000000000000000000000000]
tmp_48                      (fcmp             ) [ 00000000000000000000000000]
and_ln49                    (and              ) [ 00000000000000000000000000]
select_ln49                 (select           ) [ 00000000000000000000000000]
store_ln49                  (store            ) [ 00000000000000000000000000]
br_ln0                      (br               ) [ 01111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_4_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_4_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_4_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_4_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="output_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 store_ln49/25 "/>
</bind>
</comp>

<comp id="121" class="1004" name="layer_4_weights_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_4_weights_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_4_weights_load/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="layer_4_bias_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="5"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_4_bias_addr/17 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_4_bias_load/17 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvar_flatten80_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="1"/>
<pin id="162" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten80 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten80_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten80/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="indvar_flatten50_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten50 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten50_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="10" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten50/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="ii_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="ii_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="iii_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="iii_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="6" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten36_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="1"/>
<pin id="218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten36 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten36_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten36/4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="iv_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iv (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="iv_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iv/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="4" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="v_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="v_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="vi_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vi (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="vi_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="3" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="add4320_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add4320 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="add4320_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="4"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4320/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="3"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/12 add/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="3"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_48/24 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln71_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="empty_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_47_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp3_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_67_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln71_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln71_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln74_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln71_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_cast_mid1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_mid_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_mid1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln71_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_4/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln71_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln77_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="0" index="1" bw="6" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln71_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln71_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_5/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln74_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ii_cast_dup_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_dup/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_72_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="iii_mid2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iii_mid2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="ii_cast_mid2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="0"/>
<pin id="447" dir="0" index="2" bw="4" slack="0"/>
<pin id="448" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_cast_mid2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_mid146_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid146/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln71_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_6/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_73_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_73/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_mid1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln77_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_4/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sum19_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum19/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sum19_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum19_cast/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ii_cast_mid2_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_mid2_cast/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln77_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln77_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="1"/>
<pin id="505" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln83_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="indvars_iv_next34_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="indvars_iv_next34_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="empty_68_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_68/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_shl2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln94_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln95_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_3/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln83_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="9" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln86_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln83_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln83_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln83_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_5/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln83_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln83_6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="4" slack="0"/>
<pin id="588" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_6/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xor_ln83_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln89_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="and_ln83_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="indvars_iv_next34_dup_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_dup/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="or_ln86_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln86_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="3" slack="0"/>
<pin id="626" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="indvars_iv_next34_mid1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_mid1/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="indvars_iv_next34_cast_mid1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast_mid1/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="empty_70_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_70/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_shl2_mid1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sub_ln94_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="0"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94_2/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln86_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="3" slack="0"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_5/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln86_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln86_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="2"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln86_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln95_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_4/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln86_6_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="0"/>
<pin id="688" dir="0" index="2" bw="4" slack="0"/>
<pin id="689" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_6/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln91_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln94_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln95_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_5/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="shl_ln1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="0"/>
<pin id="709" dir="0" index="1" bw="4" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="0" index="3" bw="1" slack="0"/>
<pin id="712" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln98_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="14" slack="0"/>
<pin id="719" dir="0" index="1" bw="6" slack="1"/>
<pin id="720" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_2/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln98_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="14" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln86_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_3/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln83_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="3"/>
<pin id="735" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln91_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="3"/>
<pin id="738" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln91_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="2" slack="0"/>
<pin id="742" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="shl_ln_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="0" index="1" bw="7" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln95_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="3"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln98_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="0"/>
<pin id="759" dir="0" index="1" bw="6" slack="0"/>
<pin id="760" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln98_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln86_7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="3"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="0" index="2" bw="4" slack="3"/>
<pin id="772" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_7/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln77_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="6"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/17 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln74_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="6"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/17 "/>
</bind>
</comp>

<comp id="785" class="1004" name="select_ln74_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="6"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="10" slack="0"/>
<pin id="789" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/17 "/>
</bind>
</comp>

<comp id="792" class="1004" name="bitcast_ln49_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/25 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_s_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="0" index="2" bw="6" slack="0"/>
<pin id="799" dir="0" index="3" bw="6" slack="0"/>
<pin id="800" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln49_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/25 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln49_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/25 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln49_8_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="23" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_8/25 "/>
</bind>
</comp>

<comp id="821" class="1004" name="or_ln49_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/25 "/>
</bind>
</comp>

<comp id="827" class="1004" name="and_ln49_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/25 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln49_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="2"/>
<pin id="836" dir="0" index="2" bw="32" slack="0"/>
<pin id="837" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/25 "/>
</bind>
</comp>

<comp id="841" class="1007" name="grp_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="0"/>
<pin id="843" dir="0" index="1" bw="7" slack="0"/>
<pin id="844" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="845" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86/4 add_ln86_2/6 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln71_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="12" slack="0"/>
<pin id="851" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln74_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="6"/>
<pin id="859" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln71_5_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="0"/>
<pin id="864" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln71_5 "/>
</bind>
</comp>

<comp id="868" class="1005" name="iii_mid2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="1"/>
<pin id="870" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii_mid2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="ii_cast_mid2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="0"/>
<pin id="877" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii_cast_mid2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="output_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="1"/>
<pin id="883" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="ii_cast_mid2_cast_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="3"/>
<pin id="888" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="ii_cast_mid2_cast "/>
</bind>
</comp>

<comp id="891" class="1005" name="zext_ln77_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="5"/>
<pin id="893" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="896" class="1005" name="zext_ln77_3_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="14" slack="1"/>
<pin id="898" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_3 "/>
</bind>
</comp>

<comp id="901" class="1005" name="output_load_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="4"/>
<pin id="903" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln83_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="9" slack="0"/>
<pin id="908" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln83_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln86_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="3"/>
<pin id="917" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="920" class="1005" name="select_ln83_5_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="6" slack="0"/>
<pin id="922" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_5 "/>
</bind>
</comp>

<comp id="926" class="1005" name="select_ln86_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="3"/>
<pin id="928" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln86_5_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="0"/>
<pin id="933" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln86_5 "/>
</bind>
</comp>

<comp id="936" class="1005" name="zext_ln86_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="7" slack="1"/>
<pin id="938" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86 "/>
</bind>
</comp>

<comp id="941" class="1005" name="trunc_ln91_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="2" slack="3"/>
<pin id="943" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln91 "/>
</bind>
</comp>

<comp id="946" class="1005" name="layer_4_weights_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="14" slack="1"/>
<pin id="948" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_weights_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln86_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="3"/>
<pin id="953" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln86_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="layer_4_weights_load_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="3"/>
<pin id="958" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="layer_4_weights_load "/>
</bind>
</comp>

<comp id="961" class="1005" name="add_ln95_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="3" slack="1"/>
<pin id="963" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="966" class="1005" name="input_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="1"/>
<pin id="968" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln86_7_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="1"/>
<pin id="973" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_7 "/>
</bind>
</comp>

<comp id="976" class="1005" name="input_load_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="981" class="1005" name="mul_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="986" class="1005" name="add2_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="991" class="1005" name="layer_4_bias_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="1"/>
<pin id="993" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_bias_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="add_ln77_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="1"/>
<pin id="998" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="select_ln74_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="layer_4_bias_load_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_4_bias_load "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="280"><net_src comp="274" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="141" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="164" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="175" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="302" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="198" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="320" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="175" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="164" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="186" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="10" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="198" pin="4"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="175" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="175" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="22" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="368" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="354" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="320" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="354" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="209" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="30" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="394" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="354" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="342" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="175" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="360" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="360" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="406" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="354" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="14" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="209" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="406" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="420" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="360" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="426" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="386" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="354" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="380" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="336" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="406" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="452" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="458" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="466" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="436" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="474" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="510"><net_src comp="220" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="253" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="518" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="10" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="220" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="64" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="242" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="253" pin="4"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="231" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="552" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="231" pin="4"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="552" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="10" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="540" pin="2"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="552" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="28" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="264" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="592" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="558" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="58" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="604" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="552" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="54" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="264" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="558" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="62" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="636" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="604" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="610" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="558" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="652" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="10" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="604" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="584" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="622" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="685" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="580" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="34" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="721"><net_src comp="707" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="731"><net_src comp="242" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="10" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="32" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="34" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="58" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="744" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="733" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="773"><net_src comp="10" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="68" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="182" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="94" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="94" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="779" pin="2"/><net_sink comp="785" pin=2"/></net>

<net id="801"><net_src comp="98" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="792" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="100" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="804"><net_src comp="102" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="808"><net_src comp="792" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="795" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="104" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="805" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="106" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="809" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="291" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="96" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="840"><net_src comp="833" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="846"><net_src comp="675" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="72" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="841" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="852"><net_src comp="296" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="860"><net_src comp="354" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="865"><net_src comp="412" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="871"><net_src comp="436" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="878"><net_src comp="444" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="884"><net_src comp="108" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="889"><net_src comp="497" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="894"><net_src comp="500" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="899"><net_src comp="503" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="904"><net_src comp="115" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="909"><net_src comp="506" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="914"><net_src comp="546" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="552" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="923"><net_src comp="572" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="929"><net_src comp="622" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="934"><net_src comp="658" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="939"><net_src comp="675" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="944"><net_src comp="693" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="949"><net_src comp="121" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="954"><net_src comp="727" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="959"><net_src comp="128" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="964"><net_src comp="752" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="969"><net_src comp="134" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="974"><net_src comp="768" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="979"><net_src comp="141" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="984"><net_src comp="286" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="989"><net_src comp="281" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="994"><net_src comp="147" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="999"><net_src comp="774" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1004"><net_src comp="785" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1009"><net_src comp="154" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1014"><net_src comp="281" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="833" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {25 }
 - Input state : 
	Port: conv2d.1 : input_r | {7 8 }
	Port: conv2d.1 : output_r | {2 3 }
	Port: conv2d.1 : layer_4_weights | {4 5 }
	Port: conv2d.1 : layer_4_bias | {17 18 }
  - Chain level:
	State 1
	State 2
		add_ln71_2 : 1
		empty : 1
		p_cast : 2
		tmp_47 : 2
		tmp : 3
		tmp3 : 1
		tmp3_cast : 2
		empty_67 : 4
		add_ln71 : 1
		icmp_ln71 : 1
		br_ln71 : 2
		icmp_ln74 : 1
		select_ln71 : 2
		p_cast_mid1 : 1
		p_mid : 1
		tmp_mid1 : 2
		select_ln71_4 : 4
		xor_ln71 : 2
		icmp_ln77 : 1
		and_ln71 : 2
		select_ln71_5 : 2
		add_ln74 : 3
		ii_cast_dup : 3
		empty_72 : 2
		iii_mid2 : 2
		ii_cast_mid2 : 2
		p_mid146 : 5
		select_ln71_6 : 5
		empty_73 : 6
		p_mid1 : 7
		zext_ln77_4 : 3
		sum19 : 8
		sum19_cast : 9
		output_addr : 10
		output_load : 11
	State 3
	State 4
		add_ln83 : 1
		indvars_iv_next34 : 1
		indvars_iv_next34_cast : 2
		empty_68 : 2
		p_shl2 : 3
		sub_ln94 : 4
		add_ln95_3 : 5
		icmp_ln83 : 1
		br_ln83 : 2
		icmp_ln86 : 1
		select_ln83 : 2
		add_ln83_1 : 1
		select_ln83_5 : 2
		trunc_ln83 : 3
		select_ln83_6 : 6
		xor_ln83 : 2
		icmp_ln89 : 1
		and_ln83 : 2
		indvars_iv_next34_dup : 3
		or_ln86 : 2
		select_ln86 : 2
		indvars_iv_next34_mid1 : 3
		indvars_iv_next34_cast_mid1 : 4
		empty_70 : 4
		p_shl2_mid1 : 5
		sub_ln94_2 : 6
		select_ln86_5 : 2
		sext_ln86 : 3
		add_ln86 : 4
		zext_ln86 : 5
		mul_ln86 : 6
		add_ln95_4 : 7
		select_ln86_6 : 8
		trunc_ln91 : 3
		sext_ln94 : 4
		add_ln95_5 : 9
		shl_ln1 : 10
		add_ln98_2 : 11
		zext_ln98_2 : 12
		layer_4_weights_addr : 13
		layer_4_weights_load : 14
		add_ln86_3 : 1
	State 5
	State 6
		add_ln86_2 : 1
	State 7
		add_ln91 : 1
		shl_ln : 2
		add_ln98 : 3
		zext_ln98 : 4
		input_addr : 5
		input_load : 6
	State 8
		mul : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		layer_4_bias_load : 1
		select_ln74 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		tmp_s : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_8 : 2
		or_ln49 : 3
		and_ln49 : 3
		select_ln49 : 3
		store_ln49 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_281             |    2    |   205   |   206   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln71_2_fu_296         |    0    |    0    |    19   |
|          |            empty_fu_302            |    0    |    0    |    12   |
|          |             tmp_fu_320             |    0    |    0    |    14   |
|          |             tmp3_fu_326            |    0    |    0    |    12   |
|          |           empty_67_fu_336          |    0    |    0    |    14   |
|          |           add_ln71_fu_342          |    0    |    0    |    12   |
|          |           tmp_mid1_fu_380          |    0    |    0    |    14   |
|          |           add_ln74_fu_420          |    0    |    0    |    12   |
|          |           p_mid146_fu_452          |    0    |    0    |    14   |
|          |            sum19_fu_486            |    0    |    0    |    19   |
|          |           add_ln83_fu_506          |    0    |    0    |    16   |
|          |      indvars_iv_next34_fu_512      |    0    |    0    |    10   |
|    add   |          add_ln95_3_fu_540         |    0    |    0    |    7    |
|          |          add_ln83_1_fu_566         |    0    |    0    |    13   |
|          |    indvars_iv_next34_dup_fu_610    |    0    |    0    |    10   |
|          |    indvars_iv_next34_mid1_fu_630   |    0    |    0    |    10   |
|          |           add_ln86_fu_670          |    0    |    0    |    12   |
|          |          add_ln95_4_fu_679         |    0    |    0    |    7    |
|          |          add_ln95_5_fu_701         |    0    |    0    |    12   |
|          |          add_ln98_2_fu_717         |    0    |    0    |    21   |
|          |          add_ln86_3_fu_727         |    0    |    0    |    12   |
|          |           add_ln91_fu_739          |    0    |    0    |    14   |
|          |           add_ln95_fu_752          |    0    |    0    |    10   |
|          |           add_ln98_fu_757          |    0    |    0    |    19   |
|          |           add_ln77_fu_774          |    0    |    0    |    13   |
|          |          add_ln74_2_fu_779         |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_286             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln71_fu_360         |    0    |    0    |    4    |
|          |        select_ln71_4_fu_386        |    0    |    0    |    7    |
|          |        select_ln71_5_fu_412        |    0    |    0    |    4    |
|          |           iii_mid2_fu_436          |    0    |    0    |    6    |
|          |         ii_cast_mid2_fu_444        |    0    |    0    |    4    |
|          |        select_ln71_6_fu_458        |    0    |    0    |    7    |
|          |           empty_73_fu_466          |    0    |    0    |    7    |
|  select  |         select_ln83_fu_558         |    0    |    0    |    3    |
|          |        select_ln83_5_fu_572        |    0    |    0    |    6    |
|          |        select_ln83_6_fu_584        |    0    |    0    |    4    |
|          |         select_ln86_fu_622         |    0    |    0    |    3    |
|          |        select_ln86_5_fu_658        |    0    |    0    |    3    |
|          |        select_ln86_6_fu_685        |    0    |    0    |    4    |
|          |        select_ln86_7_fu_768        |    0    |    0    |    4    |
|          |         select_ln74_fu_785         |    0    |    0    |    9    |
|          |         select_ln49_fu_833         |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln71_fu_348          |    0    |    0    |    12   |
|          |          icmp_ln74_fu_354          |    0    |    0    |    11   |
|          |          icmp_ln77_fu_400          |    0    |    0    |    10   |
|   icmp   |          icmp_ln83_fu_546          |    0    |    0    |    11   |
|          |          icmp_ln86_fu_552          |    0    |    0    |    9    |
|          |          icmp_ln89_fu_598          |    0    |    0    |    8    |
|          |          icmp_ln49_fu_809          |    0    |    0    |    11   |
|          |         icmp_ln49_8_fu_815         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln94_fu_534          |    0    |    0    |    7    |
|          |          sub_ln94_2_fu_652         |    0    |    0    |    7    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln71_fu_406          |    0    |    0    |    2    |
|    and   |           and_ln83_fu_604          |    0    |    0    |    2    |
|          |           and_ln49_fu_827          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_72_fu_430          |    0    |    0    |    2    |
|    or    |           or_ln86_fu_616           |    0    |    0    |    2    |
|          |           or_ln49_fu_821           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln71_fu_394          |    0    |    0    |    2    |
|          |           xor_ln83_fu_592          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_841             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_291             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_cast_fu_308           |    0    |    0    |    0    |
|          |          tmp3_cast_fu_332          |    0    |    0    |    0    |
|          |         p_cast_mid1_fu_368         |    0    |    0    |    0    |
|          |         ii_cast_dup_fu_426         |    0    |    0    |    0    |
|          |         zext_ln77_4_fu_482         |    0    |    0    |    0    |
|          |          sum19_cast_fu_492         |    0    |    0    |    0    |
|          |      ii_cast_mid2_cast_fu_497      |    0    |    0    |    0    |
|   zext   |          zext_ln77_fu_500          |    0    |    0    |    0    |
|          |         zext_ln77_3_fu_503         |    0    |    0    |    0    |
|          |    indvars_iv_next34_cast_fu_518   |    0    |    0    |    0    |
|          | indvars_iv_next34_cast_mid1_fu_636 |    0    |    0    |    0    |
|          |          zext_ln86_fu_675          |    0    |    0    |    0    |
|          |         zext_ln98_2_fu_722         |    0    |    0    |    0    |
|          |          zext_ln83_fu_733          |    0    |    0    |    0    |
|          |          zext_ln98_fu_763          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_47_fu_312           |    0    |    0    |    0    |
|          |            p_mid_fu_372            |    0    |    0    |    0    |
|          |            p_mid1_fu_474           |    0    |    0    |    0    |
|bitconcatenate|            p_shl2_fu_526           |    0    |    0    |    0    |
|          |         p_shl2_mid1_fu_644         |    0    |    0    |    0    |
|          |           shl_ln1_fu_707           |    0    |    0    |    0    |
|          |            shl_ln_fu_744           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_68_fu_522          |    0    |    0    |    0    |
|          |          trunc_ln83_fu_580         |    0    |    0    |    0    |
|   trunc  |           empty_70_fu_640          |    0    |    0    |    0    |
|          |          trunc_ln91_fu_693         |    0    |    0    |    0    |
|          |          trunc_ln49_fu_805         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln86_fu_666          |    0    |    0    |    0    |
|   sext   |          sext_ln94_fu_697          |    0    |    0    |    0    |
|          |          sext_ln91_fu_736          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_795            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    6    |   348   |   916   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        add2_reg_986        |   32   |
|       add4320_reg_271      |   32   |
|     add_ln71_2_reg_849     |   12   |
|      add_ln77_reg_996      |    6   |
|      add_ln83_reg_906      |    9   |
|     add_ln86_3_reg_951     |    4   |
|      add_ln95_reg_961      |    3   |
|        add_reg_1011        |   32   |
|          i_reg_171         |    4   |
|      icmp_ln74_reg_857     |    1   |
|      icmp_ln83_reg_911     |    1   |
|      icmp_ln86_reg_915     |    1   |
|  ii_cast_mid2_cast_reg_886 |    7   |
|    ii_cast_mid2_reg_875    |    4   |
|         ii_reg_194         |    4   |
|      iii_mid2_reg_868      |    6   |
|         iii_reg_205        |    6   |
|  indvar_flatten36_reg_216  |    9   |
|  indvar_flatten50_reg_182  |   10   |
|  indvar_flatten80_reg_160  |   12   |
|   indvar_flatten_reg_238   |    4   |
|     input_addr_reg_966     |   12   |
|     input_load_reg_976     |   32   |
|         iv_reg_227         |    6   |
|  layer_4_bias_addr_reg_991 |    5   |
| layer_4_bias_load_reg_1006 |   32   |
|layer_4_weights_addr_reg_946|   14   |
|layer_4_weights_load_reg_956|   32   |
|         mul_reg_981        |   32   |
|     output_addr_reg_881    |   12   |
|     output_load_reg_901    |   32   |
|    select_ln71_5_reg_862   |    4   |
|    select_ln74_reg_1001    |   10   |
|    select_ln83_5_reg_920   |    6   |
|    select_ln86_5_reg_931   |    3   |
|    select_ln86_7_reg_971   |    4   |
|     select_ln86_reg_926    |    3   |
|     trunc_ln91_reg_941     |    2   |
|          v_reg_249         |    3   |
|         vi_reg_260         |    3   |
|     zext_ln77_3_reg_896    |   14   |
|      zext_ln77_reg_891     |   64   |
|      zext_ln86_reg_936     |    7   |
+----------------------------+--------+
|            Total           |   531  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_115    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_128    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_141    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_154    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten50_reg_182 |  p0  |   2  |  10  |   20   ||    9    |
|        grp_fu_281        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_286        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_841        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_841        |  p1  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   256  ||  4.401  ||    81   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   916  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   81   |
|  Register |    -   |    -   |   531  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   879  |   997  |
+-----------+--------+--------+--------+--------+
