\section{Activities}
This chapter describes activities and tasks needed for each of the modules/subsystems in this project.

\subsection{SPI}
The following activities should be carried out to implement the SPI unit.
\begin{LIPSaktivitetslista}
	\LIPSaktivitet{1}{Define structure of SPI unit}{}{4}{phase 1}
	\LIPSaktivitet{2}{Implement high level design of the SPI unit in verilog-A}{}{20}{phase 1}
	\LIPSaktivitet{3}{2 and 4 bit counters}{}{}{}
	\LIPSaktivitet{4}{serial input, parallel output logic}{}{}{}
	\LIPSaktivitet{5}{16x 1:4 decoder}{}{}{}
	\LIPSaktivitet{13}{Simulation and test of the design}{}{}{20}
	\LIPSaktivitet{14}{Implement transistor level design of the SPI unit in Cadence}{11}{50}{phase 2}
	\LIPSaktivitet{15}{Simulation and test of the design}{14}{4}{phase 2}
	\LIPSaktivitet{16}{Implement layout level design of SPI unit in Cadence}{}{}{phase 3}
\end{LIPSaktivitetslista}

\subsection{Number generator}
The following activities should be carried out to implement a number generator using pseudo random bit sequence (PRBS).
\begin{LIPSaktivitetslista}
	\LIPSaktivitet{15}{Define structure the generator}{}{35}{phase 1}
		\LIPSaktivitet{12}{Implement high level design of the generator unit in verilog-A}{11}{20}{phase 1}
	\LIPSaktivitet{13}{Simulation and test of the design}{}{20}{}
	\LIPSaktivitet{14}{Implement transistor level design of the generator in Cadence}{11}{50}{}
	{phase 2}
	\LIPSaktivitet{15}{Simulation and test of the design}{14}{4}{phase 2}
	\LIPSaktivitet{16}{Implement layout level design of generator unit in Cadence}{}{}{phase 3}
\end{LIPSaktivitetslista}

\subsection{Kogge-Stone adder}
The following activities should be carried out to implement the adder.
\begin{LIPSaktivitetslista}
	\LIPSaktivitet{15}{Define structure of the adder}{}{35}{phase 1}
		\LIPSaktivitet{12}{Implement high level design of the adder unit in verilog-A}{11}{20}{phase 1}
	\LIPSaktivitet{13}{Simulation and test of the design}{}{20}{}
	\LIPSaktivitet{14}{Implement transistor level design of the adder in Cadence}{11}{50}{phase 2}
	\LIPSaktivitet{15}{Simulation and test of the design}{14}{4}{phase 2}
	\LIPSaktivitet{16}{Implement layout level design of adder unit in Cadence}{}{}{phase 3}
\end{LIPSaktivitetslista}

\section{Comparator}
The following activities should be carried out to implement the the output comparator.
\begin{LIPSaktivitetslista}
\LIPSaktivitet{}{Define the structure of the comparator}{}{}{}
\end{LIPSaktivitetslista}

\subsection{Planning}
\begin{LIPSaktivitetslista}
\LIPSaktivitet{20}{Weekly meetings}{}{200}{phase 1,2,3}
\end{LIPSaktivitetslista}

\subsection{Gr√§nssnitt}



