#ifndef _DT_BINDINGS_CLOCK_A1_H
#define _DT_BINDINGS_CLOCK_A1_H

enum CLK_OPS_ID {
/* Fixed Clk */
	CLK_EXT = 0,
	CLK_RTC_EXT,
/* PLL clk */
	CLK_PLL_APLL,
	CLK_PLL_MPLL,
	CLK_PLL_VPLL,
	CLK_PLL_EPLL,
/* MUX clk */
	CLK_MUX_SCLKA,
	CLK_MUX_CPU_L2C,
	CLK_MUX_AHB0,
	CLK_MUX_AHB2,
	CLK_MUX_PCLK,
	CLK_MUX_AHB1,
	CLK_MUX_DDR,
	// CLK_MUX_RSA,
	CLK_MUX_VC8000D,
	CLK_MUX_SSI,
	CLK_MUX_SFC0,
	CLK_MUX_SFC1,
	CLK_MUX_MSC0,
	CLK_MUX_MSC1,
	CLK_MUX_I2ST0,
	CLK_MUX_I2SR0,
	CLK_MUX_I2ST1,
	CLK_MUX_I2SR1,
	CLK_MUX_VDEV,
	CLK_MUX_VDEA,
	CLK_MUX_VDEM,
	CLK_MUX_IPU,
	CLK_MUX_MAC0PHY,
	CLK_MUX_MAC0TXPHY,
	CLK_MUX_MAC1PHY,
	CLK_MUX_MAC1TXPHY,
	CLK_MUX_MACPTP,
	CLK_MUX_BT0,
	CLK_MUX_PWM,
/* bus DIV clk */
	CLK_DIV_CPU,
	CLK_DIV_L2C,
	CLK_DIV_AHB0,
	CLK_DIV_AHB2,
	CLK_DIV_APB,
	CLK_DIV_AHB1,
	CLK_DIV_CPU_L2C,
	CLK_DIV_CPU_L2C_X1,
	CLK_DIV_CPU_L2C_X2,
/* module div clk */
	CLK_DIV_DDR,
	// CLK_DIV_RSA,
	CLK_DIV_VC8000D,
	CLK_DIV_SSI,
	CLK_DIV_SFC0,
	CLK_DIV_SFC1,
	CLK_DIV_MSC0,
	CLK_DIV_MSC1,
	CLK_DIV_I2ST0,
	CLK_DIV_I2SR0,
	CLK_DIV_I2ST1,
	CLK_DIV_I2SR1,
	CLK_DIV_VDEV,
	CLK_DIV_VDEA,
	CLK_DIV_VDEM,
	CLK_DIV_IPU,
	CLK_DIV_MAC0PHY,
	CLK_DIV_MAC0TXPHY,
	CLK_DIV_MAC1PHY,
	CLK_DIV_MAC1TXPHY,
	CLK_DIV_MACPTP,
	CLK_DIV_BT0,
	CLK_DIV_PWM,
/* clock gate */
	CLK_GATE_DMIC,
	CLK_GATE_AIC0,
	CLK_GATE_IPU,
	CLK_GATE_VDE,
	CLK_GATE_HDMI,
	CLK_GATE_VGA,
	CLK_GATE_SFC1,
	CLK_GATE_SFC0,
	CLK_GATE_AIC1,
	CLK_GATE_RTC,
	CLK_GATE_I2C1,
	CLK_GATE_I2C0,
	CLK_GATE_AHB1,
	CLK_GATE_AIP,
	CLK_GATE_SSI1,
	CLK_GATE_SSI0,
	CLK_GATE_MSC1,
	CLK_GATE_MSC0,
	CLK_GATE_OTG2,
	CLK_GATE_OTG1,
	CLK_GATE_OTG0,
	CLK_GATE_UART2,
	CLK_GATE_UART1,
	CLK_GATE_UART0,
	CLK_GATE_NEMC,
	CLK_GATE_OST,
	CLK_GATE_TCU,
	CLK_GATE_EFUSE,
	CLK_GATE_DDR,
	CLK_GATE_AHB0,
	CLK_GATE_APB,
	CLK_GATE_CPU,

	CLK_GATE_PWM,
	CLK_GATE_BT0,
	CLK_GATE_JPEG,
	CLK_GATE_BUS_MONITOR,
	CLK_GATE_SATA,
	CLK_GATE_GMAC1,
	CLK_GATE_AES,
	CLK_GATE_GMAC0,
	CLK_GATE_DTRNG,
	CLK_GATE_VC8000D,
	CLK_GATE_DES,
	// CLK_GATE_RSA,
	CLK_GATE_PDMA,
	CLK_GATE_HASH,
	CLK_CE_I2S0T,
	CLK_CE_I2S0R,
	CLK_CE_I2S1T,
	CLK_CE_I2S1R,
	CLK_GATE_USBPHY,
	NR_CLKS,
};

#endif
