$date
	Fri Sep 27 10:16:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module eightbit_tb $end
$var wire 9 ! s [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 9 & s [8:0] $end
$var wire 8 ' c [7:0] $end
$scope module u1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var reg 1 * c $end
$var reg 1 + s $end
$upscope $end
$scope module u2 $end
$var wire 1 , Cin $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / s $end
$var wire 1 0 Cout $end
$upscope $end
$scope module u3 $end
$var wire 1 1 Cin $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 s $end
$var wire 1 5 Cout $end
$upscope $end
$scope module u4 $end
$var wire 1 6 Cin $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 s $end
$var wire 1 : Cout $end
$upscope $end
$scope module u5 $end
$var wire 1 ; Cin $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > s $end
$var wire 1 ? Cout $end
$upscope $end
$scope module u6 $end
$var wire 1 @ Cin $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C s $end
$var wire 1 D Cout $end
$upscope $end
$scope module u7 $end
$var wire 1 E Cin $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H s $end
$var wire 1 I Cout $end
$upscope $end
$scope module u8 $end
$var wire 1 J Cin $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M s $end
$var wire 1 N Cout $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0N
1M
1L
0K
0J
0I
1H
0G
0F
1E
1D
0C
0B
1A
1@
1?
0>
1=
1<
0;
0:
19
08
07
16
15
04
13
12
01
00
0/
0.
0-
0,
1+
0*
0)
1(
bz0110100 '
b11001001 &
b10010100 %
b110101 $
b10010100 #
b110101 "
b11001001 !
$end
#20
0H
0E
1/
09
1C
0D
0M
1N
1,
14
06
1>
0@
1J
1*
b100110110 !
b100110110 &
0+
05
0?
bz1000001 '
1I
1)
1G
0L
02
0<
1F
1K
b1010101 #
b1010101 %
b11100001 "
b11100001 $
#40
