
---------- Begin Simulation Statistics ----------
final_tick                                56848310500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83692                       # Simulator instruction rate (inst/s)
host_mem_usage                                 305328                       # Number of bytes of host memory used
host_op_rate                                    84012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1430.28                       # Real time elapsed on the host
host_tick_rate                               39746245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119703475                       # Number of instructions simulated
sim_ops                                     120160866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056848                       # Number of seconds simulated
sim_ticks                                 56848310500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  96260934                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 80399221                       # number of cc regfile writes
system.cpu.committedInsts                   119703475                       # Number of Instructions Simulated
system.cpu.committedOps                     120160866                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.949819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.949819                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          128245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3101989                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 27017918                       # Number of branches executed
system.cpu.iew.exec_nop                          6011                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.299407                       # Inst execution rate
system.cpu.iew.exec_refs                     43044217                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   17444253                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3241782                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              29748988                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                496                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             20537258                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           167016196                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              25599964                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8556821                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             147738191                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    176                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4600                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3087424                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4786                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            481                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1675635                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1426354                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 154572268                       # num instructions consuming a value
system.cpu.iew.wb_count                     146327164                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.475045                       # average fanout of values written-back
system.cpu.iew.wb_producers                  73428804                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.286997                       # insts written-back per cycle
system.cpu.iew.wb_sent                      146429334                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                196520235                       # number of integer regfile reads
system.cpu.int_regfile_writes                78528401                       # number of integer regfile writes
system.cpu.ipc                               1.052832                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.052832                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             104346786     66.76%     66.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               127645      0.08%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    77      0.00%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  58      0.00%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            5747555      3.68%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            4342      0.00%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     70.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5520      0.00%     70.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     70.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                16716      0.01%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                32160      0.02%     70.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                20957      0.01%     70.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     70.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10708      0.01%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           8249      0.01%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            139      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             27657354     17.70%     88.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18316672     11.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              156295012                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    26285682                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.168180                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                22279428     84.76%     84.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   4786      0.02%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       6      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    12      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3706734     14.10%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                294705      1.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              156858890                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          404878220                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    125279044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         178898566                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  167009689                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 156295012                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 496                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        46849318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2323990                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     41757123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     113568377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.376219                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.198546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            39463451     34.75%     34.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17046908     15.01%     49.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35569616     31.32%     81.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17850686     15.72%     96.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3631766      3.20%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                5950      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       113568377                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.374667                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               25721794                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           49889853                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     21048120                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          34961415                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             12596                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2824                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             29748988                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20537258                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               612935670                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4003195                       # number of misc regfile writes
system.cpu.numCycles                        113696622                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   63025                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  42701                       # number of predicate regfile writes
system.cpu.timesIdled                            1794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 15383884                       # number of vector regfile reads
system.cpu.vec_regfile_writes                13914237                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       346294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        895410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       977670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       145652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1956859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         145652                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                40351953                       # Number of BP lookups
system.cpu.branchPred.condPredicted          34182145                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3088706                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21161498                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21153670                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.963008                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   54806                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 36                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82580                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              79549                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3031                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          447                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        41401767                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3085771                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    107240614                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.120530                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.123162                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        66575692     62.08%     62.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        17171604     16.01%     78.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8815261      8.22%     86.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2910840      2.71%     89.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3914326      3.65%     92.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           54548      0.05%     92.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          815204      0.76%     93.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           54674      0.05%     93.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6928465      6.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    107240614                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            119708961                       # Number of instructions committed
system.cpu.commit.opsCommitted              120166352                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    35440282                       # Number of memory references committed
system.cpu.commit.loads                      21253522                       # Number of loads committed
system.cpu.commit.amos                            184                       # Number of atomic instructions committed
system.cpu.commit.membars                         202                       # Number of memory barriers committed
system.cpu.commit.branches                   24020079                       # Number of branches committed
system.cpu.commit.vector                     17860347                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    92266357                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 39546                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     80522045     67.01%     67.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116292      0.10%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           64      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     67.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult      3990432      3.32%     70.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc         4136      0.00%     70.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     70.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         5484      0.00%     70.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     70.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        16715      0.01%     70.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        31817      0.03%     70.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        20948      0.02%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         9842      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         8064      0.01%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     70.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21253522     17.69%     88.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14186760     11.81%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    120166352                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6928465                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     39628803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39628803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     39644497                       # number of overall hits
system.cpu.dcache.overall_hits::total        39644497                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       119695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       119702                       # number of overall misses
system.cpu.dcache.overall_misses::total        119702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3321610619                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3321610619                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3321610619                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3321610619                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39748498                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39748498                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39764199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39764199                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27750.621321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27750.621321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27748.998505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27748.998505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        73494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        78920                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5591                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1946                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.145055                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.554985                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches            141504                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       974286                       # number of writebacks
system.cpu.dcache.writebacks::total            974286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65850                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65850                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        53851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       921479                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       975330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1459918928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1459918928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1460214928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  13432352867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14892567795                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001355                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27113.361092                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27113.361092                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27115.836809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14576.949520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15269.260450                       # average overall mshr miss latency
system.cpu.dcache.replacements                 974286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25482972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25482972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2200806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2200806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25559377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25559377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28804.476147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28804.476147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        37608                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37608                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        38797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1145302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1145302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29520.388174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29520.388174                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14145818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14145818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        43274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        43274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1120175619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1120175619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14189092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14189092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25885.650021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25885.650021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        28229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        28229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    314496928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    314496928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20903.750615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20903.750615                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        15694                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         15694                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15701                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15701                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000446                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000446                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       296000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       296000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000382                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       921479                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       921479                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  13432352867                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  13432352867                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 14576.949520                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 14576.949520                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       629000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       629000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.551724                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.551724                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 39312.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 39312.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       119500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       119500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.103448                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 39833.333333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 39833.333333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       149663823                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    152914944                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit      2564924                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          463                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       6079932                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.002318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40620094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            975310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.648393                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    59.183519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   963.818799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.057796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.941229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          844                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80504150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80504150                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10675640                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11054517                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  83059184                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               5691612                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3087424                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19451571                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3074                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              186967870                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              11157150                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3045733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      212679731                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    40351953                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           21288025                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     107429209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6180718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  616                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            13                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2447                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  74809868                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1926                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          113568377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.877766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.019385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7929930      6.98%      6.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 43006633     37.87%     44.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 17647199     15.54%     60.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 44984615     39.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            113568377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.354909                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.870590                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     74805352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         74805352                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     74805352                       # number of overall hits
system.cpu.icache.overall_hits::total        74805352                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4503                       # number of overall misses
system.cpu.icache.overall_misses::total          4503                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164147454                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164147454                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164147454                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164147454                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     74809855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     74809855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     74809855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     74809855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36452.910060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36452.910060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36452.910060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36452.910060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46962                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               755                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.201325                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3239                       # number of writebacks
system.cpu.icache.writebacks::total              3239                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          751                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          751                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          751                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          751                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3752                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    138774462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138774462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    138774462                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138774462                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36986.796908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36986.796908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36986.796908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36986.796908                       # average overall mshr miss latency
system.cpu.icache.replacements                   3239                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     74805352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        74805352                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4503                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164147454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164147454                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     74809855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     74809855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36452.910060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36452.910060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    138774462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138774462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36986.796908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36986.796908                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.120595                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            74809103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19943.775793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.120595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         149623461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        149623461                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       13407                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8495466                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   78                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 481                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                6350498                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 3932                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  56848310500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3087424                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 22043698                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7836256                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          44854                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  75472301                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5083844                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              173822210                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               6140537                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 51951                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7300                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    486                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77571                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           25535                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           205219780                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   427117688                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                227215692                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 23021681                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                49434                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             141795757                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 63424023                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2898                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 181                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10789194                       # count of insts added to the skid buffer
system.cpu.rob.reads                        261864772                       # The number of ROB reads
system.cpu.rob.writes                       329464097                       # The number of ROB writes
system.cpu.thread_0.numInsts                119703475                       # Number of Instructions committed
system.cpu.thread_0.numOps                  120160866                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       794704                       # number of demand (read+write) hits
system.l2.demand_hits::total                   833455                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1407                       # number of overall hits
system.l2.overall_hits::.cpu.data               37344                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       794704                       # number of overall hits
system.l2.overall_hits::total                  833455                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       126775                       # number of demand (read+write) misses
system.l2.demand_misses::total                 145593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2345                       # number of overall misses
system.l2.overall_misses::.cpu.data             16473                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       126775                       # number of overall misses
system.l2.overall_misses::total                145593                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    125568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1022272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   6874163298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8022003798                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    125568000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1022272500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   6874163298                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8022003798                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            53817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       921479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               979048                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           53817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       921479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              979048                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.625000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.306093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.137578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.625000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.306093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.137578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53547.121535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 62057.457658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 54223.335027                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55098.828913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53547.121535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 62057.457658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 54223.335027                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55098.828913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    219558                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              129902                       # number of writebacks
system.l2.writebacks::total                    129902                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher        14146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               14170                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher        14146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              14170                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       112629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       112629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       370373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           501796                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    111504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    922920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   5755478120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6789902120                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    111504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    922920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   5755478120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   9972913245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16762815365                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.305647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.122226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.305647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.122226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.512535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47549.680171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 56107.970089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51101.209458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51664.488864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47549.680171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 56107.970089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51101.209458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 26926.674582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33405.637679                       # average overall mshr miss latency
system.l2.replacements                         323969                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       691284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           691284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       691284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       691284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       286237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           286237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       286237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       286237                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       370373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         370373                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   9972913245                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   9972913245                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 26926.674582                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 26926.674582                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       439500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       439500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 19977.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19977.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       328000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       328000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 14909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14909.090909                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             12496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12510                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2593                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    171218000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     171218000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.171847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.171688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 66030.852295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66030.852295                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    155626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    155626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.171714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.171555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60064.067927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60064.067927                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1407                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1407                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    125568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.625000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.625000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53547.121535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53547.121535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    111504000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111504000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47549.680171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47549.680171                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       794690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            819538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        13880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       126775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          140655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    851054500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   6874163298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7725217798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        38728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       921465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        960193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.358397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.137580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146486                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 61315.165706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 54223.335027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54923.165177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           22                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        14146                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14168                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       112629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    767294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   5755478120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6522772120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.357829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.122228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55368.307115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51101.209458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51568.715520                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 9                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.357143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.357143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data        16400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        16400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        61500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        61500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 3065794                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3291629                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               177370                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                379                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                560027                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30862.482725                       # Cycle average of tags in use
system.l2.tags.total_refs                     2037316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1203779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.692434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   25601.777631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5260.705094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.781304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.160544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         29751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         7527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        19745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.907928                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.074860                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16856619                       # Number of tag accesses
system.l2.tags.data_accesses                 16856619                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         150080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1052864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      7308288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     14382208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22893440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       150080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        150080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8313728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8313728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       114192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       224722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              357710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       129902                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             129902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2640008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18520586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    128557699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    252992708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             402711001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2640008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2640008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      146244065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146244065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      146244065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2640008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18520586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    128557699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    252992708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            548955065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             355118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       129902                       # Transaction distribution
system.membus.trans_dist::CleanEvict           194065                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2591                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2591                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         355119                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1039411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1039411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31207104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31207104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            549143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  549143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              549143                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1637460448                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1788545000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            963944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       821186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       286241                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          194067                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           654002                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15103                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3752                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       960193                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10742                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2924973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2935715                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       447360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    124774720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              125222080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          977994                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8315200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1957182                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262455                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1811526     92.56%     92.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 145656      7.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1957182                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56848310500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2325243380                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5639474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1462962499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            35325                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
