{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540347551118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540347551126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 21:19:10 2018 " "Processing started: Tue Oct 23 21:19:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540347551126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347551126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_interrupt -c nios_interrupt " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_interrupt -c nios_interrupt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347551126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540347552045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540347552045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/nios_interrupt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/nios_interrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_interrupt-rtl " "Found design unit 1: nios_interrupt-rtl" {  } { { "synthesis/nios_interrupt.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563727 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt " "Found entity 1: nios_interrupt" {  } { { "synthesis/nios_interrupt.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/nios_interrupt.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_irq_mapper " "Found entity 1: nios_interrupt_irq_mapper" {  } { { "synthesis/submodules/nios_interrupt_irq_mapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0 " "Found entity 1: nios_interrupt_mm_interconnect_0" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_interrupt_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563770 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_mux " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_demux_002" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_rsp_demux " "Found entity 1: nios_interrupt_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_mux_002" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_mux " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_cmd_demux " "Found entity 1: nios_interrupt_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563815 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_004_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563836 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router_004 " "Found entity 2: nios_interrupt_mm_interconnect_0_router_004" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563842 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router_002 " "Found entity 2: nios_interrupt_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563849 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router_001 " "Found entity 2: nios_interrupt_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_interrupt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_interrupt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_interrupt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540347563854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_mm_interconnect_0_router_default_decode " "Found entity 1: nios_interrupt_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563856 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_mm_interconnect_0_router " "Found entity 2: nios_interrupt_mm_interconnect_0_router" {  } { { "synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_timer_0 " "Found entity 1: nios_interrupt_timer_0" {  } { { "synthesis/submodules/nios_interrupt_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_sysid_qsys_0 " "Found entity 1: nios_interrupt_sysid_qsys_0" {  } { { "synthesis/submodules/nios_interrupt_sysid_qsys_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_onchip_memory2_0 " "Found entity 1: nios_interrupt_onchip_memory2_0" {  } { { "synthesis/submodules/nios_interrupt_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0 " "Found entity 1: nios_interrupt_nios2_gen2_0" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347563942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347563942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios_interrupt_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_interrupt_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios_interrupt_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios_interrupt_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios_interrupt_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_interrupt_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios_interrupt_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_interrupt_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios_interrupt_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_interrupt_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios_interrupt_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios_interrupt_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_interrupt_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios_interrupt_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios_interrupt_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios_interrupt_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios_interrupt_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_interrupt_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios_interrupt_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_interrupt_nios2_gen2_0_cpu " "Found entity 27: nios_interrupt_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_interrupt_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/nios_interrupt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_interrupt_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564784 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_interrupt_jtag_uart_0_scfifo_w " "Found entity 2: nios_interrupt_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564784 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_interrupt_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_interrupt_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564784 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_interrupt_jtag_uart_0_scfifo_r " "Found entity 4: nios_interrupt_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564784 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_interrupt_jtag_uart_0 " "Found entity 5: nios_interrupt_jtag_uart_0" {  } { { "synthesis/submodules/nios_interrupt_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_interrupt_pioa.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_interrupt_pioa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_interrupt_PIOA " "Found entity 1: nios_interrupt_PIOA" {  } { { "synthesis/submodules/nios_interrupt_PIOA.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/synthesis/submodules/nios_interrupt_PIOA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540347564799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564799 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \")\", or \",\" nios_interrupt_de10.vhdl(7) " "VHDL syntax error at nios_interrupt_de10.vhdl(7) near text \"0\";  expecting \")\", or \",\"" {  } { { "nios_interrupt_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/nios_interrupt_de10.vhdl" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564811 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "nios_interrupt_de10 nios_interrupt_de10.vhdl(4) " "Ignored construct nios_interrupt_de10 at nios_interrupt_de10.vhdl(4) due to previous errors" {  } { { "nios_interrupt_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/nios_interrupt_de10.vhdl" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1540347564813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_interrupt_de10.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file nios_interrupt_de10.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/output_files/nios_interrupt.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 6/output_files/nios_interrupt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347564925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540347566365 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 23 21:19:26 2018 " "Processing ended: Tue Oct 23 21:19:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540347566365 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540347566365 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540347566365 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347566365 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540347567139 ""}
