vsim work.Top_FB_TestBench
# vsim work.Top_FB_TestBench 
# Start time: 16:34:19 on Jul 23,2022
# Loading sv_std.std
# Loading work.Top_FB_TestBench
# Loading work.top
# Loading work.vga
# Loading work.ROM_top
# Loading work.FIFO_top
# Loading work.flip_flop_fifo
# Loading work.RGBMemory_top
# Loading work.RGBmemcoderdecoderv2
# Loading work.single_port_ram
# Loading work.memsyncreset
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 10, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv Line: 7
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'key_sw'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'abcdefgh'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'digit'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'buzzer'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'rgb'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'resetcnt'. The port definition is at: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT/FrameBuffer File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 191
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: callo  Hostname: DESKTOP-GJ4JLSH  ProcessID: 16092
#           Attempting to use alternate WLF file "./wlft7hncbb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7hncbb
run
run
run
run
quit -sim
# End time: 16:36:18 on Jul 23,2022, Elapsed time: 0:01:59
# Errors: 0, Warnings: 13
# Compile of RGBmemcodec2.v was successful.
# Compile of ROM_top.v was successful.
# Compile of RAM.v was successful.
# Compile of RGBmemcodec2.v was successful.
# Compile of RGBMemory_top.v was successful.
# Compile of fifo.v was successful.
# Compile of FIFO_top.v was successful.
# Compile of memsyncreset.v was successful.
# Compile of vga.v was successful.
# Compile of Top_TestBench.sv was successful.
# Compile of top.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.Top_FB_TestBench
# vsim work.Top_FB_TestBench 
# Start time: 17:57:38 on Jul 23,2022
# Loading sv_std.std
# Loading work.Top_FB_TestBench
# Loading work.top
# Loading work.vga
# Loading work.ROM_top
# Loading work.FIFO_top
# Loading work.flip_flop_fifo
# Loading work.RGBMemory_top
# Loading work.RGBmemcoderdecoderv2
# Loading work.single_port_ram
# Loading work.memsyncreset
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 10, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv Line: 7
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'key_sw'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'abcdefgh'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'digit'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'buzzer'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'rgb'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'resetcnt'. The port definition is at: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT/FrameBuffer File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 191
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 18:01:04 on Jul 23,2022, Elapsed time: 0:03:26
# Errors: 0, Warnings: 13
# Compile of ROM_top.v was successful.
# Compile of RAM.v was successful.
# Compile of RGBmemcodec2.v was successful.
# Compile of RGBMemory_top.v was successful.
# Compile of fifo.v was successful.
# Compile of FIFO_top.v was successful.
# Compile of memsyncreset.v was successful.
# Compile of vga.v was successful.
# Compile of Top_TestBench.sv was successful.
# Compile of top.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.Top_FB_TestBench
# vsim work.Top_FB_TestBench 
# Start time: 18:04:27 on Jul 23,2022
# Loading sv_std.std
# Loading work.Top_FB_TestBench
# Loading work.top
# Loading work.vga
# Loading work.ROM_top
# Loading work.FIFO_top
# Loading work.flip_flop_fifo
# Loading work.RGBMemory_top
# Loading work.RGBmemcoderdecoderv2
# Loading work.single_port_ram
# Loading work.memsyncreset
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 10, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv Line: 7
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'key_sw'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'abcdefgh'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'digit'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'buzzer'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'rgb'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'resetcnt'. The port definition is at: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT/FrameBuffer File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 191
run
run
quit -sim
# End time: 18:05:20 on Jul 23,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 12
# Compile of ROM_top.v was successful.
# Compile of RAM.v was successful.
# Compile of RGBmemcodec2.v was successful.
# Compile of RGBMemory_top.v was successful.
# Compile of fifo.v was successful.
# Compile of FIFO_top.v was successful.
# Compile of memsyncreset.v was successful.
# Compile of vga.v was successful.
# Compile of Top_TestBench.sv was successful.
# Compile of top.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.Top_FB_TestBench
# vsim work.Top_FB_TestBench 
# Start time: 18:25:37 on Jul 23,2022
# Loading sv_std.std
# Loading work.Top_FB_TestBench
# Loading work.top
# Loading work.vga
# Loading work.ROM_top
# Loading work.FIFO_top
# Loading work.flip_flop_fifo
# Loading work.RGBMemory_top
# Loading work.RGBmemcoderdecoderv2
# Loading work.single_port_ram
# Loading work.memsyncreset
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 10, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv Line: 7
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'key_sw'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'abcdefgh'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'digit'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'buzzer'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'rgb'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'resetcnt'. The port definition is at: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT/FrameBuffer File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 191
run
# ** Warning: (vsim-7) Failed to open readmem file "hex_RGB_TestPicture1.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/ROM/ROM_top.v(44)
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT/ROM
quit -sim
# End time: 18:25:57 on Jul 23,2022, Elapsed time: 0:00:20
# Errors: 0, Warnings: 13
vsim work.Top_FB_TestBench
# vsim work.Top_FB_TestBench 
# Start time: 18:26:29 on Jul 23,2022
# Loading sv_std.std
# Loading work.Top_FB_TestBench
# Loading work.top
# Loading work.vga
# Loading work.ROM_top
# Loading work.FIFO_top
# Loading work.flip_flop_fifo
# Loading work.RGBMemory_top
# Loading work.RGBmemcoderdecoderv2
# Loading work.single_port_ram
# Loading work.memsyncreset
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 10, found 2.
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv Line: 7
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'key_sw'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'abcdefgh'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'digit'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'buzzer'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/Top_TestBench.sv(7): [TFMPC] - Missing connection for port 'rgb'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'resetcnt'. The port definition is at: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/MEM/RGBMemory_top.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /Top_FB_TestBench/DUT/FrameBuffer File: D:/Users/callo/Documents/GitHub/VGA-Framebuffer/SourceFiles/TOP/top.v Line: 191
run
quit -sim
# End time: 18:28:36 on Jul 23,2022, Elapsed time: 0:02:07
# Errors: 0, Warnings: 11
