[01/07 14:20:14      0s] 
[01/07 14:20:14      0s] Cadence Innovus(TM) Implementation System.
[01/07 14:20:14      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/07 14:20:14      0s] 
[01/07 14:20:14      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[01/07 14:20:14      0s] Options:	
[01/07 14:20:14      0s] Date:		Tue Jan  7 14:20:14 2025
[01/07 14:20:14      0s] Host:		fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB)
[01/07 14:20:14      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/07 14:20:14      0s] 
[01/07 14:20:14      0s] License:
[01/07 14:20:14      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[01/07 14:20:14      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/07 14:20:47     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[01/07 14:20:49     19s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 14:20:49     19s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[01/07 14:20:49     19s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 14:20:49     19s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[01/07 14:20:49     19s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[01/07 14:20:49     19s] @(#)CDS: CPE v20.11-s013
[01/07 14:20:49     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 14:20:49     19s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[01/07 14:20:49     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/07 14:20:49     19s] @(#)CDS: RCDB 11.15.0
[01/07 14:20:49     19s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[01/07 14:20:49     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14988_fatima.novalocal_ist1112497_2tZmoR.

[01/07 14:20:49     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[01/07 14:20:51     20s] 
[01/07 14:20:51     20s] **INFO:  MMMC transition support version v31-84 
[01/07 14:20:51     20s] 
[01/07 14:20:51     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/07 14:20:51     20s] <CMD> suppressMessage ENCEXT-2799
[01/07 14:20:51     20s] <CMD> win
[01/07 14:28:25    102s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/07 14:28:25    102s] <CMD> set dbgDualViewAwareXTree 1
[01/07 14:28:25    102s] <CMD> set dcgHonorSignalNetNDR 1
[01/07 14:28:25    102s] <CMD> set defHierChar /
[01/07 14:28:25    102s] Set Default Input Pin Transition as 0.1 ps.
[01/07 14:28:25    102s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/07 14:28:25    102s] <CMD> set distributed_client_message_echo 1
[01/07 14:28:25    102s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/07 14:28:25    102s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/07 14:28:25    102s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/07 14:28:25    102s] <CMD> set floorplan_default_site core
[01/07 14:28:25    102s] <CMD> set fpIsMaxIoHeight 0
[01/07 14:28:25    102s] <CMD> set init_gnd_net dgnd
[01/07 14:28:25    102s] <CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef ../lef_libs/fsc0h_d_generic_core.lef ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef}
[01/07 14:28:25    102s] <CMD> set init_mmmc_file BATCHARGER_controller.view
[01/07 14:28:25    102s] <CMD> set init_oa_search_lib {}
[01/07 14:28:25    102s] <CMD> set init_original_verilog_files BATCHARGER_controller_synth.v
[01/07 14:28:25    102s] <CMD> set init_pwr_net dvdd
[01/07 14:28:25    102s] <CMD> set init_verilog BATCHARGER_controller_synth.v
[01/07 14:28:25    102s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 14:28:25    102s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 14:28:25    102s] <CMD> set latch_time_borrow_mode max_borrow
[01/07 14:28:25    102s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.base_cells} title {!!str {Techlib Cells}}}} {!!map {metric {!!str design.instances.register} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/07 14:28:25    102s] <CMD> set pegDefaultResScaleFactor 1
[01/07 14:28:25    102s] <CMD> set pegDetailResScaleFactor 1
[01/07 14:28:25    102s] <CMD> set pegEnableDualViewForTQuantus 1
[01/07 14:28:25    102s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 14:28:25    102s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 14:28:25    102s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/07 14:28:25    102s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/07 14:28:25    102s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 14:28:25    102s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 14:28:25    102s] <CMD> suppressMessage -silent GLOBAL-100
[01/07 14:28:25    102s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 14:28:25    102s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/07 14:28:25    102s] <CMD> get_message -id GLOBAL-100 -suppress
[01/07 14:28:25    102s] <CMD> suppressMessage -silent GLOBAL-100
[01/07 14:28:25    102s] <CMD> unsuppressMessage -silent GLOBAL-100
[01/07 14:28:25    102s] <CMD> set timing_enable_default_delay_arc 1
[01/07 14:28:25    102s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/07 14:28:25    102s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/07 14:28:43    105s] <CMD> init_design
[01/07 14:28:43    105s] #% Begin Load MMMC data ... (date=01/07 14:28:43, mem=619.3M)
[01/07 14:28:43    106s] #% End Load MMMC data ... (date=01/07 14:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=619.4M, current mem=619.4M)
[01/07 14:28:43    106s] 
[01/07 14:28:43    106s] Loading LEF file ../lef_libs/header8m2t_V55.lef ...
[01/07 14:28:43    106s] 
[01/07 14:28:43    106s] Loading LEF file ../lef_libs/fsc0h_d_generic_core.lef ...
[01/07 14:28:43    106s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[01/07 14:28:43    106s] The LEF parser will ignore this statement.
[01/07 14:28:43    106s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_libs/fsc0h_d_generic_core.lef at line 1.
[01/07 14:28:43    106s] Set DBUPerIGU to M2 pitch 400.
[01/07 14:28:43    106s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_libs/fsc0h_d_generic_core.lef at line 41658.
[01/07 14:28:43    106s] 
[01/07 14:28:43    106s] Loading LEF file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef ...
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-119' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2B1KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN2KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3B2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN3HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN4B1BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN4B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-58):	MACRO 'AN4B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-58' for more detail.
[01/07 14:28:43    106s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[01/07 14:28:43    106s] To increase the message display limit, refer to the product command reference manual.
[01/07 14:28:43    106s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/07 14:28:43    106s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/07 14:28:43    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
[01/07 14:28:43    106s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/07 14:28:43    106s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/07 14:28:43    106s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
[01/07 14:28:43    106s] **WARN: (IMPLF-61):	407 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[01/07 14:28:43    106s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 14:28:43    106s] Type 'man IMPLF-61' for more detail.
[01/07 14:28:43    106s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTHD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 14:28:43    106s] Type 'man IMPLF-200' for more detail.
[01/07 14:28:43    106s] 
[01/07 14:28:43    106s] viaInitial starts at Tue Jan  7 14:28:43 2025
viaInitial ends at Tue Jan  7 14:28:43 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/07 14:28:43    106s] Loading view definition file from BATCHARGER_controller.view
[01/07 14:28:43    106s] Reading SS_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib' ...
[01/07 14:28:45    108s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib)
[01/07 14:28:45    108s] Read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
[01/07 14:28:45    108s] Reading FF_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
[01/07 14:28:47    110s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib)
[01/07 14:28:47    110s] Read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
[01/07 14:28:47    110s] Ending "PreSetAnalysisView" (total cpu=0:00:04.5, real=0:00:04.0, peak res=752.6M, current mem=645.4M)
[01/07 14:28:47    110s] *** End library_loading (cpu=0.08min, real=0.07min, mem=22.0M, fe_cpu=1.85min, fe_real=8.55min, fe_mem=781.6M) ***
[01/07 14:28:47    110s] #% Begin Load netlist data ... (date=01/07 14:28:47, mem=644.6M)
[01/07 14:28:47    110s] *** Begin netlist parsing (mem=781.6M) ***
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/07 14:28:47    110s] Type 'man IMPVL-159' for more detail.
[01/07 14:28:47    110s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/07 14:28:47    110s] To increase the message display limit, refer to the product command reference manual.
[01/07 14:28:47    110s] Created 407 new cells from 2 timing libraries.
[01/07 14:28:47    110s] Reading netlist ...
[01/07 14:28:47    110s] Backslashed names will retain backslash and a trailing blank character.
[01/07 14:28:47    110s] Reading verilog netlist 'BATCHARGER_controller_synth.v'
[01/07 14:28:47    110s] 
[01/07 14:28:47    110s] *** Memory Usage v#2 (Current mem = 781.566M, initial mem = 272.281M) ***
[01/07 14:28:47    110s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=781.6M) ***
[01/07 14:28:47    110s] #% End Load netlist data ... (date=01/07 14:28:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=653.8M, current mem=653.8M)
[01/07 14:28:47    110s] Top level cell is BATCHARGER_controller.
[01/07 14:28:48    111s] Hooked 814 DB cells to tlib cells.
[01/07 14:28:48    111s] Ending "BindLib:" (total cpu=0:00:00.4, real=0:00:00.0, peak res=691.2M, current mem=691.2M)
[01/07 14:28:48    111s] Starting recursive module instantiation check.
[01/07 14:28:48    111s] No recursion found.
[01/07 14:28:48    111s] Building hierarchical netlist for Cell BATCHARGER_controller ...
[01/07 14:28:48    111s] *** Netlist is unique.
[01/07 14:28:48    111s] Setting Std. cell height to 3200 DBU (smallest netlist inst).
[01/07 14:28:48    111s] ** info: there are 823 modules.
[01/07 14:28:48    111s] ** info: there are 272 stdCell insts.
[01/07 14:28:48    111s] 
[01/07 14:28:48    111s] *** Memory Usage v#2 (Current mem = 833.492M, initial mem = 272.281M) ***
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:28:48    111s] Type 'man IMPFP-3961' for more detail.
[01/07 14:28:48    111s] Set Default Net Delay as 1000 ps.
[01/07 14:28:48    111s] Set Default Net Load as 0.5 pF. 
[01/07 14:28:48    111s] Set Default Input Pin Transition as 0.1 ps.
[01/07 14:28:49    112s] Extraction setup Started 
[01/07 14:28:49    112s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[01/07 14:28:49    112s] Reading Capacitance Table File captable.cap ...
[01/07 14:28:49    112s] Cap table was created using Encounter 14.26-s039_1.
[01/07 14:28:49    112s] Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
[01/07 14:28:49    112s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 14:28:49    112s] **WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 14:28:49    112s] Allocated an empty WireEdgeEnlargement table in SS_RC [7].
[01/07 14:28:49    112s] Allocated an empty WireEdgeEnlargement table in SS_RC [8].
[01/07 14:28:49    112s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[01/07 14:28:49    112s] Reading Capacitance Table File captable.cap ...
[01/07 14:28:49    112s] Cap table was created using Encounter 14.26-s039_1.
[01/07 14:28:49    112s] Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
[01/07 14:28:49    112s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 14:28:49    112s] **WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 14:28:49    112s] Allocated an empty WireEdgeEnlargement table in FF_RC [7].
[01/07 14:28:49    112s] Allocated an empty WireEdgeEnlargement table in FF_RC [8].
[01/07 14:28:49    112s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[01/07 14:28:49    112s] Importing multi-corner RC tables ... 
[01/07 14:28:49    112s] Summary of Active RC-Corners : 
[01/07 14:28:49    112s]  
[01/07 14:28:49    112s]  Analysis View: WC_AN
[01/07 14:28:49    112s]     RC-Corner Name        : SS_RC
[01/07 14:28:49    112s]     RC-Corner Index       : 0
[01/07 14:28:49    112s]     RC-Corner Temperature : 125 Celsius
[01/07 14:28:49    112s]     RC-Corner Cap Table   : 'captable.cap'
[01/07 14:28:49    112s]     RC-Corner PreRoute Res Factor         : 1.1
[01/07 14:28:49    112s]     RC-Corner PreRoute Cap Factor         : 1.1
[01/07 14:28:49    112s]     RC-Corner PostRoute Res Factor        : 1.1 {1.1 1 1}
[01/07 14:28:49    112s]     RC-Corner PostRoute Cap Factor        : 1.1 {1.1 1 1}
[01/07 14:28:49    112s]     RC-Corner PostRoute XCap Factor       : 1.1 {1.1 1 1}
[01/07 14:28:49    112s]     RC-Corner PreRoute Clock Res Factor   : 1.1
[01/07 14:28:49    112s]     RC-Corner PreRoute Clock Cap Factor   : 1.1
[01/07 14:28:49    112s]     RC-Corner PostRoute Clock Cap Factor  : 1.1 {1.1 1 1} 
[01/07 14:28:49    112s]     RC-Corner PostRoute Clock Res Factor  : 1.1 {1.1 1 1} 
[01/07 14:28:49    112s]  
[01/07 14:28:49    112s]  Analysis View: BC_AN
[01/07 14:28:49    112s]     RC-Corner Name        : FF_RC
[01/07 14:28:49    112s]     RC-Corner Index       : 1
[01/07 14:28:49    112s]     RC-Corner Temperature : -40 Celsius
[01/07 14:28:49    112s]     RC-Corner Cap Table   : 'captable.cap'
[01/07 14:28:49    112s]     RC-Corner PreRoute Res Factor         : 0.9
[01/07 14:28:49    112s]     RC-Corner PreRoute Cap Factor         : 0.9
[01/07 14:28:49    112s]     RC-Corner PostRoute Res Factor        : 0.9 {0.9 1 1}
[01/07 14:28:49    112s]     RC-Corner PostRoute Cap Factor        : 0.9 {0.9 1 1}
[01/07 14:28:49    112s]     RC-Corner PostRoute XCap Factor       : 0.9 {0.9 1 1}
[01/07 14:28:49    112s]     RC-Corner PreRoute Clock Res Factor   : 0.9
[01/07 14:28:49    112s]     RC-Corner PreRoute Clock Cap Factor   : 0.9
[01/07 14:28:49    112s]     RC-Corner PostRoute Clock Cap Factor  : 0.9 {0.9 1 1} 
[01/07 14:28:49    112s]     RC-Corner PostRoute Clock Res Factor  : 0.9 {0.9 1 1} 
[01/07 14:28:49    112s] LayerId::1 widthSet size::4
[01/07 14:28:49    112s] LayerId::2 widthSet size::4
[01/07 14:28:49    112s] LayerId::3 widthSet size::4
[01/07 14:28:49    112s] LayerId::4 widthSet size::4
[01/07 14:28:49    112s] LayerId::5 widthSet size::4
[01/07 14:28:49    112s] LayerId::6 widthSet size::4
[01/07 14:28:49    112s] LayerId::7 widthSet size::4
[01/07 14:28:49    112s] LayerId::8 widthSet size::5
[01/07 14:28:49    112s] Updating RC grid for preRoute extraction ...
[01/07 14:28:49    112s] Initializing multi-corner capacitance tables ... 
[01/07 14:28:49    112s] Initializing multi-corner resistance tables ...
[01/07 14:28:49    112s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 14:28:49    112s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 14:28:49    112s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/07 14:28:49    112s] *Info: initialize multi-corner CTS.
[01/07 14:28:49    112s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=907.7M, current mem=692.1M)
[01/07 14:28:49    112s] Reading timing constraints file 'BATCHARGER_controller_synth.sdc' ...
[01/07 14:28:50    112s] Current (total cpu=0:01:53, real=0:08:36, peak res=916.4M, current mem=916.4M)
[01/07 14:28:50    112s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 9).
[01/07 14:28:50    112s] 
[01/07 14:28:50    112s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 10).
[01/07 14:28:50    112s] 
[01/07 14:28:50    112s] INFO (CTE): Reading of timing constraints file BATCHARGER_controller_synth.sdc completed, with 2 WARNING
[01/07 14:28:50    113s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=923.8M, current mem=923.8M)
[01/07 14:28:50    113s] Current (total cpu=0:01:53, real=0:08:36, peak res=923.8M, current mem=923.8M)
[01/07 14:28:50    113s] Reading timing constraints file 'BATCHARGER_controller_synth.sdc' ...
[01/07 14:28:50    113s] Current (total cpu=0:01:53, real=0:08:36, peak res=923.9M, current mem=923.9M)
[01/07 14:28:50    113s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 9).
[01/07 14:28:50    113s] 
[01/07 14:28:50    113s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File BATCHARGER_controller_synth.sdc, Line 10).
[01/07 14:28:50    113s] 
[01/07 14:28:50    113s] INFO (CTE): Reading of timing constraints file BATCHARGER_controller_synth.sdc completed, with 2 WARNING
[01/07 14:28:50    113s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=924.1M, current mem=924.1M)
[01/07 14:28:50    113s] Current (total cpu=0:01:53, real=0:08:36, peak res=924.1M, current mem=924.1M)
[01/07 14:28:50    113s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 14:28:50    113s] Creating Cell Server ...(0, 1, 1, 1)
[01/07 14:28:50    113s] Summary for sequential cells identification: 
[01/07 14:28:50    113s]   Identified SBFF number: 88
[01/07 14:28:50    113s]   Identified MBFF number: 0
[01/07 14:28:50    113s]   Identified SB Latch number: 0
[01/07 14:28:50    113s]   Identified MB Latch number: 0
[01/07 14:28:50    113s]   Not identified SBFF number: 4
[01/07 14:28:50    113s]   Not identified MBFF number: 0
[01/07 14:28:50    113s]   Not identified SB Latch number: 0
[01/07 14:28:50    113s]   Not identified MB Latch number: 0
[01/07 14:28:50    113s]   Number of sequential cells which are not FFs: 26
[01/07 14:28:50    113s] Total number of combinational cells: 276
[01/07 14:28:50    113s] Total number of sequential cells: 118
[01/07 14:28:50    113s] Total number of tristate cells: 13
[01/07 14:28:50    113s] Total number of level shifter cells: 0
[01/07 14:28:50    113s] Total number of power gating cells: 0
[01/07 14:28:50    113s] Total number of isolation cells: 0
[01/07 14:28:50    113s] Total number of power switch cells: 0
[01/07 14:28:50    113s] Total number of pulse generator cells: 0
[01/07 14:28:50    113s] Total number of always on buffers: 0
[01/07 14:28:50    113s] Total number of retention cells: 0
[01/07 14:28:50    113s] List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
[01/07 14:28:50    113s] Total number of usable buffers: 22
[01/07 14:28:50    113s] List of unusable buffers:
[01/07 14:28:50    113s] Total number of unusable buffers: 0
[01/07 14:28:50    113s] List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
[01/07 14:28:50    113s] Total number of usable inverters: 21
[01/07 14:28:50    113s] List of unusable inverters:
[01/07 14:28:50    113s] Total number of unusable inverters: 0
[01/07 14:28:50    113s] List of identified usable delay cells: DELAKHD DELBKHD DELDKHD DELCKHD
[01/07 14:28:50    113s] Total number of identified usable delay cells: 4
[01/07 14:28:50    113s] List of identified unusable delay cells:
[01/07 14:28:50    113s] Total number of identified unusable delay cells: 0
[01/07 14:28:50    113s] Creating Cell Server, finished. 
[01/07 14:28:50    113s] 
[01/07 14:28:50    113s] Deleting Cell Server ...
[01/07 14:28:50    113s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=954.2M, current mem=954.1M)
[01/07 14:28:50    113s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 14:28:50    113s] Summary for sequential cells identification: 
[01/07 14:28:50    113s]   Identified SBFF number: 88
[01/07 14:28:50    113s]   Identified MBFF number: 0
[01/07 14:28:50    113s]   Identified SB Latch number: 0
[01/07 14:28:50    113s]   Identified MB Latch number: 0
[01/07 14:28:50    113s]   Not identified SBFF number: 4
[01/07 14:28:50    113s]   Not identified MBFF number: 0
[01/07 14:28:50    113s]   Not identified SB Latch number: 0
[01/07 14:28:50    113s]   Not identified MB Latch number: 0
[01/07 14:28:50    113s]   Number of sequential cells which are not FFs: 26
[01/07 14:28:50    113s]  Visiting view : WC_AN
[01/07 14:28:50    113s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 14:28:50    113s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 14:28:50    113s]  Visiting view : BC_AN
[01/07 14:28:50    113s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 14:28:50    113s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 14:28:50    113s]  Setting StdDelay to 29.10
[01/07 14:28:50    113s] Creating Cell Server, finished. 
[01/07 14:28:50    113s] 
[01/07 14:28:50    113s] 
[01/07 14:28:50    113s] *** Summary of all messages that are not suppressed in this session:
[01/07 14:28:50    113s] Severity  ID               Count  Summary                                  
[01/07 14:28:50    113s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/07 14:28:50    113s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/07 14:28:50    113s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 14:28:50    113s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/07 14:28:50    113s] WARNING   IMPFP-3961          15  The techSite '%s' has no related standar...
[01/07 14:28:50    113s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[01/07 14:28:50    113s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[01/07 14:28:50    113s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[01/07 14:28:50    113s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/07 14:28:50    113s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[01/07 14:28:50    113s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/07 14:28:50    113s] *** Message Summary: 1258 warning(s), 0 error(s)
[01/07 14:28:50    113s] 
[01/07 14:30:48    135s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 14:30:48    135s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 14:30:48    135s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.4 -pin {cc cv imonen tc tmonen vmonen}
[01/07 14:30:48    135s] #create default rule from bind_ndr_rule rule=0x7f21a1102950 0x7f21a2b96570
[01/07 14:30:49    135s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:30:49    135s] Successfully spread [6] pins.
[01/07 14:30:49    135s] editPin : finished (cpu = 0:00:00.7 real = 0:00:01.0, mem = 1145.5M).
[01/07 14:30:49    135s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 14:31:25    142s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 14:31:25    142s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 14:31:25    142s] <CMD> editPin -use POWER -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.4 -pin {clk dgnd rstz dvdd}
[01/07 14:31:25    142s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:31:25    142s] Successfully spread [4] pins.
[01/07 14:31:25    142s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1149.3M).
[01/07 14:31:25    142s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 14:31:41    144s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 14:31:41    144s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 14:31:41    144s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.4 -pin {{ibat[0]} {ibat[1]} {ibat[2]} {ibat[3]} {ibat[4]} {ibat[5]} {ibat[6]} {ibat[7]} {tbat[0]} {tbat[1]} {tbat[2]} {tbat[3]} {tbat[4]} {tbat[5]} {tbat[6]} {tbat[7]} {vbat[0]} {vbat[1]} {vbat[2]} {vbat[3]} {vbat[4]} {vbat[5]} {vbat[6]} {vbat[7]} vtok}
[01/07 14:31:41    144s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:31:41    145s] Successfully spread [25] pins.
[01/07 14:31:41    145s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1149.2M).
[01/07 14:31:41    145s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 14:33:15    161s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 14:33:15    161s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 14:33:15    161s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.4 -pin {{iend[0]} {iend[1]} {iend[2]} {iend[3]} {iend[4]} {iend[5]} {iend[6]} {iend[7]} {tempmin[0]} {tempmin[1]} {tempmin[2]} {tempmin[3]} {tempmin[4]} {tempmin[5]} {tempmin[6]} {tempmin[7]} {vcutoff[0]} {vcutoff[1]} {vcutoff[2]} {vcutoff[3]} {vcutoff[4]} {vcutoff[5]} {vcutoff[6]} {vcutoff[7]} {vpreset[0]} {vpreset[1]} {vpreset[2]} {vpreset[3]} {vpreset[4]} {vpreset[5]} {vpreset[6]} {vpreset[7]} {tmax[0]} {tmax[1]} {tmax[2]} {tmax[3]} {tmax[4]} {tmax[5]} {tmax[6]} {tmax[7]} {tempmax[0]} {tempmax[1]} {tempmax[2]} {tempmax[3]} {tempmax[4]} {tempmax[5]} {tempmax[6]} {tempmax[7]}}
[01/07 14:33:15    161s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:33:15    161s] Successfully spread [48] pins.
[01/07 14:33:15    161s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1151.1M).
[01/07 14:33:15    161s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 14:33:18    162s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 14:33:18    162s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 14:33:18    162s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -0.4 -pin {{iend[0]} {iend[1]} {iend[2]} {iend[3]} {iend[4]} {iend[5]} {iend[6]} {iend[7]} {tempmin[0]} {tempmin[1]} {tempmin[2]} {tempmin[3]} {tempmin[4]} {tempmin[5]} {tempmin[6]} {tempmin[7]} {vcutoff[0]} {vcutoff[1]} {vcutoff[2]} {vcutoff[3]} {vcutoff[4]} {vcutoff[5]} {vcutoff[6]} {vcutoff[7]} {vpreset[0]} {vpreset[1]} {vpreset[2]} {vpreset[3]} {vpreset[4]} {vpreset[5]} {vpreset[6]} {vpreset[7]} {tmax[0]} {tmax[1]} {tmax[2]} {tmax[3]} {tmax[4]} {tmax[5]} {tmax[6]} {tmax[7]} {tempmax[0]} {tempmax[1]} {tempmax[2]} {tempmax[3]} {tempmax[4]} {tempmax[5]} {tempmax[6]} {tempmax[7]}}
[01/07 14:33:18    162s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[01/07 14:38:25    200s] <CMD> getIoFlowFlag
[01/07 14:38:40    203s] <CMD> setIoFlowFlag 0
[01/07 14:38:40    203s] <CMD> floorPlan -site core -s 62.8 57.6 3.6 3.6 3.6 3.6
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:41    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:41    203s] <CMD> uiSetTool select
[01/07 14:38:41    203s] <CMD> getIoFlowFlag
[01/07 14:38:41    203s] <CMD> fit
[01/07 14:38:42    203s] <CMD> setIoFlowFlag 0
[01/07 14:38:42    203s] <CMD> floorPlan -site core -s 62.8 57.6 3.6 3.6 3.6 3.6
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 14:38:42    203s] Type 'man IMPFP-3961' for more detail.
[01/07 14:38:42    203s] <CMD> uiSetTool select
[01/07 14:38:42    203s] <CMD> getIoFlowFlag
[01/07 14:38:42    203s] <CMD> fit
[01/07 14:40:04    216s] <CMD> clearGlobalNets
[01/07 14:40:04    216s] <CMD> globalNetConnect dgnd -type pgpin -pin GND -instanceBasename *
[01/07 14:40:04    216s] <CMD> globalNetConnect dvdd -type pgpin -pin VCC -instanceBasename *
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingLayers {}
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingLayers {}
[01/07 14:40:12    217s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 14:40:12    217s] <CMD> set sprCreateIeRingLayers {}
[01/07 14:40:12    218s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 14:40:12    218s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 14:40:37    222s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/07 14:40:37    222s] The ring targets are set to core/block ring wires.
[01/07 14:40:37    222s] addRing command will consider rows while creating rings.
[01/07 14:40:37    222s] addRing command will disallow rings to go over rows.
[01/07 14:40:37    222s] addRing command will ignore shorts while creating rings.
[01/07 14:40:37    222s] <CMD> addRing -nets {dgnd dvdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/07 14:40:37    222s] 
[01/07 14:40:37    222s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.5M)
[01/07 14:40:37    222s] **WARN: (IMPPP-193):	The currently specified top spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:37    222s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:37    222s] **WARN: (IMPPP-193):	The currently specified left spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:37    222s] **WARN: (IMPPP-193):	The currently specified right spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:38    222s] Ring generation is complete.
[01/07 14:40:38    222s] vias are now being generated.
[01/07 14:40:38    222s] addRing created 8 wires.
[01/07 14:40:38    222s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/07 14:40:38    222s] +--------+----------------+----------------+
[01/07 14:40:38    222s] |  Layer |     Created    |     Deleted    |
[01/07 14:40:38    222s] +--------+----------------+----------------+
[01/07 14:40:38    222s] | metal1 |        4       |       NA       |
[01/07 14:40:38    222s] |   via  |        8       |        0       |
[01/07 14:40:38    222s] | metal2 |        4       |       NA       |
[01/07 14:40:38    222s] +--------+----------------+----------------+
[01/07 14:40:39    223s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/07 14:40:39    223s] The ring targets are set to core/block ring wires.
[01/07 14:40:39    223s] addRing command will consider rows while creating rings.
[01/07 14:40:39    223s] addRing command will disallow rings to go over rows.
[01/07 14:40:39    223s] addRing command will ignore shorts while creating rings.
[01/07 14:40:39    223s] <CMD> addRing -nets {dgnd dvdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/07 14:40:39    223s] 
[01/07 14:40:39    223s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.5M)
[01/07 14:40:39    223s] **WARN: (IMPPP-193):	The currently specified top spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:39    223s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:39    223s] **WARN: (IMPPP-193):	The currently specified left spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:39    223s] **WARN: (IMPPP-193):	The currently specified right spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:40:39    223s] Ring generation is complete.
[01/07 14:41:47    235s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/07 14:41:47    235s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { dgnd dvdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/07 14:41:47    235s] *** Begin SPECIAL ROUTE on Tue Jan  7 14:41:47 2025 ***
[01/07 14:41:47    235s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/P_and_R/BATCHARGER
[01/07 14:41:47    235s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s] Begin option processing ...
[01/07 14:41:47    235s] srouteConnectPowerBump set to false
[01/07 14:41:47    235s] routeSelectNet set to "dgnd dvdd"
[01/07 14:41:47    235s] routeSpecial set to true
[01/07 14:41:47    235s] srouteBlockPin set to "useLef"
[01/07 14:41:47    235s] srouteBottomLayerLimit set to 1
[01/07 14:41:47    235s] srouteBottomTargetLayerLimit set to 1
[01/07 14:41:47    235s] srouteConnectConverterPin set to false
[01/07 14:41:47    235s] srouteCrossoverViaBottomLayer set to 1
[01/07 14:41:47    235s] srouteCrossoverViaTopLayer set to 8
[01/07 14:41:47    235s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/07 14:41:47    235s] srouteFollowCorePinEnd set to 3
[01/07 14:41:47    235s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 14:41:47    235s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/07 14:41:47    235s] sroutePadPinAllPorts set to true
[01/07 14:41:47    235s] sroutePreserveExistingRoutes set to true
[01/07 14:41:47    235s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 14:41:47    235s] srouteStopBlockPin set to "nearestTarget"
[01/07 14:41:47    235s] srouteTopLayerLimit set to 8
[01/07 14:41:47    235s] srouteTopTargetLayerLimit set to 8
[01/07 14:41:47    235s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2286.00 megs.
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s] Reading DB technology information...
[01/07 14:41:47    235s] Finished reading DB technology information.
[01/07 14:41:47    235s] Reading floorplan and netlist information...
[01/07 14:41:47    235s] Finished reading floorplan and netlist information.
[01/07 14:41:47    235s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 14:41:47    235s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/07 14:41:47    235s] Read in 415 macros, 48 used
[01/07 14:41:47    235s] Read in 47 components
[01/07 14:41:47    235s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[01/07 14:41:47    235s] Read in 83 physical pins
[01/07 14:41:47    235s]   83 physical pins: 0 unplaced, 83 placed, 0 fixed
[01/07 14:41:47    235s] Read in 1 logical pins
[01/07 14:41:47    235s] Read in 82 nets
[01/07 14:41:47    235s] Read in 2 special nets, 2 routed
[01/07 14:41:47    235s] Read in 177 terminals
[01/07 14:41:47    235s] 2 nets selected.
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s] Begin power routing ...
[01/07 14:41:47    235s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:41:47    235s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dvdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 14:41:47    235s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dvdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 14:41:47    235s] Type 'man IMPSR-1256' for more detail.
[01/07 14:41:47    235s] Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 14:41:47    235s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 14:41:47    235s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 14:41:47    235s] Type 'man IMPSR-1256' for more detail.
[01/07 14:41:47    235s] Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 14:41:47    235s] CPU time for FollowPin 0 seconds
[01/07 14:41:47    235s] CPU time for FollowPin 0 seconds
[01/07 14:41:47    235s]   Number of IO ports routed: 0
[01/07 14:41:47    235s]   Number of Block ports routed: 0
[01/07 14:41:47    235s]   Number of Stripe ports routed: 0
[01/07 14:41:47    235s]   Number of Core ports routed: 38
[01/07 14:41:47    235s]   Number of Pad ports routed: 0
[01/07 14:41:47    235s]   Number of Power Bump ports routed: 0
[01/07 14:41:47    235s]   Number of Followpin connections: 19
[01/07 14:41:47    235s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2297.00 megs.
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s]  Begin updating DB with routing results ...
[01/07 14:41:47    235s]  Updating DB with 83 io pins ...
[01/07 14:41:47    235s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/07 14:41:47    235s] Pin and blockage extraction finished
[01/07 14:41:47    235s] 
[01/07 14:41:47    235s] sroute created 57 wires.
[01/07 14:41:47    235s] ViaGen created 38 vias, deleted 0 via to avoid violation.
[01/07 14:41:47    235s] +--------+----------------+----------------+
[01/07 14:41:47    235s] |  Layer |     Created    |     Deleted    |
[01/07 14:41:47    235s] +--------+----------------+----------------+
[01/07 14:41:47    235s] | metal1 |       57       |       NA       |
[01/07 14:41:47    235s] |   via  |       38       |        0       |
[01/07 14:41:47    235s] +--------+----------------+----------------+
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingLayers {}
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingLayers {}
[01/07 14:42:17    239s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeRingLayers {}
[01/07 14:42:17    239s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 14:42:17    239s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 14:43:15    250s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/07 14:43:15    250s] addStripe will allow jog to connect padcore ring and block ring.
[01/07 14:43:15    250s] 
[01/07 14:43:15    250s] Stripes will stop at the boundary of the specified area.
[01/07 14:43:15    250s] When breaking rings, the power planner will consider the existence of blocks.
[01/07 14:43:15    250s] Stripes will not extend to closest target.
[01/07 14:43:15    250s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/07 14:43:15    250s] Stripes will not be created over regions without power planning wires.
[01/07 14:43:15    250s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/07 14:43:15    250s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/07 14:43:15    250s] Offset for stripe breaking is set to 0.
[01/07 14:43:15    250s] <CMD> addStripe -nets {dgnd dvdd} -layer metal1 -direction horizontal -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from right -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 14:43:15    250s] 
[01/07 14:43:15    250s] Initialize fgc environment(mem: 1185.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:15    250s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:15    250s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:15    250s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:15    250s] **WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 14:43:15    250s] Starting stripe generation ...
[01/07 14:43:15    250s] Non-Default Mode Option Settings :
[01/07 14:43:15    250s]   NONE
[01/07 14:43:15    250s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 9.100000 67.599998 9.100000 with width 1.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[01/07 14:43:15    250s] Type 'man IMPPP-354' for more detail.
[01/07 14:43:15    250s] Stripe generation is complete.
[01/07 14:43:15    250s] vias are now being generated.
[01/07 14:43:15    250s] addStripe created 5 wires.
[01/07 14:43:15    250s] ViaGen created 2 vias, deleted 0 via to avoid violation.
[01/07 14:43:15    250s] +--------+----------------+----------------+
[01/07 14:43:15    250s] |  Layer |     Created    |     Deleted    |
[01/07 14:43:15    250s] +--------+----------------+----------------+
[01/07 14:43:15    250s] | metal1 |        5       |       NA       |
[01/07 14:43:15    250s] |   via  |        2       |        0       |
[01/07 14:43:15    250s] +--------+----------------+----------------+
[01/07 14:43:46    253s] <CMD> undo
[01/07 14:43:56    255s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/07 14:43:56    255s] addStripe will allow jog to connect padcore ring and block ring.
[01/07 14:43:56    255s] 
[01/07 14:43:56    255s] Stripes will stop at the boundary of the specified area.
[01/07 14:43:56    255s] When breaking rings, the power planner will consider the existence of blocks.
[01/07 14:43:56    255s] Stripes will not extend to closest target.
[01/07 14:43:56    255s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/07 14:43:56    255s] Stripes will not be created over regions without power planning wires.
[01/07 14:43:56    255s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/07 14:43:56    255s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/07 14:43:56    255s] Offset for stripe breaking is set to 0.
[01/07 14:43:56    255s] <CMD> addStripe -nets {dgnd dvdd} -layer metal7 -direction vertical -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 14:43:56    255s] 
[01/07 14:43:56    255s] Initialize fgc environment(mem: 1185.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:56    255s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:56    255s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:56    255s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1185.8M)
[01/07 14:43:56    255s] **WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
[01/07 14:43:56    255s] Starting stripe generation ...
[01/07 14:43:56    255s] Non-Default Mode Option Settings :
[01/07 14:43:56    255s]   NONE
[01/07 14:43:56    255s] Stripe generation is complete.
[01/07 14:43:56    255s] vias are now being generated.
[01/07 14:43:56    255s] addStripe created 2 wires.
[01/07 14:43:56    255s] ViaGen created 138 vias, deleted 0 via to avoid violation.
[01/07 14:43:56    255s] +--------+----------------+----------------+
[01/07 14:43:56    255s] |  Layer |     Created    |     Deleted    |
[01/07 14:43:56    255s] +--------+----------------+----------------+
[01/07 14:43:56    255s] |   via  |       23       |        0       |
[01/07 14:43:56    255s] |  via2  |       23       |        0       |
[01/07 14:43:56    255s] |  via3  |       23       |        0       |
[01/07 14:43:56    255s] |  via4  |       23       |        0       |
[01/07 14:43:56    255s] |  via5  |       23       |        0       |
[01/07 14:43:56    255s] |  via6  |       23       |        0       |
[01/07 14:43:56    255s] | metal7 |        2       |       NA       |
[01/07 14:43:56    255s] +--------+----------------+----------------+
[01/07 14:47:03    288s] <CMD> saveDesign BATCHARGER_controller
[01/07 14:47:03    288s] #% Begin save design ... (date=01/07 14:47:03, mem=1041.5M)
[01/07 14:47:03    288s] % Begin Save ccopt configuration ... (date=01/07 14:47:03, mem=1043.5M)
[01/07 14:47:03    288s] % End Save ccopt configuration ... (date=01/07 14:47:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1044.4M, current mem=1044.4M)
[01/07 14:47:03    288s] % Begin Save netlist data ... (date=01/07 14:47:03, mem=1044.4M)
[01/07 14:47:03    288s] Writing Binary DB to BATCHARGER_controller.dat.tmp/BATCHARGER_controller.v.bin in single-threaded mode...
[01/07 14:47:03    288s] % End Save netlist data ... (date=01/07 14:47:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1044.5M, current mem=1044.5M)
[01/07 14:47:03    288s] Saving symbol-table file ...
[01/07 14:47:03    288s] Saving congestion map file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.route.congmap.gz ...
[01/07 14:47:04    288s] % Begin Save AAE data ... (date=01/07 14:47:03, mem=1044.6M)
[01/07 14:47:04    288s] Saving AAE Data ...
[01/07 14:47:04    288s] % End Save AAE data ... (date=01/07 14:47:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.6M, current mem=1044.6M)
[01/07 14:47:04    289s] Saving preference file BATCHARGER_controller.dat.tmp/gui.pref.tcl ...
[01/07 14:47:04    289s] Saving mode setting ...
[01/07 14:47:04    289s] Saving global file ...
[01/07 14:47:04    289s] % Begin Save floorplan data ... (date=01/07 14:47:04, mem=1057.6M)
[01/07 14:47:04    289s] Saving floorplan file ...
[01/07 14:47:05    289s] % End Save floorplan data ... (date=01/07 14:47:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=1057.7M, current mem=1057.7M)
[01/07 14:47:05    289s] Saving PG file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 14:47:05 2025)
[01/07 14:47:05    289s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1190.8M) ***
[01/07 14:47:05    289s] Saving Drc markers ...
[01/07 14:47:05    289s] ... No Drc file written since there is no markers found.
[01/07 14:47:05    289s] % Begin Save placement data ... (date=01/07 14:47:05, mem=1057.8M)
[01/07 14:47:05    289s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 14:47:05    289s] Save Adaptive View Pruning View Names to Binary file
[01/07 14:47:05    289s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1193.8M) ***
[01/07 14:47:05    289s] % End Save placement data ... (date=01/07 14:47:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1057.8M, current mem=1057.8M)
[01/07 14:47:05    289s] % Begin Save routing data ... (date=01/07 14:47:05, mem=1057.8M)
[01/07 14:47:05    289s] Saving route file ...
[01/07 14:47:05    289s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1190.8M) ***
[01/07 14:47:05    289s] % End Save routing data ... (date=01/07 14:47:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1057.9M, current mem=1057.9M)
[01/07 14:47:05    289s] Saving property file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.prop
[01/07 14:47:05    289s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1193.8M) ***
[01/07 14:47:05    289s] % Begin Save power constraints data ... (date=01/07 14:47:05, mem=1058.4M)
[01/07 14:47:05    289s] % End Save power constraints data ... (date=01/07 14:47:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.5M, current mem=1058.5M)
[01/07 14:47:12    295s] Generated self-contained design BATCHARGER_controller.dat.tmp
[01/07 14:47:12    295s] #% End save design ... (date=01/07 14:47:12, total cpu=0:00:07.2, real=0:00:09.0, peak res=1088.4M, current mem=1062.7M)
[01/07 14:47:12    295s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 14:47:12    295s] 
[01/07 14:48:22    307s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 14:48:22    307s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_prePlace -outDir timingReports
[01/07 14:48:22    307s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/07 14:48:22    307s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/07 14:48:22    307s] Set Using Default Delay Limit as 101.
[01/07 14:48:22    307s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 14:48:22    307s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[01/07 14:48:22    307s] Set Default Net Delay as 0 ps.
[01/07 14:48:22    307s] Set Default Net Load as 0 pF. 
[01/07 14:48:22    307s] Effort level <high> specified for reg2reg path_group
[01/07 14:48:22    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1264.6M
[01/07 14:48:22    308s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1264.6M
[01/07 14:48:22    308s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1264.6M
[01/07 14:48:22    308s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.014, MEM:1296.6M
[01/07 14:48:22    308s] Use non-trimmed site array because memory saving is not enough.
[01/07 14:48:22    308s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1296.6M
[01/07 14:48:22    308s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1296.6M
[01/07 14:48:22    308s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1296.6M
[01/07 14:48:22    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.036, MEM:1296.6M
[01/07 14:48:22    308s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1296.6M
[01/07 14:48:22    308s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1296.6M
[01/07 14:48:22    308s] Starting delay calculation for Setup views
[01/07 14:48:23    308s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[01/07 14:48:23    308s] AAE DB initialization (MEM=1296.6 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 14:48:23    308s] #################################################################################
[01/07 14:48:23    308s] # Design Stage: PreRoute
[01/07 14:48:23    308s] # Design Name: BATCHARGER_controller
[01/07 14:48:23    308s] # Design Mode: 90nm
[01/07 14:48:23    308s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:48:23    308s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:48:23    308s] # Signoff Settings: SI Off 
[01/07 14:48:23    308s] #################################################################################
[01/07 14:48:23    308s] Calculate delays in BcWc mode...
[01/07 14:48:23    308s] Topological Sorting (REAL = 0:00:00.0, MEM = 1296.6M, InitMEM = 1296.6M)
[01/07 14:48:23    308s] Start delay calculation (fullDC) (1 T). (MEM=1296.6)
[01/07 14:48:23    308s] Start AAE Lib Loading. (MEM=1308.11)
[01/07 14:48:23    308s] End AAE Lib Loading. (MEM=1317.65 CPU=0:00:00.0 Real=0:00:00.0)
[01/07 14:48:23    308s] End AAE Lib Interpolated Model. (MEM=1317.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:48:23    308s] First Iteration Infinite Tw... 
[01/07 14:48:23    309s] Total number of fetched objects 365
[01/07 14:48:23    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:48:23    309s] End delay calculation. (MEM=1312.72 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 14:48:23    309s] End delay calculation (fullDC). (MEM=1285.64 CPU=0:00:00.5 REAL=0:00:00.0)
[01/07 14:48:23    309s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1285.6M) ***
[01/07 14:48:23    309s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:05:09 mem=1285.6M)
[01/07 14:48:24    309s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.050  |  8.050  |  8.439  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

Density: 69.604%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[01/07 14:48:24    309s] Resetting back High Fanout Nets as non-ideal
[01/07 14:48:24    309s] Set Default Net Delay as 1000 ps.
[01/07 14:48:24    309s] Set Default Net Load as 0.5 pF. 
[01/07 14:48:24    309s] Reported timing to dir timingReports
[01/07 14:48:24    309s] Total CPU time: 2.13 sec
[01/07 14:48:24    309s] Total Real time: 2.0 sec
[01/07 14:48:24    309s] Total Memory Usage: 1209.125 Mbytes
[01/07 14:48:24    309s] 
[01/07 14:48:24    309s] =============================================================================================
[01/07 14:48:24    309s]  Final TAT Report for timeDesign
[01/07 14:48:24    309s] =============================================================================================
[01/07 14:48:24    309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 14:48:24    309s] ---------------------------------------------------------------------------------------------
[01/07 14:48:24    309s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 14:48:24    309s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:01.2 /  0:00:01.2    1.0
[01/07 14:48:24    309s] [ FullDelayCalc          ]      1   0:00:01.2  (  52.8 % )     0:00:01.2 /  0:00:01.1    1.0
[01/07 14:48:24    309s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.5 % )     0:00:01.5 /  0:00:01.5    1.0
[01/07 14:48:24    309s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 14:48:24    309s] [ GenerateReports        ]      1   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 14:48:24    309s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 14:48:24    309s] [ MISC                   ]          0:00:00.7  (  31.3 % )     0:00:00.7 /  0:00:00.6    0.9
[01/07 14:48:24    309s] ---------------------------------------------------------------------------------------------
[01/07 14:48:24    309s]  timeDesign TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[01/07 14:48:24    309s] ---------------------------------------------------------------------------------------------
[01/07 14:48:24    309s] 
[01/07 14:48:52    313s] <CMD> setPlaceMode -fp false
[01/07 14:48:52    313s] <CMD> place_design
[01/07 14:48:52    313s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 19, percentage of missing scan cell = 0.00% (0 / 19)
[01/07 14:48:52    313s] 
[01/07 14:48:52    313s] pdi colorize_geometry "" ""
[01/07 14:48:52    313s] 
[01/07 14:48:52    313s] ### Time Record (colorize_geometry) is installed.
[01/07 14:48:52    313s] #Start colorize_geometry on Tue Jan  7 14:48:52 2025
[01/07 14:48:52    313s] #
[01/07 14:48:52    313s] ### Time Record (Pre Callback) is installed.
[01/07 14:48:52    313s] ### Time Record (Pre Callback) is uninstalled.
[01/07 14:48:52    313s] ### Time Record (DB Import) is installed.
[01/07 14:48:52    313s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=28547554 placement=470211274 pin_access=1 halo=0
[01/07 14:48:52    313s] ### Time Record (DB Import) is uninstalled.
[01/07 14:48:52    313s] ### Time Record (DB Export) is installed.
[01/07 14:48:52    313s] Extracting standard cell pins and blockage ...... 
[01/07 14:48:52    313s] Pin and blockage extraction finished
[01/07 14:48:52    313s] ### export design design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=28547554 placement=470211274 pin_access=1 halo=0
[01/07 14:48:52    313s] ### Time Record (DB Export) is uninstalled.
[01/07 14:48:52    313s] ### Time Record (Post Callback) is installed.
[01/07 14:48:52    313s] ### Time Record (Post Callback) is uninstalled.
[01/07 14:48:52    313s] #
[01/07 14:48:52    313s] #colorize_geometry statistics:
[01/07 14:48:52    313s] #Cpu time = 00:00:00
[01/07 14:48:52    313s] #Elapsed time = 00:00:00
[01/07 14:48:52    313s] #Increased memory = -3.38 (MB)
[01/07 14:48:52    313s] #Total memory = 1037.99 (MB)
[01/07 14:48:52    313s] #Peak memory = 1128.65 (MB)
[01/07 14:48:52    313s] #Number of warnings = 0
[01/07 14:48:52    313s] #Total number of warnings = 0
[01/07 14:48:52    313s] #Number of fails = 0
[01/07 14:48:52    313s] #Total number of fails = 0
[01/07 14:48:52    313s] #Complete colorize_geometry on Tue Jan  7 14:48:52 2025
[01/07 14:48:52    313s] #
[01/07 14:48:52    313s] ### import design signature (8): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:48:52    313s] ### Time Record (colorize_geometry) is uninstalled.
[01/07 14:48:52    313s] ### 
[01/07 14:48:52    313s] ###   Scalability Statistics
[01/07 14:48:52    313s] ### 
[01/07 14:48:52    313s] ### ------------------------+----------------+----------------+----------------+
[01/07 14:48:52    313s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/07 14:48:52    313s] ### ------------------------+----------------+----------------+----------------+
[01/07 14:48:52    313s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/07 14:48:52    313s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/07 14:48:52    313s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/07 14:48:52    313s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/07 14:48:52    313s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/07 14:48:52    313s] ### ------------------------+----------------+----------------+----------------+
[01/07 14:48:52    313s] ### 
[01/07 14:48:52    313s] *** Starting placeDesign default flow ***
[01/07 14:48:52    313s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 14:48:52    313s] ### Creating LA Mngr. totSessionCpu=0:05:13 mem=1212.9M
[01/07 14:48:52    313s] ### Creating LA Mngr, finished. totSessionCpu=0:05:13 mem=1212.9M
[01/07 14:48:52    313s] *** Start deleteBufferTree ***
[01/07 14:48:52    313s] Info: Detect buffers to remove automatically.
[01/07 14:48:52    313s] Analyzing netlist ...
[01/07 14:48:52    313s] Updating netlist
[01/07 14:48:52    313s] 
[01/07 14:48:52    313s] *summary: 0 instances (buffers/inverters) removed
[01/07 14:48:52    313s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/07 14:48:52    313s] Deleting Cell Server ...
[01/07 14:48:52    313s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 14:48:52    313s] Set Using Default Delay Limit as 101.
[01/07 14:48:52    313s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 14:48:52    313s] Set Default Net Delay as 0 ps.
[01/07 14:48:52    313s] Set Default Net Load as 0 pF. 
[01/07 14:48:52    313s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 14:48:52    313s] Effort level <high> specified for reg2reg_tmp.14988 path_group
[01/07 14:48:52    313s] #################################################################################
[01/07 14:48:52    313s] # Design Stage: PreRoute
[01/07 14:48:52    313s] # Design Name: BATCHARGER_controller
[01/07 14:48:52    313s] # Design Mode: 90nm
[01/07 14:48:52    313s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:48:52    313s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:48:52    313s] # Signoff Settings: SI Off 
[01/07 14:48:52    313s] #################################################################################
[01/07 14:48:52    313s] Calculate delays in BcWc mode...
[01/07 14:48:52    313s] Topological Sorting (REAL = 0:00:00.0, MEM = 1231.3M, InitMEM = 1231.3M)
[01/07 14:48:52    313s] Start delay calculation (fullDC) (1 T). (MEM=1231.27)
[01/07 14:48:52    313s] End AAE Lib Interpolated Model. (MEM=1242.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:48:53    313s] Total number of fetched objects 365
[01/07 14:48:53    313s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:48:53    313s] End delay calculation. (MEM=1290.48 CPU=0:00:00.1 REAL=0:00:01.0)
[01/07 14:48:53    313s] End delay calculation (fullDC). (MEM=1290.48 CPU=0:00:00.2 REAL=0:00:01.0)
[01/07 14:48:53    313s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1290.5M) ***
[01/07 14:48:53    313s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 14:48:53    313s] Set Using Default Delay Limit as 1000.
[01/07 14:48:53    313s] Set Default Net Delay as 1000 ps.
[01/07 14:48:53    313s] Set Default Net Load as 0.5 pF. 
[01/07 14:48:53    313s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/07 14:48:53    313s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1281.0M
[01/07 14:48:53    313s] Deleted 0 physical inst  (cell - / prefix -).
[01/07 14:48:53    313s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1281.0M
[01/07 14:48:53    313s] INFO: #ExclusiveGroups=0
[01/07 14:48:53    313s] INFO: There are no Exclusive Groups.
[01/07 14:48:53    313s] *** Starting "NanoPlace(TM) placement v#15 (mem=1281.0M)" ...
[01/07 14:48:53    313s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 14:48:53    313s] Summary for sequential cells identification: 
[01/07 14:48:53    313s]   Identified SBFF number: 88
[01/07 14:48:53    313s]   Identified MBFF number: 0
[01/07 14:48:53    313s]   Identified SB Latch number: 0
[01/07 14:48:53    313s]   Identified MB Latch number: 0
[01/07 14:48:53    313s]   Not identified SBFF number: 4
[01/07 14:48:53    313s]   Not identified MBFF number: 0
[01/07 14:48:53    313s]   Not identified SB Latch number: 0
[01/07 14:48:53    313s]   Not identified MB Latch number: 0
[01/07 14:48:53    313s]   Number of sequential cells which are not FFs: 26
[01/07 14:48:53    313s]  Visiting view : WC_AN
[01/07 14:48:53    313s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 14:48:53    313s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 14:48:53    313s]  Visiting view : BC_AN
[01/07 14:48:53    313s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 14:48:53    313s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 14:48:53    313s]  Setting StdDelay to 29.10
[01/07 14:48:53    313s] Creating Cell Server, finished. 
[01/07 14:48:53    313s] 
[01/07 14:48:53    313s] Wait...
[01/07 14:48:55    316s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.4 mem=1289.0M) ***
[01/07 14:48:55    316s] **WARN: (IMPTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
[01/07 14:48:55    316s] **WARN: (IMPTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
[01/07 14:48:56    317s] *** Build Virtual Sizing Timing Model
[01/07 14:48:56    317s] (cpu=0:00:03.2 mem=1317.0M) ***
[01/07 14:48:56    317s] No user-set net weight.
[01/07 14:48:56    317s] Net fanout histogram:
[01/07 14:48:56    317s] 2		: 156 (45.0%) nets
[01/07 14:48:56    317s] 3		: 114 (32.9%) nets
[01/07 14:48:56    317s] 4     -	14	: 75 (21.6%) nets
[01/07 14:48:56    317s] 15    -	39	: 2 (0.6%) nets
[01/07 14:48:56    317s] 40    -	79	: 0 (0.0%) nets
[01/07 14:48:56    317s] 80    -	159	: 0 (0.0%) nets
[01/07 14:48:56    317s] 160   -	319	: 0 (0.0%) nets
[01/07 14:48:56    317s] 320   -	639	: 0 (0.0%) nets
[01/07 14:48:56    317s] 640   -	1279	: 0 (0.0%) nets
[01/07 14:48:56    317s] 1280  -	2559	: 0 (0.0%) nets
[01/07 14:48:56    317s] 2560  -	5119	: 0 (0.0%) nets
[01/07 14:48:56    317s] 5120+		: 0 (0.0%) nets
[01/07 14:48:56    317s] no activity file in design. spp won't run.
[01/07 14:48:56    317s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/07 14:48:56    317s] Scan chains were not defined.
[01/07 14:48:56    317s] z: 2, totalTracks: 1
[01/07 14:48:56    317s] z: 4, totalTracks: 1
[01/07 14:48:56    317s] z: 6, totalTracks: 1
[01/07 14:48:56    317s] z: 8, totalTracks: 1
[01/07 14:48:56    317s] All LLGs are deleted
[01/07 14:48:56    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1321.0M
[01/07 14:48:56    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1321.0M
[01/07 14:48:56    317s] #std cell=272 (0 fixed + 272 movable) #buf cell=0 #inv cell=48 #block=0 (0 floating + 0 preplaced)
[01/07 14:48:56    317s] #ioInst=0 #net=347 #term=1087 #term/net=3.13, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=82
[01/07 14:48:56    317s] stdCell: 272 single + 0 double + 0 multi
[01/07 14:48:56    317s] Total standard cell length = 0.7868 (mm), area = 0.0025 (mm^2)
[01/07 14:48:56    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.0M
[01/07 14:48:56    317s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1321.0M
[01/07 14:48:56    317s] Core basic site is core
[01/07 14:48:56    317s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1321.0M
[01/07 14:48:56    317s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.018, MEM:1354.0M
[01/07 14:48:56    317s] SiteArray: non-trimmed site array dimensions = 18 x 157
[01/07 14:48:56    317s] SiteArray: use 20,480 bytes
[01/07 14:48:56    317s] SiteArray: current memory after site array memory allocation 1354.0M
[01/07 14:48:56    317s] SiteArray: FP blocked sites are writable
[01/07 14:48:56    317s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 14:48:56    317s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF: Starting pre-place ADS at level 1, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1354.0M
[01/07 14:48:56    317s] ADSU 0.696 -> 0.754. GS 25.600
[01/07 14:48:56    317s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1354.0M
[01/07 14:48:56    317s] Average module density = 0.754.
[01/07 14:48:56    317s] Density for the design = 0.754.
[01/07 14:48:56    317s]        = stdcell_area 1967 sites (2518 um^2) / alloc_area 2608 sites (3339 um^2).
[01/07 14:48:56    317s] Pin Density = 0.3846.
[01/07 14:48:56    317s]             = total # of pins 1087 / total area 2826.
[01/07 14:48:56    317s] OPERPROF: Starting spMPad at level 1, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:   Starting spContextMPad at level 2, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] Initial padding reaches pin density 0.625 for top
[01/07 14:48:56    317s] InitPadU 0.754 -> 0.852 for top
[01/07 14:48:56    317s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1354.0M
[01/07 14:48:56    317s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1354.0M
[01/07 14:48:56    317s] === lastAutoLevel = 5 
[01/07 14:48:56    317s] OPERPROF: Starting spInitNetWt at level 1, MEM:1354.0M
[01/07 14:48:56    317s] 0 delay mode for cte enabled initNetWt.
[01/07 14:48:56    317s] no activity file in design. spp won't run.
[01/07 14:48:56    317s] [spp] 0
[01/07 14:48:56    317s] [adp] 0:1:1:3
[01/07 14:48:56    317s] 0 delay mode for cte disabled initNetWt.
[01/07 14:48:56    317s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.150, REAL:0.154, MEM:1374.6M
[01/07 14:48:56    317s] Clock gating cells determined by native netlist tracing.
[01/07 14:48:56    317s] no activity file in design. spp won't run.
[01/07 14:48:56    317s] no activity file in design. spp won't run.
[01/07 14:48:56    317s] Effort level <high> specified for reg2reg path_group
[01/07 14:48:56    317s] OPERPROF: Starting npMain at level 1, MEM:1376.6M
[01/07 14:48:57    317s] OPERPROF:   Starting npPlace at level 2, MEM:1376.6M
[01/07 14:48:57    317s] Iteration  1: Total net bbox = 4.051e+03 (8.83e+02 3.17e+03)
[01/07 14:48:57    317s]               Est.  stn bbox = 4.236e+03 (9.54e+02 3.28e+03)
[01/07 14:48:57    317s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1376.6M
[01/07 14:48:57    317s] Iteration  2: Total net bbox = 4.051e+03 (8.83e+02 3.17e+03)
[01/07 14:48:57    317s]               Est.  stn bbox = 4.236e+03 (9.54e+02 3.28e+03)
[01/07 14:48:57    317s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1376.6M
[01/07 14:48:57    317s] exp_mt_sequential is set from setPlaceMode option to 1
[01/07 14:48:57    317s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/07 14:48:57    317s] place_exp_mt_interval set to default 32
[01/07 14:48:57    317s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/07 14:48:57    317s] Iteration  3: Total net bbox = 3.469e+03 (7.83e+02 2.69e+03)
[01/07 14:48:57    317s]               Est.  stn bbox = 3.692e+03 (8.59e+02 2.83e+03)
[01/07 14:48:57    317s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1379.0M
[01/07 14:48:57    317s] Total number of setup views is 1.
[01/07 14:48:57    317s] Total number of active setup views is 1.
[01/07 14:48:57    317s] Active setup views:
[01/07 14:48:57    317s]     WC_AN
[01/07 14:48:58    317s] Iteration  4: Total net bbox = 4.879e+03 (1.79e+03 3.08e+03)
[01/07 14:48:58    317s]               Est.  stn bbox = 5.267e+03 (1.97e+03 3.30e+03)
[01/07 14:48:58    317s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1379.0M
[01/07 14:48:58    317s] Iteration  5: Total net bbox = 5.194e+03 (1.97e+03 3.23e+03)
[01/07 14:48:58    317s]               Est.  stn bbox = 5.606e+03 (2.15e+03 3.46e+03)
[01/07 14:48:58    317s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1379.0M
[01/07 14:48:58    317s] OPERPROF:   Finished npPlace at level 2, CPU:0.440, REAL:0.450, MEM:1379.0M
[01/07 14:48:58    317s] OPERPROF: Finished npMain at level 1, CPU:0.440, REAL:1.459, MEM:1379.0M
[01/07 14:48:58    317s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1379.0M
[01/07 14:48:58    317s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:48:58    317s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1379.0M
[01/07 14:48:58    317s] OPERPROF: Starting npMain at level 1, MEM:1379.0M
[01/07 14:48:58    317s] OPERPROF:   Starting npPlace at level 2, MEM:1379.0M
[01/07 14:48:58    318s] Iteration  6: Total net bbox = 5.630e+03 (2.23e+03 3.40e+03)
[01/07 14:48:58    318s]               Est.  stn bbox = 6.079e+03 (2.42e+03 3.66e+03)
[01/07 14:48:58    318s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1381.0M
[01/07 14:48:58    318s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1382.0M
[01/07 14:48:58    318s] Iteration  7: Total net bbox = 6.016e+03 (2.31e+03 3.70e+03)
[01/07 14:48:58    318s]               Est.  stn bbox = 6.464e+03 (2.50e+03 3.96e+03)
[01/07 14:48:58    318s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1382.0M
[01/07 14:48:58    318s] OPERPROF:   Finished npPlace at level 2, CPU:0.640, REAL:0.686, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF: Finished npMain at level 1, CPU:0.650, REAL:0.692, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1382.0M
[01/07 14:48:58    318s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:48:58    318s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1382.0M
[01/07 14:48:58    318s] Starting Early Global Route rough congestion estimation: mem = 1382.0M
[01/07 14:48:58    318s] (I)       Started Import and model ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Create place DB ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Import place data ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read instances and placement ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read nets ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Create route DB ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       == Non-default Options ==
[01/07 14:48:58    318s] (I)       Print mode                                         : 2
[01/07 14:48:58    318s] (I)       Stop if highly congested                           : false
[01/07 14:48:58    318s] (I)       Maximum routing layer                              : 8
[01/07 14:48:58    318s] (I)       Assign partition pins                              : false
[01/07 14:48:58    318s] (I)       Support large GCell                                : true
[01/07 14:48:58    318s] (I)       Number of threads                                  : 1
[01/07 14:48:58    318s] (I)       Number of rows per GCell                           : 2
[01/07 14:48:58    318s] (I)       Max num rows per GCell                             : 32
[01/07 14:48:58    318s] (I)       Method to set GCell size                           : row
[01/07 14:48:58    318s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 14:48:58    318s] (I)       Started Import route data ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Use row-based GCell size
[01/07 14:48:58    318s] (I)       Use row-based GCell align
[01/07 14:48:58    318s] (I)       GCell unit size   : 3200
[01/07 14:48:58    318s] (I)       GCell multiplier  : 2
[01/07 14:48:58    318s] (I)       GCell row height  : 3200
[01/07 14:48:58    318s] (I)       Actual row height : 3200
[01/07 14:48:58    318s] (I)       GCell align ref   : 3600 3600
[01/07 14:48:58    318s] [NR-eGR] Track table information for default rule: 
[01/07 14:48:58    318s] [NR-eGR] metal1 has no routable track
[01/07 14:48:58    318s] [NR-eGR] metal2 has single uniform track structure
[01/07 14:48:58    318s] [NR-eGR] metal3 has single uniform track structure
[01/07 14:48:58    318s] [NR-eGR] metal4 has single uniform track structure
[01/07 14:48:58    318s] [NR-eGR] metal5 has single uniform track structure
[01/07 14:48:58    318s] [NR-eGR] metal6 has single uniform track structure
[01/07 14:48:58    318s] [NR-eGR] metal7 has single uniform track structure
[01/07 14:48:58    318s] [NR-eGR] metal8 has single uniform track structure
[01/07 14:48:58    318s] (I)       ===========================================================================
[01/07 14:48:58    318s] (I)       == Report All Rule Vias ==
[01/07 14:48:58    318s] (I)       ===========================================================================
[01/07 14:48:58    318s] (I)        Via Rule : (Default)
[01/07 14:48:58    318s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 14:48:58    318s] (I)       ---------------------------------------------------------------------------
[01/07 14:48:58    318s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 14:48:58    318s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 14:48:58    318s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 14:48:58    318s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 14:48:58    318s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 14:48:58    318s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 14:48:58    318s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 14:48:58    318s] (I)       ===========================================================================
[01/07 14:48:58    318s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read routing blockages ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read instance blockages ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read PG blockages ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] [NR-eGR] Read 305 PG shapes
[01/07 14:48:58    318s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read boundary cut boxes ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] [NR-eGR] #Routing Blockages  : 0
[01/07 14:48:58    318s] [NR-eGR] #Instance Blockages : 0
[01/07 14:48:58    318s] [NR-eGR] #PG Blockages       : 305
[01/07 14:48:58    318s] [NR-eGR] #Halo Blockages     : 0
[01/07 14:48:58    318s] [NR-eGR] #Boundary Blockages : 0
[01/07 14:48:58    318s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read blackboxes ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 14:48:58    318s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read prerouted ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 14:48:58    318s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read unlegalized nets ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read nets ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 14:48:58    318s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Set up via pillars ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       early_global_route_priority property id does not exist.
[01/07 14:48:58    318s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Model blockages into capacity
[01/07 14:48:58    318s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 14:48:58    318s] (I)       Started Initialize 3D capacity ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 14:48:58    318s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 14:48:58    318s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 14:48:58    318s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 14:48:58    318s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 14:48:58    318s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 14:48:58    318s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 14:48:58    318s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       -- layer congestion ratio --
[01/07 14:48:58    318s] (I)       Layer 1 : 0.100000
[01/07 14:48:58    318s] (I)       Layer 2 : 0.700000
[01/07 14:48:58    318s] (I)       Layer 3 : 0.700000
[01/07 14:48:58    318s] (I)       Layer 4 : 0.700000
[01/07 14:48:58    318s] (I)       Layer 5 : 0.700000
[01/07 14:48:58    318s] (I)       Layer 6 : 0.700000
[01/07 14:48:58    318s] (I)       Layer 7 : 0.700000
[01/07 14:48:58    318s] (I)       Layer 8 : 0.700000
[01/07 14:48:58    318s] (I)       ----------------------------
[01/07 14:48:58    318s] (I)       Number of ignored nets                =      0
[01/07 14:48:58    318s] (I)       Number of connected nets              =      0
[01/07 14:48:58    318s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 14:48:58    318s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 14:48:58    318s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 14:48:58    318s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Read aux data ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Others data preparation ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 14:48:58    318s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Create route kernel ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Ndr track 0 does not exist
[01/07 14:48:58    318s] (I)       ---------------------Grid Graph Info--------------------
[01/07 14:48:58    318s] (I)       Routing area        : (0, 0) - (70000, 64800)
[01/07 14:48:58    318s] (I)       Core area           : (3600, 3600) - (66400, 61200)
[01/07 14:48:58    318s] (I)       Site width          :   400  (dbu)
[01/07 14:48:58    318s] (I)       Row height          :  3200  (dbu)
[01/07 14:48:58    318s] (I)       GCell row height    :  3200  (dbu)
[01/07 14:48:58    318s] (I)       GCell width         :  6400  (dbu)
[01/07 14:48:58    318s] (I)       GCell height        :  6400  (dbu)
[01/07 14:48:58    318s] (I)       Grid                :    11    11     8
[01/07 14:48:58    318s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 14:48:58    318s] (I)       Vertical capacity   :     0  6400     0  6400     0  6400     0  6400
[01/07 14:48:58    318s] (I)       Horizontal capacity :     0     0  6400     0  6400     0  6400     0
[01/07 14:48:58    318s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 14:48:58    318s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 14:48:58    318s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 14:48:58    318s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 14:48:58    318s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 14:48:58    318s] (I)       Num tracks per GCell: 20.00 16.00 16.00 16.00 16.00 16.00  8.00  8.00
[01/07 14:48:58    318s] (I)       Total num of tracks :     0   175   162   175   162   175    80    87
[01/07 14:48:58    318s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 14:48:58    318s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 14:48:58    318s] (I)       --------------------------------------------------------
[01/07 14:48:58    318s] 
[01/07 14:48:58    318s] [NR-eGR] ============ Routing rule table ============
[01/07 14:48:58    318s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 14:48:58    318s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 14:48:58    318s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 14:48:58    318s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:48:58    318s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:48:58    318s] [NR-eGR] ========================================
[01/07 14:48:58    318s] [NR-eGR] 
[01/07 14:48:58    318s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer2 : = 170 / 1925 (8.83%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer3 : = 48 / 1782 (2.69%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer4 : = 70 / 1925 (3.64%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer5 : = 48 / 1782 (2.69%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer6 : = 70 / 1925 (3.64%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer7 : = 80 / 880 (9.09%)
[01/07 14:48:58    318s] (I)       blocked tracks on layer8 : = 0 / 957 (0.00%)
[01/07 14:48:58    318s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Reset routing kernel
[01/07 14:48:58    318s] (I)       Started Initialization ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       numLocalWires=388  numGlobalNetBranches=135  numLocalNetBranches=63
[01/07 14:48:58    318s] (I)       totalPins=1085  totalGlobalPin=831 (76.59%)
[01/07 14:48:58    318s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Generate topology ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       total 2D Cap : 10878 = (4334 H, 6544 V)
[01/07 14:48:58    318s] (I)       
[01/07 14:48:58    318s] (I)       ============  Phase 1a Route ============
[01/07 14:48:58    318s] (I)       Started Phase 1a ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Pattern routing ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 14:48:58    318s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Usage: 973 = (383 H, 590 V) = (8.84% H, 9.02% V) = (2.451e+03um H, 3.776e+03um V)
[01/07 14:48:58    318s] (I)       Started Add via demand to 2D ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       
[01/07 14:48:58    318s] (I)       ============  Phase 1b Route ============
[01/07 14:48:58    318s] (I)       Started Phase 1b ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Usage: 973 = (383 H, 590 V) = (8.84% H, 9.02% V) = (2.451e+03um H, 3.776e+03um V)
[01/07 14:48:58    318s] (I)       eGR overflow: 2.17% H + 0.00% V
[01/07 14:48:58    318s] 
[01/07 14:48:58    318s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] (I)       Started Export 2D cong map ( Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] [NR-eGR] Overflow after Early Global Route (GR compatible) 1.64% H + 0.00% V
[01/07 14:48:58    318s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.02 MB )
[01/07 14:48:58    318s] Finished Early Global Route rough congestion estimation: mem = 1382.0M
[01/07 14:48:58    318s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.037, MEM:1382.0M
[01/07 14:48:58    318s] earlyGlobalRoute rough estimation gcell size 2 row height
[01/07 14:48:58    318s] OPERPROF: Starting CDPad at level 1, MEM:1382.0M
[01/07 14:48:58    318s] CDPadU 0.852 -> 0.853. R=0.754, N=272, GS=6.400
[01/07 14:48:58    318s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF: Starting npMain at level 1, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF:   Starting npPlace at level 2, MEM:1382.0M
[01/07 14:48:58    318s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.014, MEM:1383.4M
[01/07 14:48:58    318s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.021, MEM:1383.4M
[01/07 14:48:58    318s] Global placement CDP skipped at cutLevel 7.
[01/07 14:48:58    318s] Iteration  8: Total net bbox = 6.204e+03 (2.43e+03 3.77e+03)
[01/07 14:48:58    318s]               Est.  stn bbox = 6.687e+03 (2.64e+03 4.05e+03)
[01/07 14:48:58    318s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1383.4M
[01/07 14:48:58    318s] [adp] clock
[01/07 14:48:58    318s] [adp] weight, nr nets, wire length
[01/07 14:48:58    318s] [adp]      0        1  105.304000
[01/07 14:48:58    318s] [adp] data
[01/07 14:48:58    318s] [adp] weight, nr nets, wire length
[01/07 14:48:58    318s] [adp]      0      346  6098.215000
[01/07 14:48:58    318s] [adp] 0.000000|0.000000|0.000000
[01/07 14:48:58    318s] Iteration  9: Total net bbox = 6.204e+03 (2.43e+03 3.77e+03)
[01/07 14:48:58    318s]               Est.  stn bbox = 6.687e+03 (2.64e+03 4.05e+03)
[01/07 14:48:58    318s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1383.4M
[01/07 14:48:58    318s] *** cost = 6.204e+03 (2.43e+03 3.77e+03) (cpu for global=0:00:01.2) real=0:00:02.0***
[01/07 14:48:58    318s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[01/07 14:48:58    318s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1383.4M
[01/07 14:48:58    318s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1383.4M
[01/07 14:48:58    318s] Solver runtime cpu: 0:00:01.0 real: 0:00:01.1
[01/07 14:48:58    318s] Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
[01/07 14:48:58    318s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/07 14:48:58    318s] Type 'man IMPSP-9025' for more detail.
[01/07 14:48:58    318s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1383.4M
[01/07 14:48:58    318s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1383.4M
[01/07 14:48:58    318s] z: 2, totalTracks: 1
[01/07 14:48:58    318s] z: 4, totalTracks: 1
[01/07 14:48:58    318s] z: 6, totalTracks: 1
[01/07 14:48:58    318s] z: 8, totalTracks: 1
[01/07 14:48:58    318s] #spOpts: mergeVia=F 
[01/07 14:48:59    318s] All LLGs are deleted
[01/07 14:48:59    318s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1383.4M
[01/07 14:48:59    318s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1383.4M
[01/07 14:48:59    318s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1383.4M
[01/07 14:48:59    318s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1383.4M
[01/07 14:48:59    318s] Core basic site is core
[01/07 14:48:59    318s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1383.4M
[01/07 14:48:59    318s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.016, MEM:1399.4M
[01/07 14:48:59    318s] Fast DP-INIT is on for default
[01/07 14:48:59    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 14:48:59    318s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.038, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:       Starting CMU at level 4, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:1399.4M
[01/07 14:48:59    318s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1399.4MB).
[01/07 14:48:59    318s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:1399.4M
[01/07 14:48:59    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14988.1
[01/07 14:48:59    318s] OPERPROF: Starting RefinePlace at level 1, MEM:1399.4M
[01/07 14:48:59    318s] *** Starting refinePlace (0:05:19 mem=1399.4M) ***
[01/07 14:48:59    318s] Total net bbox length = 6.204e+03 (2.429e+03 3.775e+03) (ext = 2.367e+03)
[01/07 14:48:59    318s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:48:59    318s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1399.4M
[01/07 14:48:59    318s] Starting refinePlace ...
[01/07 14:48:59    318s] ** Cut row section cpu time 0:00:00.0.
[01/07 14:48:59    318s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 14:48:59    318s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1399.4MB) @(0:05:19 - 0:05:19).
[01/07 14:48:59    318s] Move report: preRPlace moves 272 insts, mean move: 0.98 um, max move: 3.78 um
[01/07 14:48:59    318s] 	Max move on inst (g1703): (12.94, 43.68) --> (15.20, 45.20)
[01/07 14:48:59    318s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVDHD
[01/07 14:48:59    318s] wireLenOptFixPriorityInst 0 inst fixed
[01/07 14:48:59    318s] Placement tweakage begins.
[01/07 14:48:59    318s] wire length = 6.680e+03
[01/07 14:48:59    318s] wire length = 6.359e+03
[01/07 14:48:59    318s] Placement tweakage ends.
[01/07 14:48:59    318s] Move report: tweak moves 79 insts, mean move: 3.52 um, max move: 10.40 um
[01/07 14:48:59    318s] 	Max move on inst (g1497__2883): (30.40, 48.40) --> (20.00, 48.40)
[01/07 14:48:59    318s] 
[01/07 14:48:59    318s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 14:48:59    318s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:48:59    318s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1399.4MB) @(0:05:19 - 0:05:19).
[01/07 14:48:59    318s] Move report: Detail placement moves 272 insts, mean move: 1.80 um, max move: 11.31 um
[01/07 14:48:59    318s] 	Max move on inst (g1497__2883): (30.48, 47.56) --> (20.00, 48.40)
[01/07 14:48:59    318s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1399.4MB
[01/07 14:48:59    318s] Statistics of distance of Instance movement in refine placement:
[01/07 14:48:59    318s]   maximum (X+Y) =        11.31 um
[01/07 14:48:59    318s]   inst (g1497__2883) with max move: (30.476, 47.562) -> (20, 48.4)
[01/07 14:48:59    318s]   mean    (X+Y) =         1.80 um
[01/07 14:48:59    318s] Summary Report:
[01/07 14:48:59    318s] Instances move: 272 (out of 272 movable)
[01/07 14:48:59    318s] Instances flipped: 0
[01/07 14:48:59    318s] Mean displacement: 1.80 um
[01/07 14:48:59    318s] Max displacement: 11.31 um (Instance: g1497__2883) (30.476, 47.562) -> (20, 48.4)
[01/07 14:48:59    318s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2BHD
[01/07 14:48:59    318s] Total instances moved : 272
[01/07 14:48:59    318s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.070, MEM:1399.4M
[01/07 14:48:59    318s] Total net bbox length = 6.020e+03 (2.214e+03 3.806e+03) (ext = 2.341e+03)
[01/07 14:48:59    318s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1399.4MB
[01/07 14:48:59    318s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1399.4MB) @(0:05:19 - 0:05:19).
[01/07 14:48:59    318s] *** Finished refinePlace (0:05:19 mem=1399.4M) ***
[01/07 14:48:59    318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14988.1
[01/07 14:48:59    318s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.077, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1399.4M
[01/07 14:48:59    318s] All LLGs are deleted
[01/07 14:48:59    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1399.4M
[01/07 14:48:59    318s] *** End of Placement (cpu=0:00:04.9, real=0:00:06.0, mem=1399.4M) ***
[01/07 14:48:59    318s] z: 2, totalTracks: 1
[01/07 14:48:59    318s] z: 4, totalTracks: 1
[01/07 14:48:59    318s] z: 6, totalTracks: 1
[01/07 14:48:59    318s] z: 8, totalTracks: 1
[01/07 14:48:59    318s] #spOpts: mergeVia=F 
[01/07 14:48:59    318s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1399.4M
[01/07 14:48:59    318s] Core basic site is core
[01/07 14:48:59    318s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.012, MEM:1399.4M
[01/07 14:48:59    318s] Fast DP-INIT is on for default
[01/07 14:48:59    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 14:48:59    318s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1399.4M
[01/07 14:48:59    318s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[01/07 14:48:59    318s] Density distribution unevenness ratio = 2.733%
[01/07 14:48:59    318s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1399.4M
[01/07 14:48:59    318s] All LLGs are deleted
[01/07 14:48:59    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1399.4M
[01/07 14:48:59    318s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1399.4M
[01/07 14:48:59    318s] *** Free Virtual Timing Model ...(mem=1399.4M)
[01/07 14:48:59    318s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 14:48:59    318s] Set Using Default Delay Limit as 101.
[01/07 14:48:59    318s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 14:48:59    318s] Set Default Net Delay as 0 ps.
[01/07 14:48:59    318s] Set Default Net Load as 0 pF. 
[01/07 14:48:59    318s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 14:48:59    318s] Effort level <high> specified for reg2reg_tmp.14988 path_group
[01/07 14:48:59    318s] #################################################################################
[01/07 14:48:59    318s] # Design Stage: PreRoute
[01/07 14:48:59    318s] # Design Name: BATCHARGER_controller
[01/07 14:48:59    318s] # Design Mode: 90nm
[01/07 14:48:59    318s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:48:59    318s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:48:59    318s] # Signoff Settings: SI Off 
[01/07 14:48:59    318s] #################################################################################
[01/07 14:48:59    319s] Calculate delays in BcWc mode...
[01/07 14:48:59    319s] Topological Sorting (REAL = 0:00:00.0, MEM = 1399.4M, InitMEM = 1399.4M)
[01/07 14:48:59    319s] Start delay calculation (fullDC) (1 T). (MEM=1399.44)
[01/07 14:48:59    319s] End AAE Lib Interpolated Model. (MEM=1410.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:48:59    319s] Total number of fetched objects 365
[01/07 14:48:59    319s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:48:59    319s] End delay calculation. (MEM=1398.02 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 14:48:59    319s] End delay calculation (fullDC). (MEM=1398.02 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 14:48:59    319s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1398.0M) ***
[01/07 14:48:59    319s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 14:48:59    319s] Set Using Default Delay Limit as 1000.
[01/07 14:48:59    319s] Set Default Net Delay as 1000 ps.
[01/07 14:48:59    319s] Set Default Net Load as 0.5 pF. 
[01/07 14:48:59    319s] Info: Disable timing driven in postCTS congRepair.
[01/07 14:48:59    319s] 
[01/07 14:48:59    319s] Starting congRepair ...
[01/07 14:48:59    319s] User Input Parameters:
[01/07 14:48:59    319s] - Congestion Driven    : On
[01/07 14:48:59    319s] - Timing Driven        : Off
[01/07 14:48:59    319s] - Area-Violation Based : On
[01/07 14:48:59    319s] - Start Rollback Level : -5
[01/07 14:48:59    319s] - Legalized            : On
[01/07 14:48:59    319s] - Window Based         : Off
[01/07 14:48:59    319s] - eDen incr mode       : Off
[01/07 14:48:59    319s] - Small incr mode      : Off
[01/07 14:48:59    319s] 
[01/07 14:48:59    319s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1388.5M
[01/07 14:48:59    319s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1388.5M
[01/07 14:48:59    319s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1388.5M
[01/07 14:48:59    319s] Starting Early Global Route congestion estimation: mem = 1388.5M
[01/07 14:48:59    319s] (I)       Started Import and model ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Create place DB ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Import place data ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read instances and placement ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read nets ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Create route DB ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       == Non-default Options ==
[01/07 14:48:59    319s] (I)       Maximum routing layer                              : 8
[01/07 14:48:59    319s] (I)       Number of threads                                  : 1
[01/07 14:48:59    319s] (I)       Use non-blocking free Dbs wires                    : false
[01/07 14:48:59    319s] (I)       Method to set GCell size                           : row
[01/07 14:48:59    319s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 14:48:59    319s] (I)       Started Import route data ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Use row-based GCell size
[01/07 14:48:59    319s] (I)       Use row-based GCell align
[01/07 14:48:59    319s] (I)       GCell unit size   : 3200
[01/07 14:48:59    319s] (I)       GCell multiplier  : 1
[01/07 14:48:59    319s] (I)       GCell row height  : 3200
[01/07 14:48:59    319s] (I)       Actual row height : 3200
[01/07 14:48:59    319s] (I)       GCell align ref   : 3600 3600
[01/07 14:48:59    319s] [NR-eGR] Track table information for default rule: 
[01/07 14:48:59    319s] [NR-eGR] metal1 has no routable track
[01/07 14:48:59    319s] [NR-eGR] metal2 has single uniform track structure
[01/07 14:48:59    319s] [NR-eGR] metal3 has single uniform track structure
[01/07 14:48:59    319s] [NR-eGR] metal4 has single uniform track structure
[01/07 14:48:59    319s] [NR-eGR] metal5 has single uniform track structure
[01/07 14:48:59    319s] [NR-eGR] metal6 has single uniform track structure
[01/07 14:48:59    319s] [NR-eGR] metal7 has single uniform track structure
[01/07 14:48:59    319s] [NR-eGR] metal8 has single uniform track structure
[01/07 14:48:59    319s] (I)       ===========================================================================
[01/07 14:48:59    319s] (I)       == Report All Rule Vias ==
[01/07 14:48:59    319s] (I)       ===========================================================================
[01/07 14:48:59    319s] (I)        Via Rule : (Default)
[01/07 14:48:59    319s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 14:48:59    319s] (I)       ---------------------------------------------------------------------------
[01/07 14:48:59    319s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 14:48:59    319s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 14:48:59    319s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 14:48:59    319s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 14:48:59    319s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 14:48:59    319s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 14:48:59    319s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 14:48:59    319s] (I)       ===========================================================================
[01/07 14:48:59    319s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read routing blockages ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read instance blockages ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read PG blockages ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Read 305 PG shapes
[01/07 14:48:59    319s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read boundary cut boxes ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] [NR-eGR] #Routing Blockages  : 0
[01/07 14:48:59    319s] [NR-eGR] #Instance Blockages : 0
[01/07 14:48:59    319s] [NR-eGR] #PG Blockages       : 305
[01/07 14:48:59    319s] [NR-eGR] #Halo Blockages     : 0
[01/07 14:48:59    319s] [NR-eGR] #Boundary Blockages : 0
[01/07 14:48:59    319s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read blackboxes ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 14:48:59    319s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read prerouted ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 14:48:59    319s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read unlegalized nets ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read nets ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 14:48:59    319s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Set up via pillars ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       early_global_route_priority property id does not exist.
[01/07 14:48:59    319s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Model blockages into capacity
[01/07 14:48:59    319s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 14:48:59    319s] (I)       Started Initialize 3D capacity ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 14:48:59    319s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 14:48:59    319s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 14:48:59    319s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 14:48:59    319s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 14:48:59    319s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 14:48:59    319s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 14:48:59    319s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       -- layer congestion ratio --
[01/07 14:48:59    319s] (I)       Layer 1 : 0.100000
[01/07 14:48:59    319s] (I)       Layer 2 : 0.700000
[01/07 14:48:59    319s] (I)       Layer 3 : 0.700000
[01/07 14:48:59    319s] (I)       Layer 4 : 0.700000
[01/07 14:48:59    319s] (I)       Layer 5 : 0.700000
[01/07 14:48:59    319s] (I)       Layer 6 : 0.700000
[01/07 14:48:59    319s] (I)       Layer 7 : 0.700000
[01/07 14:48:59    319s] (I)       Layer 8 : 0.700000
[01/07 14:48:59    319s] (I)       ----------------------------
[01/07 14:48:59    319s] (I)       Number of ignored nets                =      0
[01/07 14:48:59    319s] (I)       Number of connected nets              =      0
[01/07 14:48:59    319s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 14:48:59    319s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 14:48:59    319s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 14:48:59    319s] (I)       Finished Import route data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Read aux data ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Others data preparation ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 14:48:59    319s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Create route kernel ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Ndr track 0 does not exist
[01/07 14:48:59    319s] (I)       ---------------------Grid Graph Info--------------------
[01/07 14:48:59    319s] (I)       Routing area        : (0, 0) - (70000, 64800)
[01/07 14:48:59    319s] (I)       Core area           : (3600, 3600) - (66400, 61200)
[01/07 14:48:59    319s] (I)       Site width          :   400  (dbu)
[01/07 14:48:59    319s] (I)       Row height          :  3200  (dbu)
[01/07 14:48:59    319s] (I)       GCell row height    :  3200  (dbu)
[01/07 14:48:59    319s] (I)       GCell width         :  3200  (dbu)
[01/07 14:48:59    319s] (I)       GCell height        :  3200  (dbu)
[01/07 14:48:59    319s] (I)       Grid                :    22    21     8
[01/07 14:48:59    319s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 14:48:59    319s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 14:48:59    319s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 14:48:59    319s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 14:48:59    319s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 14:48:59    319s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 14:48:59    319s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 14:48:59    319s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 14:48:59    319s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 14:48:59    319s] (I)       Total num of tracks :     0   175   162   175   162   175    80    87
[01/07 14:48:59    319s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 14:48:59    319s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 14:48:59    319s] (I)       --------------------------------------------------------
[01/07 14:48:59    319s] 
[01/07 14:48:59    319s] [NR-eGR] ============ Routing rule table ============
[01/07 14:48:59    319s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 14:48:59    319s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 14:48:59    319s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 14:48:59    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:48:59    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:48:59    319s] [NR-eGR] ========================================
[01/07 14:48:59    319s] [NR-eGR] 
[01/07 14:48:59    319s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer2 : = 340 / 3675 (9.25%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer3 : = 74 / 3564 (2.08%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer4 : = 140 / 3675 (3.81%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer5 : = 74 / 3564 (2.08%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer6 : = 140 / 3675 (3.81%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 14:48:59    319s] (I)       blocked tracks on layer8 : = 0 / 1827 (0.00%)
[01/07 14:48:59    319s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Reset routing kernel
[01/07 14:48:59    319s] (I)       Started Global Routing ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Initialization ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       totalPins=1085  totalGlobalPin=1033 (95.21%)
[01/07 14:48:59    319s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Net group 1 ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Generate topology ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       total 2D Cap : 21106 = (8666 H, 12440 V)
[01/07 14:48:59    319s] [NR-eGR] Layer group 1: route 346 net(s) in layer range [2, 8]
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] (I)       ============  Phase 1a Route ============
[01/07 14:48:59    319s] (I)       Started Phase 1a ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Pattern routing ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 14:48:59    319s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:48:59    319s] (I)       Started Add via demand to 2D ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] (I)       ============  Phase 1b Route ============
[01/07 14:48:59    319s] (I)       Started Phase 1b ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Monotonic routing ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:48:59    319s] (I)       Overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 6.144000e+03um
[01/07 14:48:59    319s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] (I)       ============  Phase 1c Route ============
[01/07 14:48:59    319s] (I)       Started Phase 1c ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Two level routing ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Level2 Grid: 5 x 5
[01/07 14:48:59    319s] (I)       Started Two Level Routing ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:48:59    319s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] (I)       ============  Phase 1d Route ============
[01/07 14:48:59    319s] (I)       Started Phase 1d ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Detoured routing ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:48:59    319s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] (I)       ============  Phase 1e Route ============
[01/07 14:48:59    319s] (I)       Started Phase 1e ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Route legalization ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:48:59    319s] [NR-eGR] Early Global Route overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 6.144000e+03um
[01/07 14:48:59    319s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] (I)       ============  Phase 1l Route ============
[01/07 14:48:59    319s] (I)       Started Phase 1l ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Started Layer assignment (1T) ( Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1388.51 MB )
[01/07 14:48:59    319s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Started Clean cong LA ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 14:48:59    319s] (I)       Layer  2:       3240      1154         0           0        3520    ( 0.00%) 
[01/07 14:48:59    319s] (I)       Layer  3:       3352       752        11           0        3528    ( 0.00%) 
[01/07 14:48:59    319s] (I)       Layer  4:       3438       444         0           0        3520    ( 0.00%) 
[01/07 14:48:59    319s] (I)       Layer  5:       3352        52         0           0        3528    ( 0.00%) 
[01/07 14:48:59    319s] (I)       Layer  6:       3438        40         0           0        3520    ( 0.00%) 
[01/07 14:48:59    319s] (I)       Layer  7:       1570        11         0          84        1680    ( 4.76%) 
[01/07 14:48:59    319s] (I)       Layer  8:       1740         2         0           0        1760    ( 0.00%) 
[01/07 14:48:59    319s] (I)       Total:         20130      2455        11          84       21056    ( 0.40%) 
[01/07 14:48:59    319s] (I)       
[01/07 14:48:59    319s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 14:48:59    319s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 14:48:59    319s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 14:48:59    319s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[01/07 14:48:59    319s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 14:48:59    319s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR]  metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR]  metal3  (3)         1( 0.23%)         0( 0.00%)         2( 0.45%)   ( 0.68%) 
[01/07 14:48:59    319s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:48:59    319s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 14:48:59    319s] [NR-eGR] Total                1( 0.03%)         0( 0.00%)         2( 0.07%)   ( 0.10%) 
[01/07 14:48:59    319s] [NR-eGR] 
[01/07 14:48:59    319s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Started Export 3D cong map ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       total 2D Cap : 21148 = (8668 H, 12480 V)
[01/07 14:48:59    319s] (I)       Started Export 2D cong map ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 0.00% V
[01/07 14:48:59    319s] [NR-eGR] Overflow after Early Global Route 0.97% H + 0.00% V
[01/07 14:48:59    319s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1396.5M
[01/07 14:48:59    319s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.045, MEM:1396.5M
[01/07 14:48:59    319s] OPERPROF: Starting HotSpotCal at level 1, MEM:1396.5M
[01/07 14:48:59    319s] [hotspot] +------------+---------------+---------------+
[01/07 14:48:59    319s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 14:48:59    319s] [hotspot] +------------+---------------+---------------+
[01/07 14:48:59    319s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 14:48:59    319s] [hotspot] +------------+---------------+---------------+
[01/07 14:48:59    319s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 14:48:59    319s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 14:48:59    319s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1396.5M
[01/07 14:48:59    319s] Skipped repairing congestion.
[01/07 14:48:59    319s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1396.5M
[01/07 14:48:59    319s] Starting Early Global Route wiring: mem = 1396.5M
[01/07 14:48:59    319s] (I)       Started Free existing wires ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       ============= Track Assignment ============
[01/07 14:48:59    319s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Started Track Assignment (1T) ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 14:48:59    319s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Run Multi-thread track assignment
[01/07 14:48:59    319s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Started Export ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Started Export DB wires ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Started Export all nets ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Started Set wire vias ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] [NR-eGR] --------------------------------------------------------------------------
[01/07 14:48:59    319s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 14:48:59    319s] [NR-eGR] metal2  (2V) length: 2.545140e+03um, number of vias: 1432
[01/07 14:48:59    319s] [NR-eGR] metal3  (3H) length: 2.239200e+03um, number of vias: 171
[01/07 14:48:59    319s] [NR-eGR] metal4  (4V) length: 1.426800e+03um, number of vias: 29
[01/07 14:48:59    319s] [NR-eGR] metal5  (5H) length: 1.490000e+02um, number of vias: 8
[01/07 14:48:59    319s] [NR-eGR] metal6  (6V) length: 1.070000e+02um, number of vias: 2
[01/07 14:48:59    319s] [NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 2
[01/07 14:48:59    319s] [NR-eGR] metal8  (8V) length: 7.200000e+00um, number of vias: 0
[01/07 14:48:59    319s] [NR-eGR] Total length: 6.505140e+03um, number of vias: 2648
[01/07 14:48:59    319s] [NR-eGR] --------------------------------------------------------------------------
[01/07 14:48:59    319s] [NR-eGR] Total eGR-routed clock nets wire length: 1.606000e+02um 
[01/07 14:48:59    319s] [NR-eGR] --------------------------------------------------------------------------
[01/07 14:48:59    319s] (I)       Started Update net boxes ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Started Update timing ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Started Postprocess design ( Curr Mem: 1396.51 MB )
[01/07 14:48:59    319s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1299.51 MB )
[01/07 14:48:59    319s] Early Global Route wiring runtime: 0.04 seconds, mem = 1299.5M
[01/07 14:48:59    319s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.041, MEM:1299.5M
[01/07 14:48:59    319s] Tdgp not successfully inited but do clear! skip clearing
[01/07 14:48:59    319s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[01/07 14:48:59    319s] *** Finishing placeDesign default flow ***
[01/07 14:48:59    319s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 1299.5M **
[01/07 14:48:59    319s] Tdgp not successfully inited but do clear! skip clearing
[01/07 14:48:59    319s] 
[01/07 14:48:59    319s] *** Summary of all messages that are not suppressed in this session:
[01/07 14:48:59    319s] Severity  ID               Count  Summary                                  
[01/07 14:48:59    319s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/07 14:48:59    319s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/07 14:48:59    319s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/07 14:48:59    319s] *** Message Summary: 5 warning(s), 0 error(s)
[01/07 14:48:59    319s] 
[01/07 14:49:08    320s] <CMD> setPlaceMode -fp false
[01/07 14:49:08    320s] <CMD> place_design
[01/07 14:49:08    320s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 19, percentage of missing scan cell = 0.00% (0 / 19)
[01/07 14:49:08    320s] 
[01/07 14:49:08    320s] pdi colorize_geometry "" ""
[01/07 14:49:08    320s] 
[01/07 14:49:08    320s] ### Time Record (colorize_geometry) is installed.
[01/07 14:49:08    320s] #Start colorize_geometry on Tue Jan  7 14:49:08 2025
[01/07 14:49:08    320s] #
[01/07 14:49:08    320s] ### Time Record (Pre Callback) is installed.
[01/07 14:49:08    320s] ### Time Record (Pre Callback) is uninstalled.
[01/07 14:49:08    320s] ### Time Record (DB Import) is installed.
[01/07 14:49:08    320s] ### import design signature (9): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1780722304 placement=1143183118 pin_access=1 halo=0
[01/07 14:49:08    320s] ### Time Record (DB Import) is uninstalled.
[01/07 14:49:08    320s] ### Time Record (DB Export) is installed.
[01/07 14:49:08    320s] ### export design design signature (10): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1780722304 placement=1143183118 pin_access=1 halo=0
[01/07 14:49:08    320s] ### Time Record (DB Export) is uninstalled.
[01/07 14:49:08    320s] ### Time Record (Post Callback) is installed.
[01/07 14:49:08    320s] ### Time Record (Post Callback) is uninstalled.
[01/07 14:49:08    320s] #
[01/07 14:49:08    320s] #colorize_geometry statistics:
[01/07 14:49:08    320s] #Cpu time = 00:00:00
[01/07 14:49:08    320s] #Elapsed time = 00:00:00
[01/07 14:49:08    320s] #Increased memory = -3.64 (MB)
[01/07 14:49:08    320s] #Total memory = 1081.33 (MB)
[01/07 14:49:08    320s] #Peak memory = 1211.87 (MB)
[01/07 14:49:08    320s] #Number of warnings = 0
[01/07 14:49:08    320s] #Total number of warnings = 0
[01/07 14:49:08    320s] #Number of fails = 0
[01/07 14:49:08    320s] #Total number of fails = 0
[01/07 14:49:08    320s] #Complete colorize_geometry on Tue Jan  7 14:49:08 2025
[01/07 14:49:08    320s] #
[01/07 14:49:08    321s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 14:49:08    321s] ### Time Record (colorize_geometry) is uninstalled.
[01/07 14:49:08    321s] ### 
[01/07 14:49:08    321s] ###   Scalability Statistics
[01/07 14:49:08    321s] ### 
[01/07 14:49:08    321s] ### ------------------------+----------------+----------------+----------------+
[01/07 14:49:08    321s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/07 14:49:08    321s] ### ------------------------+----------------+----------------+----------------+
[01/07 14:49:08    321s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/07 14:49:08    321s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/07 14:49:08    321s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/07 14:49:08    321s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/07 14:49:08    321s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/07 14:49:08    321s] ### ------------------------+----------------+----------------+----------------+
[01/07 14:49:08    321s] ### 
[01/07 14:49:08    321s] *** Starting placeDesign default flow ***
[01/07 14:49:08    321s] ### Creating LA Mngr. totSessionCpu=0:05:21 mem=1303.4M
[01/07 14:49:08    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:21 mem=1303.4M
[01/07 14:49:08    321s] *** Start deleteBufferTree ***
[01/07 14:49:08    321s] Info: Detect buffers to remove automatically.
[01/07 14:49:08    321s] Analyzing netlist ...
[01/07 14:49:08    321s] Updating netlist
[01/07 14:49:08    321s] 
[01/07 14:49:08    321s] *summary: 0 instances (buffers/inverters) removed
[01/07 14:49:08    321s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/07 14:49:08    321s] Deleting Cell Server ...
[01/07 14:49:08    321s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 14:49:08    321s] Set Using Default Delay Limit as 101.
[01/07 14:49:08    321s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 14:49:08    321s] Set Default Net Delay as 0 ps.
[01/07 14:49:08    321s] Set Default Net Load as 0 pF. 
[01/07 14:49:08    321s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 14:49:08    321s] Effort level <high> specified for reg2reg_tmp.14988 path_group
[01/07 14:49:08    321s] #################################################################################
[01/07 14:49:08    321s] # Design Stage: PreRoute
[01/07 14:49:08    321s] # Design Name: BATCHARGER_controller
[01/07 14:49:08    321s] # Design Mode: 90nm
[01/07 14:49:08    321s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:49:08    321s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:49:08    321s] # Signoff Settings: SI Off 
[01/07 14:49:08    321s] #################################################################################
[01/07 14:49:08    321s] Calculate delays in BcWc mode...
[01/07 14:49:08    321s] Topological Sorting (REAL = 0:00:00.0, MEM = 1321.8M, InitMEM = 1321.8M)
[01/07 14:49:08    321s] Start delay calculation (fullDC) (1 T). (MEM=1321.77)
[01/07 14:49:08    321s] LayerId::1 widthSet size::4
[01/07 14:49:08    321s] LayerId::2 widthSet size::4
[01/07 14:49:08    321s] LayerId::3 widthSet size::4
[01/07 14:49:08    321s] LayerId::4 widthSet size::4
[01/07 14:49:08    321s] LayerId::5 widthSet size::4
[01/07 14:49:08    321s] LayerId::6 widthSet size::4
[01/07 14:49:08    321s] LayerId::7 widthSet size::4
[01/07 14:49:08    321s] LayerId::8 widthSet size::5
[01/07 14:49:08    321s] Updating RC grid for preRoute extraction ...
[01/07 14:49:08    321s] Initializing multi-corner capacitance tables ... 
[01/07 14:49:08    321s] Initializing multi-corner resistance tables ...
[01/07 14:49:08    321s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 14:49:08    321s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 14:49:08    321s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/07 14:49:08    321s] End AAE Lib Interpolated Model. (MEM=1333.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:49:09    321s] Total number of fetched objects 365
[01/07 14:49:09    321s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:49:09    321s] End delay calculation. (MEM=1372.98 CPU=0:00:00.1 REAL=0:00:01.0)
[01/07 14:49:09    321s] End delay calculation (fullDC). (MEM=1372.98 CPU=0:00:00.3 REAL=0:00:01.0)
[01/07 14:49:09    321s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1373.0M) ***
[01/07 14:49:09    321s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 14:49:09    321s] Set Using Default Delay Limit as 1000.
[01/07 14:49:09    321s] Set Default Net Delay as 1000 ps.
[01/07 14:49:09    321s] Set Default Net Load as 0.5 pF. 
[01/07 14:49:09    321s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/07 14:49:09    321s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1363.5M
[01/07 14:49:09    321s] Deleted 0 physical inst  (cell - / prefix -).
[01/07 14:49:09    321s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1363.5M
[01/07 14:49:09    321s] INFO: #ExclusiveGroups=0
[01/07 14:49:09    321s] INFO: There are no Exclusive Groups.
[01/07 14:49:09    321s] *** Starting "NanoPlace(TM) placement v#15 (mem=1363.5M)" ...
[01/07 14:49:09    321s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 14:49:09    321s] Summary for sequential cells identification: 
[01/07 14:49:09    321s]   Identified SBFF number: 88
[01/07 14:49:09    321s]   Identified MBFF number: 0
[01/07 14:49:09    321s]   Identified SB Latch number: 0
[01/07 14:49:09    321s]   Identified MB Latch number: 0
[01/07 14:49:09    321s]   Not identified SBFF number: 4
[01/07 14:49:09    321s]   Not identified MBFF number: 0
[01/07 14:49:09    321s]   Not identified SB Latch number: 0
[01/07 14:49:09    321s]   Not identified MB Latch number: 0
[01/07 14:49:09    321s]   Number of sequential cells which are not FFs: 26
[01/07 14:49:09    321s]  Visiting view : WC_AN
[01/07 14:49:09    321s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 14:49:09    321s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 14:49:09    321s]  Visiting view : BC_AN
[01/07 14:49:09    321s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 14:49:09    321s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 14:49:09    321s]  Setting StdDelay to 29.10
[01/07 14:49:09    321s] Creating Cell Server, finished. 
[01/07 14:49:09    321s] 
[01/07 14:49:11    324s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.6 mem=1363.5M) ***
[01/07 14:49:11    324s] **WARN: (IMPTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
[01/07 14:49:11    324s] **WARN: (IMPTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
[01/07 14:49:12    325s] *** Build Virtual Sizing Timing Model
[01/07 14:49:12    325s] (cpu=0:00:03.4 mem=1363.5M) ***
[01/07 14:49:12    325s] No user-set net weight.
[01/07 14:49:12    325s] Net fanout histogram:
[01/07 14:49:12    325s] 2		: 156 (45.0%) nets
[01/07 14:49:12    325s] 3		: 114 (32.9%) nets
[01/07 14:49:12    325s] 4     -	14	: 75 (21.6%) nets
[01/07 14:49:12    325s] 15    -	39	: 2 (0.6%) nets
[01/07 14:49:12    325s] 40    -	79	: 0 (0.0%) nets
[01/07 14:49:12    325s] 80    -	159	: 0 (0.0%) nets
[01/07 14:49:12    325s] 160   -	319	: 0 (0.0%) nets
[01/07 14:49:12    325s] 320   -	639	: 0 (0.0%) nets
[01/07 14:49:12    325s] 640   -	1279	: 0 (0.0%) nets
[01/07 14:49:12    325s] 1280  -	2559	: 0 (0.0%) nets
[01/07 14:49:12    325s] 2560  -	5119	: 0 (0.0%) nets
[01/07 14:49:12    325s] 5120+		: 0 (0.0%) nets
[01/07 14:49:12    325s] no activity file in design. spp won't run.
[01/07 14:49:12    325s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/07 14:49:12    325s] Scan chains were not defined.
[01/07 14:49:12    325s] z: 2, totalTracks: 1
[01/07 14:49:12    325s] z: 4, totalTracks: 1
[01/07 14:49:12    325s] z: 6, totalTracks: 1
[01/07 14:49:12    325s] z: 8, totalTracks: 1
[01/07 14:49:12    325s] #std cell=272 (0 fixed + 272 movable) #buf cell=0 #inv cell=48 #block=0 (0 floating + 0 preplaced)
[01/07 14:49:12    325s] #ioInst=0 #net=347 #term=1087 #term/net=3.13, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=82
[01/07 14:49:12    325s] stdCell: 272 single + 0 double + 0 multi
[01/07 14:49:12    325s] Total standard cell length = 0.7868 (mm), area = 0.0025 (mm^2)
[01/07 14:49:12    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1363.5M
[01/07 14:49:12    325s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1363.5M
[01/07 14:49:12    325s] Core basic site is core
[01/07 14:49:12    325s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1363.5M
[01/07 14:49:12    325s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:1395.5M
[01/07 14:49:12    325s] SiteArray: non-trimmed site array dimensions = 18 x 157
[01/07 14:49:12    325s] SiteArray: use 20,480 bytes
[01/07 14:49:12    325s] SiteArray: current memory after site array memory allocation 1395.5M
[01/07 14:49:12    325s] SiteArray: FP blocked sites are writable
[01/07 14:49:12    325s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 14:49:12    325s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF: Starting pre-place ADS at level 1, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1395.5M
[01/07 14:49:12    325s] ADSU 0.696 -> 0.754. GS 25.600
[01/07 14:49:12    325s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1395.5M
[01/07 14:49:12    325s] Average module density = 0.754.
[01/07 14:49:12    325s] Density for the design = 0.754.
[01/07 14:49:12    325s]        = stdcell_area 1967 sites (2518 um^2) / alloc_area 2608 sites (3339 um^2).
[01/07 14:49:12    325s] Pin Density = 0.3846.
[01/07 14:49:12    325s]             = total # of pins 1087 / total area 2826.
[01/07 14:49:12    325s] OPERPROF: Starting spMPad at level 1, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:   Starting spContextMPad at level 2, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1395.5M
[01/07 14:49:12    325s] Initial padding reaches pin density 0.625 for top
[01/07 14:49:12    325s] InitPadU 0.754 -> 0.852 for top
[01/07 14:49:12    325s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1395.5M
[01/07 14:49:12    325s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1395.5M
[01/07 14:49:12    325s] === lastAutoLevel = 5 
[01/07 14:49:12    325s] OPERPROF: Starting spInitNetWt at level 1, MEM:1395.5M
[01/07 14:49:12    325s] 0 delay mode for cte enabled initNetWt.
[01/07 14:49:12    325s] no activity file in design. spp won't run.
[01/07 14:49:12    325s] [spp] 0
[01/07 14:49:12    325s] [adp] 0:1:1:3
[01/07 14:49:12    325s] 0 delay mode for cte disabled initNetWt.
[01/07 14:49:12    325s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.130, REAL:0.134, MEM:1401.5M
[01/07 14:49:12    325s] Clock gating cells determined by native netlist tracing.
[01/07 14:49:12    325s] no activity file in design. spp won't run.
[01/07 14:49:12    325s] no activity file in design. spp won't run.
[01/07 14:49:12    325s] Effort level <high> specified for reg2reg path_group
[01/07 14:49:12    325s] OPERPROF: Starting npMain at level 1, MEM:1404.3M
[01/07 14:49:12    325s] OPERPROF:   Starting npPlace at level 2, MEM:1404.3M
[01/07 14:49:12    325s] Iteration  1: Total net bbox = 4.051e+03 (8.83e+02 3.17e+03)
[01/07 14:49:12    325s]               Est.  stn bbox = 4.236e+03 (9.54e+02 3.28e+03)
[01/07 14:49:12    325s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1404.3M
[01/07 14:49:12    325s] Iteration  2: Total net bbox = 4.051e+03 (8.83e+02 3.17e+03)
[01/07 14:49:12    325s]               Est.  stn bbox = 4.236e+03 (9.54e+02 3.28e+03)
[01/07 14:49:12    325s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1404.3M
[01/07 14:49:12    325s] Iteration  3: Total net bbox = 3.469e+03 (7.83e+02 2.69e+03)
[01/07 14:49:12    325s]               Est.  stn bbox = 3.692e+03 (8.59e+02 2.83e+03)
[01/07 14:49:12    325s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1406.7M
[01/07 14:49:12    325s] Total number of setup views is 1.
[01/07 14:49:12    325s] Total number of active setup views is 1.
[01/07 14:49:12    325s] Active setup views:
[01/07 14:49:12    325s]     WC_AN
[01/07 14:49:13    325s] Iteration  4: Total net bbox = 4.879e+03 (1.79e+03 3.08e+03)
[01/07 14:49:13    325s]               Est.  stn bbox = 5.267e+03 (1.97e+03 3.30e+03)
[01/07 14:49:13    325s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1406.7M
[01/07 14:49:13    325s] Iteration  5: Total net bbox = 5.194e+03 (1.97e+03 3.23e+03)
[01/07 14:49:13    325s]               Est.  stn bbox = 5.606e+03 (2.15e+03 3.46e+03)
[01/07 14:49:13    325s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1406.7M
[01/07 14:49:13    325s] OPERPROF:   Finished npPlace at level 2, CPU:0.320, REAL:0.331, MEM:1406.7M
[01/07 14:49:13    325s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.337, MEM:1406.7M
[01/07 14:49:13    325s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1406.7M
[01/07 14:49:13    325s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:49:13    325s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1406.7M
[01/07 14:49:13    325s] OPERPROF: Starting npMain at level 1, MEM:1406.7M
[01/07 14:49:13    325s] OPERPROF:   Starting npPlace at level 2, MEM:1406.7M
[01/07 14:49:13    325s] Iteration  6: Total net bbox = 5.630e+03 (2.23e+03 3.40e+03)
[01/07 14:49:13    325s]               Est.  stn bbox = 6.079e+03 (2.42e+03 3.66e+03)
[01/07 14:49:13    325s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1407.7M
[01/07 14:49:13    326s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.001, MEM:1408.7M
[01/07 14:49:13    326s] Iteration  7: Total net bbox = 6.016e+03 (2.31e+03 3.70e+03)
[01/07 14:49:13    326s]               Est.  stn bbox = 6.464e+03 (2.50e+03 3.96e+03)
[01/07 14:49:13    326s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1408.7M
[01/07 14:49:13    326s] OPERPROF:   Finished npPlace at level 2, CPU:0.640, REAL:0.684, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF: Finished npMain at level 1, CPU:0.640, REAL:0.690, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1408.7M
[01/07 14:49:13    326s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:49:13    326s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1408.7M
[01/07 14:49:13    326s] Starting Early Global Route rough congestion estimation: mem = 1408.7M
[01/07 14:49:13    326s] (I)       Started Import and model ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Create place DB ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Import place data ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read instances and placement ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read nets ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Create route DB ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       == Non-default Options ==
[01/07 14:49:13    326s] (I)       Print mode                                         : 2
[01/07 14:49:13    326s] (I)       Stop if highly congested                           : false
[01/07 14:49:13    326s] (I)       Maximum routing layer                              : 8
[01/07 14:49:13    326s] (I)       Assign partition pins                              : false
[01/07 14:49:13    326s] (I)       Support large GCell                                : true
[01/07 14:49:13    326s] (I)       Number of threads                                  : 1
[01/07 14:49:13    326s] (I)       Number of rows per GCell                           : 2
[01/07 14:49:13    326s] (I)       Max num rows per GCell                             : 32
[01/07 14:49:13    326s] (I)       Method to set GCell size                           : row
[01/07 14:49:13    326s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 14:49:13    326s] (I)       Started Import route data ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Use row-based GCell size
[01/07 14:49:13    326s] (I)       Use row-based GCell align
[01/07 14:49:13    326s] (I)       GCell unit size   : 3200
[01/07 14:49:13    326s] (I)       GCell multiplier  : 2
[01/07 14:49:13    326s] (I)       GCell row height  : 3200
[01/07 14:49:13    326s] (I)       Actual row height : 3200
[01/07 14:49:13    326s] (I)       GCell align ref   : 3600 3600
[01/07 14:49:13    326s] [NR-eGR] Track table information for default rule: 
[01/07 14:49:13    326s] [NR-eGR] metal1 has no routable track
[01/07 14:49:13    326s] [NR-eGR] metal2 has single uniform track structure
[01/07 14:49:13    326s] [NR-eGR] metal3 has single uniform track structure
[01/07 14:49:13    326s] [NR-eGR] metal4 has single uniform track structure
[01/07 14:49:13    326s] [NR-eGR] metal5 has single uniform track structure
[01/07 14:49:13    326s] [NR-eGR] metal6 has single uniform track structure
[01/07 14:49:13    326s] [NR-eGR] metal7 has single uniform track structure
[01/07 14:49:13    326s] [NR-eGR] metal8 has single uniform track structure
[01/07 14:49:13    326s] (I)       ===========================================================================
[01/07 14:49:13    326s] (I)       == Report All Rule Vias ==
[01/07 14:49:13    326s] (I)       ===========================================================================
[01/07 14:49:13    326s] (I)        Via Rule : (Default)
[01/07 14:49:13    326s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 14:49:13    326s] (I)       ---------------------------------------------------------------------------
[01/07 14:49:13    326s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 14:49:13    326s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 14:49:13    326s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 14:49:13    326s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 14:49:13    326s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 14:49:13    326s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 14:49:13    326s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 14:49:13    326s] (I)       ===========================================================================
[01/07 14:49:13    326s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read routing blockages ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read instance blockages ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read PG blockages ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] [NR-eGR] Read 305 PG shapes
[01/07 14:49:13    326s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read boundary cut boxes ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] [NR-eGR] #Routing Blockages  : 0
[01/07 14:49:13    326s] [NR-eGR] #Instance Blockages : 0
[01/07 14:49:13    326s] [NR-eGR] #PG Blockages       : 305
[01/07 14:49:13    326s] [NR-eGR] #Halo Blockages     : 0
[01/07 14:49:13    326s] [NR-eGR] #Boundary Blockages : 0
[01/07 14:49:13    326s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read blackboxes ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 14:49:13    326s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read prerouted ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 14:49:13    326s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read unlegalized nets ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read nets ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 14:49:13    326s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Set up via pillars ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       early_global_route_priority property id does not exist.
[01/07 14:49:13    326s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Model blockages into capacity
[01/07 14:49:13    326s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 14:49:13    326s] (I)       Started Initialize 3D capacity ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 14:49:13    326s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 14:49:13    326s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 14:49:13    326s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 14:49:13    326s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 14:49:13    326s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 14:49:13    326s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 14:49:13    326s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       -- layer congestion ratio --
[01/07 14:49:13    326s] (I)       Layer 1 : 0.100000
[01/07 14:49:13    326s] (I)       Layer 2 : 0.700000
[01/07 14:49:13    326s] (I)       Layer 3 : 0.700000
[01/07 14:49:13    326s] (I)       Layer 4 : 0.700000
[01/07 14:49:13    326s] (I)       Layer 5 : 0.700000
[01/07 14:49:13    326s] (I)       Layer 6 : 0.700000
[01/07 14:49:13    326s] (I)       Layer 7 : 0.700000
[01/07 14:49:13    326s] (I)       Layer 8 : 0.700000
[01/07 14:49:13    326s] (I)       ----------------------------
[01/07 14:49:13    326s] (I)       Number of ignored nets                =      0
[01/07 14:49:13    326s] (I)       Number of connected nets              =      0
[01/07 14:49:13    326s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 14:49:13    326s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 14:49:13    326s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 14:49:13    326s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Read aux data ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Others data preparation ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 14:49:13    326s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Create route kernel ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Ndr track 0 does not exist
[01/07 14:49:13    326s] (I)       ---------------------Grid Graph Info--------------------
[01/07 14:49:13    326s] (I)       Routing area        : (0, 0) - (70000, 64800)
[01/07 14:49:13    326s] (I)       Core area           : (3600, 3600) - (66400, 61200)
[01/07 14:49:13    326s] (I)       Site width          :   400  (dbu)
[01/07 14:49:13    326s] (I)       Row height          :  3200  (dbu)
[01/07 14:49:13    326s] (I)       GCell row height    :  3200  (dbu)
[01/07 14:49:13    326s] (I)       GCell width         :  6400  (dbu)
[01/07 14:49:13    326s] (I)       GCell height        :  6400  (dbu)
[01/07 14:49:13    326s] (I)       Grid                :    11    11     8
[01/07 14:49:13    326s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 14:49:13    326s] (I)       Vertical capacity   :     0  6400     0  6400     0  6400     0  6400
[01/07 14:49:13    326s] (I)       Horizontal capacity :     0     0  6400     0  6400     0  6400     0
[01/07 14:49:13    326s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 14:49:13    326s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 14:49:13    326s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 14:49:13    326s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 14:49:13    326s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 14:49:13    326s] (I)       Num tracks per GCell: 20.00 16.00 16.00 16.00 16.00 16.00  8.00  8.00
[01/07 14:49:13    326s] (I)       Total num of tracks :     0   175   162   175   162   175    80    87
[01/07 14:49:13    326s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 14:49:13    326s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 14:49:13    326s] (I)       --------------------------------------------------------
[01/07 14:49:13    326s] 
[01/07 14:49:13    326s] [NR-eGR] ============ Routing rule table ============
[01/07 14:49:13    326s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 14:49:13    326s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 14:49:13    326s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 14:49:13    326s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:49:13    326s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:49:13    326s] [NR-eGR] ========================================
[01/07 14:49:13    326s] [NR-eGR] 
[01/07 14:49:13    326s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer2 : = 170 / 1925 (8.83%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer3 : = 48 / 1782 (2.69%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer4 : = 70 / 1925 (3.64%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer5 : = 48 / 1782 (2.69%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer6 : = 70 / 1925 (3.64%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer7 : = 80 / 880 (9.09%)
[01/07 14:49:13    326s] (I)       blocked tracks on layer8 : = 0 / 957 (0.00%)
[01/07 14:49:13    326s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Reset routing kernel
[01/07 14:49:13    326s] (I)       Started Initialization ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       numLocalWires=388  numGlobalNetBranches=135  numLocalNetBranches=63
[01/07 14:49:13    326s] (I)       totalPins=1085  totalGlobalPin=831 (76.59%)
[01/07 14:49:13    326s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Generate topology ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       total 2D Cap : 10878 = (4334 H, 6544 V)
[01/07 14:49:13    326s] (I)       
[01/07 14:49:13    326s] (I)       ============  Phase 1a Route ============
[01/07 14:49:13    326s] (I)       Started Phase 1a ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Pattern routing ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 14:49:13    326s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Usage: 973 = (383 H, 590 V) = (8.84% H, 9.02% V) = (2.451e+03um H, 3.776e+03um V)
[01/07 14:49:13    326s] (I)       Started Add via demand to 2D ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       
[01/07 14:49:13    326s] (I)       ============  Phase 1b Route ============
[01/07 14:49:13    326s] (I)       Started Phase 1b ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Usage: 973 = (383 H, 590 V) = (8.84% H, 9.02% V) = (2.451e+03um H, 3.776e+03um V)
[01/07 14:49:13    326s] (I)       eGR overflow: 2.17% H + 0.00% V
[01/07 14:49:13    326s] 
[01/07 14:49:13    326s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] (I)       Started Export 2D cong map ( Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] [NR-eGR] Overflow after Early Global Route (GR compatible) 1.64% H + 0.00% V
[01/07 14:49:13    326s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.69 MB )
[01/07 14:49:13    326s] Finished Early Global Route rough congestion estimation: mem = 1408.7M
[01/07 14:49:13    326s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.041, MEM:1408.7M
[01/07 14:49:13    326s] earlyGlobalRoute rough estimation gcell size 2 row height
[01/07 14:49:13    326s] OPERPROF: Starting CDPad at level 1, MEM:1408.7M
[01/07 14:49:13    326s] CDPadU 0.852 -> 0.853. R=0.754, N=272, GS=6.400
[01/07 14:49:13    326s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF: Starting npMain at level 1, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF:   Starting npPlace at level 2, MEM:1408.7M
[01/07 14:49:13    326s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.007, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.013, MEM:1409.7M
[01/07 14:49:13    326s] Global placement CDP skipped at cutLevel 7.
[01/07 14:49:13    326s] Iteration  8: Total net bbox = 6.204e+03 (2.43e+03 3.77e+03)
[01/07 14:49:13    326s]               Est.  stn bbox = 6.687e+03 (2.64e+03 4.05e+03)
[01/07 14:49:13    326s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1409.7M
[01/07 14:49:13    326s] [adp] clock
[01/07 14:49:13    326s] [adp] weight, nr nets, wire length
[01/07 14:49:13    326s] [adp]      0        1  105.304000
[01/07 14:49:13    326s] [adp] data
[01/07 14:49:13    326s] [adp] weight, nr nets, wire length
[01/07 14:49:13    326s] [adp]      0      346  6098.215000
[01/07 14:49:13    326s] [adp] 0.000000|0.000000|0.000000
[01/07 14:49:13    326s] Iteration  9: Total net bbox = 6.204e+03 (2.43e+03 3.77e+03)
[01/07 14:49:13    326s]               Est.  stn bbox = 6.687e+03 (2.64e+03 4.05e+03)
[01/07 14:49:13    326s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1409.7M
[01/07 14:49:13    326s] *** cost = 6.204e+03 (2.43e+03 3.77e+03) (cpu for global=0:00:01.1) real=0:00:01.0***
[01/07 14:49:13    326s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[01/07 14:49:13    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1409.7M
[01/07 14:49:13    326s] Solver runtime cpu: 0:00:00.9 real: 0:00:01.0
[01/07 14:49:13    326s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
[01/07 14:49:13    326s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/07 14:49:13    326s] Type 'man IMPSP-9025' for more detail.
[01/07 14:49:13    326s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1409.7M
[01/07 14:49:13    326s] z: 2, totalTracks: 1
[01/07 14:49:13    326s] z: 4, totalTracks: 1
[01/07 14:49:13    326s] z: 6, totalTracks: 1
[01/07 14:49:13    326s] z: 8, totalTracks: 1
[01/07 14:49:13    326s] #spOpts: mergeVia=F 
[01/07 14:49:13    326s] All LLGs are deleted
[01/07 14:49:13    326s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1409.7M
[01/07 14:49:13    326s] Core basic site is core
[01/07 14:49:13    326s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.012, MEM:1409.7M
[01/07 14:49:13    326s] Fast DP-INIT is on for default
[01/07 14:49:13    326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 14:49:13    326s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:       Starting CMU at level 4, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1409.7M
[01/07 14:49:13    326s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1409.7MB).
[01/07 14:49:13    326s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.037, MEM:1409.7M
[01/07 14:49:13    326s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.037, MEM:1409.7M
[01/07 14:49:13    326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14988.2
[01/07 14:49:13    326s] OPERPROF: Starting RefinePlace at level 1, MEM:1409.7M
[01/07 14:49:13    326s] *** Starting refinePlace (0:05:26 mem=1409.7M) ***
[01/07 14:49:13    326s] Total net bbox length = 6.204e+03 (2.429e+03 3.775e+03) (ext = 2.367e+03)
[01/07 14:49:13    326s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:49:13    326s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1409.7M
[01/07 14:49:13    326s] Starting refinePlace ...
[01/07 14:49:13    326s] ** Cut row section cpu time 0:00:00.0.
[01/07 14:49:13    326s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 14:49:13    326s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1409.7MB) @(0:05:26 - 0:05:27).
[01/07 14:49:13    326s] Move report: preRPlace moves 272 insts, mean move: 0.98 um, max move: 3.78 um
[01/07 14:49:13    326s] 	Max move on inst (g1703): (12.94, 43.68) --> (15.20, 45.20)
[01/07 14:49:13    326s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVDHD
[01/07 14:49:13    326s] wireLenOptFixPriorityInst 0 inst fixed
[01/07 14:49:13    326s] Placement tweakage begins.
[01/07 14:49:13    326s] wire length = 6.680e+03
[01/07 14:49:14    326s] wire length = 6.359e+03
[01/07 14:49:14    326s] Placement tweakage ends.
[01/07 14:49:14    326s] Move report: tweak moves 79 insts, mean move: 3.52 um, max move: 10.40 um
[01/07 14:49:14    326s] 	Max move on inst (g1497__2883): (30.40, 48.40) --> (20.00, 48.40)
[01/07 14:49:14    326s] 
[01/07 14:49:14    326s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 14:49:14    326s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 14:49:14    326s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1409.7MB) @(0:05:27 - 0:05:27).
[01/07 14:49:14    326s] Move report: Detail placement moves 272 insts, mean move: 1.80 um, max move: 11.31 um
[01/07 14:49:14    326s] 	Max move on inst (g1497__2883): (30.48, 47.56) --> (20.00, 48.40)
[01/07 14:49:14    326s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1409.7MB
[01/07 14:49:14    326s] Statistics of distance of Instance movement in refine placement:
[01/07 14:49:14    326s]   maximum (X+Y) =        11.31 um
[01/07 14:49:14    326s]   inst (g1497__2883) with max move: (30.476, 47.562) -> (20, 48.4)
[01/07 14:49:14    326s]   mean    (X+Y) =         1.80 um
[01/07 14:49:14    326s] Summary Report:
[01/07 14:49:14    326s] Instances move: 272 (out of 272 movable)
[01/07 14:49:14    326s] Instances flipped: 0
[01/07 14:49:14    326s] Mean displacement: 1.80 um
[01/07 14:49:14    326s] Max displacement: 11.31 um (Instance: g1497__2883) (30.476, 47.562) -> (20, 48.4)
[01/07 14:49:14    326s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2BHD
[01/07 14:49:14    326s] Total instances moved : 272
[01/07 14:49:14    326s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.055, MEM:1409.7M
[01/07 14:49:14    326s] Total net bbox length = 6.020e+03 (2.214e+03 3.806e+03) (ext = 2.341e+03)
[01/07 14:49:14    326s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1409.7MB
[01/07 14:49:14    326s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1409.7MB) @(0:05:26 - 0:05:27).
[01/07 14:49:14    326s] *** Finished refinePlace (0:05:27 mem=1409.7M) ***
[01/07 14:49:14    326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14988.2
[01/07 14:49:14    326s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.060, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.7M
[01/07 14:49:14    326s] All LLGs are deleted
[01/07 14:49:14    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1409.7M
[01/07 14:49:14    326s] *** End of Placement (cpu=0:00:04.8, real=0:00:05.0, mem=1409.7M) ***
[01/07 14:49:14    326s] z: 2, totalTracks: 1
[01/07 14:49:14    326s] z: 4, totalTracks: 1
[01/07 14:49:14    326s] z: 6, totalTracks: 1
[01/07 14:49:14    326s] z: 8, totalTracks: 1
[01/07 14:49:14    326s] #spOpts: mergeVia=F 
[01/07 14:49:14    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1409.7M
[01/07 14:49:14    326s] Core basic site is core
[01/07 14:49:14    326s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:1409.7M
[01/07 14:49:14    326s] Fast DP-INIT is on for default
[01/07 14:49:14    326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 14:49:14    326s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1409.7M
[01/07 14:49:14    326s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[01/07 14:49:14    326s] Density distribution unevenness ratio = 2.733%
[01/07 14:49:14    326s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.7M
[01/07 14:49:14    326s] All LLGs are deleted
[01/07 14:49:14    326s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.7M
[01/07 14:49:14    326s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1409.7M
[01/07 14:49:14    326s] *** Free Virtual Timing Model ...(mem=1409.7M)
[01/07 14:49:14    326s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 14:49:14    326s] Set Using Default Delay Limit as 101.
[01/07 14:49:14    326s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 14:49:14    326s] Set Default Net Delay as 0 ps.
[01/07 14:49:14    326s] Set Default Net Load as 0 pF. 
[01/07 14:49:14    326s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 14:49:14    326s] Effort level <high> specified for reg2reg_tmp.14988 path_group
[01/07 14:49:14    326s] #################################################################################
[01/07 14:49:14    326s] # Design Stage: PreRoute
[01/07 14:49:14    326s] # Design Name: BATCHARGER_controller
[01/07 14:49:14    326s] # Design Mode: 90nm
[01/07 14:49:14    326s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:49:14    326s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:49:14    326s] # Signoff Settings: SI Off 
[01/07 14:49:14    326s] #################################################################################
[01/07 14:49:14    326s] Calculate delays in BcWc mode...
[01/07 14:49:14    326s] Topological Sorting (REAL = 0:00:00.0, MEM = 1409.7M, InitMEM = 1409.7M)
[01/07 14:49:14    326s] Start delay calculation (fullDC) (1 T). (MEM=1409.69)
[01/07 14:49:14    326s] End AAE Lib Interpolated Model. (MEM=1421.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:49:14    326s] Total number of fetched objects 365
[01/07 14:49:14    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:49:14    326s] End delay calculation. (MEM=1434.89 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 14:49:14    326s] End delay calculation (fullDC). (MEM=1434.89 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 14:49:14    326s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1434.9M) ***
[01/07 14:49:14    326s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 14:49:14    327s] Set Using Default Delay Limit as 1000.
[01/07 14:49:14    327s] Set Default Net Delay as 1000 ps.
[01/07 14:49:14    327s] Set Default Net Load as 0.5 pF. 
[01/07 14:49:14    327s] Info: Disable timing driven in postCTS congRepair.
[01/07 14:49:14    327s] 
[01/07 14:49:14    327s] Starting congRepair ...
[01/07 14:49:14    327s] User Input Parameters:
[01/07 14:49:14    327s] - Congestion Driven    : On
[01/07 14:49:14    327s] - Timing Driven        : Off
[01/07 14:49:14    327s] - Area-Violation Based : On
[01/07 14:49:14    327s] - Start Rollback Level : -5
[01/07 14:49:14    327s] - Legalized            : On
[01/07 14:49:14    327s] - Window Based         : Off
[01/07 14:49:14    327s] - eDen incr mode       : Off
[01/07 14:49:14    327s] - Small incr mode      : Off
[01/07 14:49:14    327s] 
[01/07 14:49:14    327s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1425.4M
[01/07 14:49:14    327s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1425.4M
[01/07 14:49:14    327s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1425.4M
[01/07 14:49:14    327s] Starting Early Global Route congestion estimation: mem = 1425.4M
[01/07 14:49:14    327s] (I)       Started Import and model ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Create place DB ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Import place data ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read instances and placement ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read nets ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Create route DB ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       == Non-default Options ==
[01/07 14:49:14    327s] (I)       Maximum routing layer                              : 8
[01/07 14:49:14    327s] (I)       Number of threads                                  : 1
[01/07 14:49:14    327s] (I)       Use non-blocking free Dbs wires                    : false
[01/07 14:49:14    327s] (I)       Method to set GCell size                           : row
[01/07 14:49:14    327s] (I)       Counted 251 PG shapes. We will not process PG shapes layer by layer.
[01/07 14:49:14    327s] (I)       Started Import route data ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Use row-based GCell size
[01/07 14:49:14    327s] (I)       Use row-based GCell align
[01/07 14:49:14    327s] (I)       GCell unit size   : 3200
[01/07 14:49:14    327s] (I)       GCell multiplier  : 1
[01/07 14:49:14    327s] (I)       GCell row height  : 3200
[01/07 14:49:14    327s] (I)       Actual row height : 3200
[01/07 14:49:14    327s] (I)       GCell align ref   : 3600 3600
[01/07 14:49:14    327s] [NR-eGR] Track table information for default rule: 
[01/07 14:49:14    327s] [NR-eGR] metal1 has no routable track
[01/07 14:49:14    327s] [NR-eGR] metal2 has single uniform track structure
[01/07 14:49:14    327s] [NR-eGR] metal3 has single uniform track structure
[01/07 14:49:14    327s] [NR-eGR] metal4 has single uniform track structure
[01/07 14:49:14    327s] [NR-eGR] metal5 has single uniform track structure
[01/07 14:49:14    327s] [NR-eGR] metal6 has single uniform track structure
[01/07 14:49:14    327s] [NR-eGR] metal7 has single uniform track structure
[01/07 14:49:14    327s] [NR-eGR] metal8 has single uniform track structure
[01/07 14:49:14    327s] (I)       ===========================================================================
[01/07 14:49:14    327s] (I)       == Report All Rule Vias ==
[01/07 14:49:14    327s] (I)       ===========================================================================
[01/07 14:49:14    327s] (I)        Via Rule : (Default)
[01/07 14:49:14    327s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 14:49:14    327s] (I)       ---------------------------------------------------------------------------
[01/07 14:49:14    327s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 14:49:14    327s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 14:49:14    327s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 14:49:14    327s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 14:49:14    327s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 14:49:14    327s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 14:49:14    327s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 14:49:14    327s] (I)       ===========================================================================
[01/07 14:49:14    327s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read routing blockages ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read instance blockages ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read PG blockages ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Read 305 PG shapes
[01/07 14:49:14    327s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read boundary cut boxes ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] [NR-eGR] #Routing Blockages  : 0
[01/07 14:49:14    327s] [NR-eGR] #Instance Blockages : 0
[01/07 14:49:14    327s] [NR-eGR] #PG Blockages       : 305
[01/07 14:49:14    327s] [NR-eGR] #Halo Blockages     : 0
[01/07 14:49:14    327s] [NR-eGR] #Boundary Blockages : 0
[01/07 14:49:14    327s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read blackboxes ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 14:49:14    327s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read prerouted ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 14:49:14    327s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read unlegalized nets ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read nets ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Read numTotalNets=346  numIgnoredNets=0
[01/07 14:49:14    327s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Set up via pillars ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       early_global_route_priority property id does not exist.
[01/07 14:49:14    327s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Model blockages into capacity
[01/07 14:49:14    327s] (I)       Read Num Blocks=305  Num Prerouted Wires=0  Num CS=0
[01/07 14:49:14    327s] (I)       Started Initialize 3D capacity ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Layer 1 (V) : #blockages 96 : #preroutes 0
[01/07 14:49:14    327s] (I)       Layer 2 (H) : #blockages 46 : #preroutes 0
[01/07 14:49:14    327s] (I)       Layer 3 (V) : #blockages 46 : #preroutes 0
[01/07 14:49:14    327s] (I)       Layer 4 (H) : #blockages 46 : #preroutes 0
[01/07 14:49:14    327s] (I)       Layer 5 (V) : #blockages 46 : #preroutes 0
[01/07 14:49:14    327s] (I)       Layer 6 (H) : #blockages 25 : #preroutes 0
[01/07 14:49:14    327s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 14:49:14    327s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       -- layer congestion ratio --
[01/07 14:49:14    327s] (I)       Layer 1 : 0.100000
[01/07 14:49:14    327s] (I)       Layer 2 : 0.700000
[01/07 14:49:14    327s] (I)       Layer 3 : 0.700000
[01/07 14:49:14    327s] (I)       Layer 4 : 0.700000
[01/07 14:49:14    327s] (I)       Layer 5 : 0.700000
[01/07 14:49:14    327s] (I)       Layer 6 : 0.700000
[01/07 14:49:14    327s] (I)       Layer 7 : 0.700000
[01/07 14:49:14    327s] (I)       Layer 8 : 0.700000
[01/07 14:49:14    327s] (I)       ----------------------------
[01/07 14:49:14    327s] (I)       Number of ignored nets                =      0
[01/07 14:49:14    327s] (I)       Number of connected nets              =      0
[01/07 14:49:14    327s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 14:49:14    327s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 14:49:14    327s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 14:49:14    327s] (I)       Finished Import route data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Read aux data ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Others data preparation ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 14:49:14    327s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Create route kernel ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Ndr track 0 does not exist
[01/07 14:49:14    327s] (I)       ---------------------Grid Graph Info--------------------
[01/07 14:49:14    327s] (I)       Routing area        : (0, 0) - (70000, 64800)
[01/07 14:49:14    327s] (I)       Core area           : (3600, 3600) - (66400, 61200)
[01/07 14:49:14    327s] (I)       Site width          :   400  (dbu)
[01/07 14:49:14    327s] (I)       Row height          :  3200  (dbu)
[01/07 14:49:14    327s] (I)       GCell row height    :  3200  (dbu)
[01/07 14:49:14    327s] (I)       GCell width         :  3200  (dbu)
[01/07 14:49:14    327s] (I)       GCell height        :  3200  (dbu)
[01/07 14:49:14    327s] (I)       Grid                :    22    21     8
[01/07 14:49:14    327s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 14:49:14    327s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 14:49:14    327s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 14:49:14    327s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 14:49:14    327s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 14:49:14    327s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 14:49:14    327s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 14:49:14    327s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 14:49:14    327s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 14:49:14    327s] (I)       Total num of tracks :     0   175   162   175   162   175    80    87
[01/07 14:49:14    327s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 14:49:14    327s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 14:49:14    327s] (I)       --------------------------------------------------------
[01/07 14:49:14    327s] 
[01/07 14:49:14    327s] [NR-eGR] ============ Routing rule table ============
[01/07 14:49:14    327s] [NR-eGR] Rule id: 0  Nets: 346 
[01/07 14:49:14    327s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 14:49:14    327s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 14:49:14    327s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:49:14    327s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 14:49:14    327s] [NR-eGR] ========================================
[01/07 14:49:14    327s] [NR-eGR] 
[01/07 14:49:14    327s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer2 : = 340 / 3675 (9.25%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer3 : = 74 / 3564 (2.08%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer4 : = 140 / 3675 (3.81%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer5 : = 74 / 3564 (2.08%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer6 : = 140 / 3675 (3.81%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer7 : = 160 / 1760 (9.09%)
[01/07 14:49:14    327s] (I)       blocked tracks on layer8 : = 0 / 1827 (0.00%)
[01/07 14:49:14    327s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Reset routing kernel
[01/07 14:49:14    327s] (I)       Started Global Routing ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Initialization ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       totalPins=1085  totalGlobalPin=1033 (95.21%)
[01/07 14:49:14    327s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Net group 1 ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Generate topology ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       total 2D Cap : 21106 = (8666 H, 12440 V)
[01/07 14:49:14    327s] [NR-eGR] Layer group 1: route 346 net(s) in layer range [2, 8]
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] (I)       ============  Phase 1a Route ============
[01/07 14:49:14    327s] (I)       Started Phase 1a ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Pattern routing ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/07 14:49:14    327s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:49:14    327s] (I)       Started Add via demand to 2D ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] (I)       ============  Phase 1b Route ============
[01/07 14:49:14    327s] (I)       Started Phase 1b ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Monotonic routing ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:49:14    327s] (I)       Overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 6.144000e+03um
[01/07 14:49:14    327s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] (I)       ============  Phase 1c Route ============
[01/07 14:49:14    327s] (I)       Started Phase 1c ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Two level routing ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Level2 Grid: 5 x 5
[01/07 14:49:14    327s] (I)       Started Two Level Routing ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:49:14    327s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] (I)       ============  Phase 1d Route ============
[01/07 14:49:14    327s] (I)       Started Phase 1d ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Detoured routing ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:49:14    327s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] (I)       ============  Phase 1e Route ============
[01/07 14:49:14    327s] (I)       Started Phase 1e ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Route legalization ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Usage: 1920 = (730 H, 1190 V) = (8.42% H, 9.57% V) = (2.336e+03um H, 3.808e+03um V)
[01/07 14:49:14    327s] [NR-eGR] Early Global Route overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 6.144000e+03um
[01/07 14:49:14    327s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] (I)       ============  Phase 1l Route ============
[01/07 14:49:14    327s] (I)       Started Phase 1l ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Started Layer assignment (1T) ( Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1425.38 MB )
[01/07 14:49:14    327s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Started Clean cong LA ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 14:49:14    327s] (I)       Layer  2:       3240      1154         0           0        3520    ( 0.00%) 
[01/07 14:49:14    327s] (I)       Layer  3:       3352       752        11           0        3528    ( 0.00%) 
[01/07 14:49:14    327s] (I)       Layer  4:       3438       444         0           0        3520    ( 0.00%) 
[01/07 14:49:14    327s] (I)       Layer  5:       3352        52         0           0        3528    ( 0.00%) 
[01/07 14:49:14    327s] (I)       Layer  6:       3438        40         0           0        3520    ( 0.00%) 
[01/07 14:49:14    327s] (I)       Layer  7:       1570        11         0          84        1680    ( 4.76%) 
[01/07 14:49:14    327s] (I)       Layer  8:       1740         2         0           0        1760    ( 0.00%) 
[01/07 14:49:14    327s] (I)       Total:         20130      2455        11          84       21056    ( 0.40%) 
[01/07 14:49:14    327s] (I)       
[01/07 14:49:14    327s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 14:49:14    327s] [NR-eGR]                        OverCon           OverCon           OverCon            
[01/07 14:49:14    327s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[01/07 14:49:14    327s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[01/07 14:49:14    327s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 14:49:14    327s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR]  metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR]  metal3  (3)         1( 0.23%)         0( 0.00%)         2( 0.45%)   ( 0.68%) 
[01/07 14:49:14    327s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/07 14:49:14    327s] [NR-eGR] --------------------------------------------------------------------------------
[01/07 14:49:14    327s] [NR-eGR] Total                1( 0.03%)         0( 0.00%)         2( 0.07%)   ( 0.10%) 
[01/07 14:49:14    327s] [NR-eGR] 
[01/07 14:49:14    327s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Started Export 3D cong map ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       total 2D Cap : 21148 = (8668 H, 12480 V)
[01/07 14:49:14    327s] (I)       Started Export 2D cong map ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.43% H + 0.00% V
[01/07 14:49:14    327s] [NR-eGR] Overflow after Early Global Route 0.97% H + 0.00% V
[01/07 14:49:14    327s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1433.4M
[01/07 14:49:14    327s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.033, MEM:1433.4M
[01/07 14:49:14    327s] OPERPROF: Starting HotSpotCal at level 1, MEM:1433.4M
[01/07 14:49:14    327s] [hotspot] +------------+---------------+---------------+
[01/07 14:49:14    327s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 14:49:14    327s] [hotspot] +------------+---------------+---------------+
[01/07 14:49:14    327s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 14:49:14    327s] [hotspot] +------------+---------------+---------------+
[01/07 14:49:14    327s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 14:49:14    327s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 14:49:14    327s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1433.4M
[01/07 14:49:14    327s] Skipped repairing congestion.
[01/07 14:49:14    327s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1433.4M
[01/07 14:49:14    327s] Starting Early Global Route wiring: mem = 1433.4M
[01/07 14:49:14    327s] (I)       Started Free existing wires ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       ============= Track Assignment ============
[01/07 14:49:14    327s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Started Track Assignment (1T) ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 14:49:14    327s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Run Multi-thread track assignment
[01/07 14:49:14    327s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Started Export ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Started Export DB wires ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Started Export all nets ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Started Set wire vias ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] [NR-eGR] --------------------------------------------------------------------------
[01/07 14:49:14    327s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 1004
[01/07 14:49:14    327s] [NR-eGR] metal2  (2V) length: 2.545140e+03um, number of vias: 1432
[01/07 14:49:14    327s] [NR-eGR] metal3  (3H) length: 2.239200e+03um, number of vias: 171
[01/07 14:49:14    327s] [NR-eGR] metal4  (4V) length: 1.426800e+03um, number of vias: 29
[01/07 14:49:14    327s] [NR-eGR] metal5  (5H) length: 1.490000e+02um, number of vias: 8
[01/07 14:49:14    327s] [NR-eGR] metal6  (6V) length: 1.070000e+02um, number of vias: 2
[01/07 14:49:14    327s] [NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 2
[01/07 14:49:14    327s] [NR-eGR] metal8  (8V) length: 7.200000e+00um, number of vias: 0
[01/07 14:49:14    327s] [NR-eGR] Total length: 6.505140e+03um, number of vias: 2648
[01/07 14:49:14    327s] [NR-eGR] --------------------------------------------------------------------------
[01/07 14:49:14    327s] [NR-eGR] Total eGR-routed clock nets wire length: 1.606000e+02um 
[01/07 14:49:14    327s] [NR-eGR] --------------------------------------------------------------------------
[01/07 14:49:14    327s] (I)       Started Update net boxes ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Started Update timing ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Started Postprocess design ( Curr Mem: 1433.38 MB )
[01/07 14:49:14    327s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1366.38 MB )
[01/07 14:49:14    327s] Early Global Route wiring runtime: 0.05 seconds, mem = 1366.4M
[01/07 14:49:14    327s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.040, REAL:0.047, MEM:1366.4M
[01/07 14:49:14    327s] Tdgp not successfully inited but do clear! skip clearing
[01/07 14:49:14    327s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[01/07 14:49:14    327s] *** Finishing placeDesign default flow ***
[01/07 14:49:14    327s] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 1366.4M **
[01/07 14:49:14    327s] Tdgp not successfully inited but do clear! skip clearing
[01/07 14:49:14    327s] 
[01/07 14:49:14    327s] *** Summary of all messages that are not suppressed in this session:
[01/07 14:49:14    327s] Severity  ID               Count  Summary                                  
[01/07 14:49:14    327s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/07 14:49:14    327s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/07 14:49:14    327s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/07 14:49:14    327s] *** Message Summary: 5 warning(s), 0 error(s)
[01/07 14:49:14    327s] 
[01/07 14:50:31    339s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 14:50:31    339s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix BATCHARGER_controller_preCTS -outDir timingReports
[01/07 14:50:31    339s] #optDebug: fT-S <1 1 0 0 0>
[01/07 14:50:31    339s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 14:50:31    339s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1370.2M
[01/07 14:50:31    339s] All LLGs are deleted
[01/07 14:50:31    339s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1370.2M
[01/07 14:50:31    339s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1370.2M
[01/07 14:50:31    339s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1370.2M
[01/07 14:50:31    339s] Start to check current routing status for nets...
[01/07 14:50:31    339s] All nets are already routed correctly.
[01/07 14:50:31    339s] End to check current routing status for nets (mem=1370.2M)
[01/07 14:50:31    339s] Extraction called for design 'BATCHARGER_controller' of instances=272 and nets=369 using extraction engine 'preRoute' .
[01/07 14:50:31    339s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/07 14:50:31    339s] Type 'man IMPEXT-3530' for more detail.
[01/07 14:50:31    339s] PreRoute RC Extraction called for design BATCHARGER_controller.
[01/07 14:50:31    339s] RC Extraction called in multi-corner(2) mode.
[01/07 14:50:31    339s] RCMode: PreRoute
[01/07 14:50:31    339s]       RC Corner Indexes            0       1   
[01/07 14:50:31    339s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 14:50:31    339s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 14:50:31    339s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 14:50:31    339s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 14:50:31    339s] Shrink Factor                : 1.00000
[01/07 14:50:31    339s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 14:50:31    339s] Using capacitance table file ...
[01/07 14:50:31    339s] LayerId::1 widthSet size::4
[01/07 14:50:31    339s] LayerId::2 widthSet size::4
[01/07 14:50:31    339s] LayerId::3 widthSet size::4
[01/07 14:50:31    339s] LayerId::4 widthSet size::4
[01/07 14:50:31    339s] LayerId::5 widthSet size::4
[01/07 14:50:31    339s] LayerId::6 widthSet size::4
[01/07 14:50:31    339s] LayerId::7 widthSet size::4
[01/07 14:50:31    339s] LayerId::8 widthSet size::5
[01/07 14:50:31    339s] Updating RC grid for preRoute extraction ...
[01/07 14:50:31    339s] Initializing multi-corner capacitance tables ... 
[01/07 14:50:31    339s] Initializing multi-corner resistance tables ...
[01/07 14:50:31    339s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 14:50:31    339s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 14:50:31    339s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225000 ; uaWl: 1.000000 ; uaWlH: 0.264529 ; aWlH: 0.000000 ; Pmax: 0.831100 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 82 ; 
[01/07 14:50:31    339s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1370.160M)
[01/07 14:50:31    339s] Effort level <high> specified for reg2reg path_group
[01/07 14:50:32    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1388.2M
[01/07 14:50:32    340s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1388.2M
[01/07 14:50:32    340s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1388.2M
[01/07 14:50:32    340s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.012, MEM:1412.3M
[01/07 14:50:32    340s] Fast DP-INIT is on for default
[01/07 14:50:32    340s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1412.3M
[01/07 14:50:32    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1412.3M
[01/07 14:50:32    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.3M
[01/07 14:50:32    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1412.3M
[01/07 14:50:32    340s] Starting delay calculation for Setup views
[01/07 14:50:32    340s] #################################################################################
[01/07 14:50:32    340s] # Design Stage: PreRoute
[01/07 14:50:32    340s] # Design Name: BATCHARGER_controller
[01/07 14:50:32    340s] # Design Mode: 90nm
[01/07 14:50:32    340s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:50:32    340s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:50:32    340s] # Signoff Settings: SI Off 
[01/07 14:50:32    340s] #################################################################################
[01/07 14:50:32    340s] Calculate delays in BcWc mode...
[01/07 14:50:32    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 1410.3M, InitMEM = 1410.3M)
[01/07 14:50:32    340s] Start delay calculation (fullDC) (1 T). (MEM=1410.25)
[01/07 14:50:32    340s] End AAE Lib Interpolated Model. (MEM=1421.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:50:32    340s] Total number of fetched objects 365
[01/07 14:50:32    340s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:50:32    340s] End delay calculation. (MEM=1437.46 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 14:50:32    340s] End delay calculation (fullDC). (MEM=1437.46 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 14:50:32    340s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1437.5M) ***
[01/07 14:50:32    340s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:40 mem=1437.5M)
[01/07 14:50:34    340s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.602  |  7.602  |  8.217  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   52    |   50    |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.604%
Routing Overflow: 0.97% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 14:50:34    340s] Total CPU time: 0.97 sec
[01/07 14:50:34    340s] Total Real time: 3.0 sec
[01/07 14:50:34    340s] Total Memory Usage: 1407.71875 Mbytes
[01/07 14:50:34    340s] 
[01/07 14:50:34    340s] =============================================================================================
[01/07 14:50:34    340s]  Final TAT Report for timeDesign
[01/07 14:50:34    340s] =============================================================================================
[01/07 14:50:34    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 14:50:34    340s] ---------------------------------------------------------------------------------------------
[01/07 14:50:34    340s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 14:50:34    340s] [ TimingUpdate           ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 14:50:34    340s] [ FullDelayCalc          ]      1   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/07 14:50:34    340s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:02.6 /  0:00:00.6    0.2
[01/07 14:50:34    340s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 14:50:34    340s] [ DrvReport              ]      1   0:00:02.0  (  65.8 % )     0:00:02.0 /  0:00:00.0    0.0
[01/07 14:50:34    340s] [ GenerateReports        ]      1   0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    0.8
[01/07 14:50:34    340s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.7
[01/07 14:50:34    340s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[01/07 14:50:34    340s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 14:50:34    340s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 14:50:34    340s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[01/07 14:50:34    340s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 14:50:34    340s] [ MISC                   ]          0:00:00.4  (  13.2 % )     0:00:00.4 /  0:00:00.4    0.9
[01/07 14:50:34    340s] ---------------------------------------------------------------------------------------------
[01/07 14:50:34    340s]  timeDesign TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:01.0    0.3
[01/07 14:50:34    340s] ---------------------------------------------------------------------------------------------
[01/07 14:50:34    340s] 
[01/07 14:50:34    340s] Info: pop threads available for lower-level modules during optimization.
[01/07 14:52:00    355s] <CMD> ccopt_design
[01/07 14:52:00    355s] #% Begin ccopt_design (date=01/07 14:52:00, mem=1129.3M)
[01/07 14:52:00    355s] Turning off fast DC mode./nRuntime...
[01/07 14:52:00    356s] **INFO: User's settings:
[01/07 14:52:00    356s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/07 14:52:00    356s] setExtractRCMode -engine                       preRoute
[01/07 14:52:00    356s] setDelayCalMode -enable_high_fanout            true
[01/07 14:52:00    356s] setDelayCalMode -eng_copyNetPropToNewNet       true
[01/07 14:52:00    356s] setDelayCalMode -engine                        aae
[01/07 14:52:00    356s] setDelayCalMode -ignoreNetLoad                 false
[01/07 14:52:00    356s] setOptMode -preserveAllSequential              true
[01/07 14:52:00    356s] setPlaceMode -place_design_floorplan_mode      false
[01/07 14:52:00    356s] 
[01/07 14:52:00    356s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/07 14:52:00    356s] (ccopt_design): create_ccopt_clock_tree_spec
[01/07 14:52:00    356s] Creating clock tree spec for modes (timing configs): SS_SDC FF_SDC
[01/07 14:52:00    356s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/07 14:52:00    356s] Reset timing graph...
[01/07 14:52:00    356s] Ignoring AAE DB Resetting ...
[01/07 14:52:00    356s] Reset timing graph done.
[01/07 14:52:00    356s] Ignoring AAE DB Resetting ...
[01/07 14:52:00    356s] **WARN: (IMPCCOPT-4375):	Term clk (connected to net clk) is power/ground so cannot be used by CCOpt
[01/07 14:52:00    356s] Type 'man IMPCCOPT-4375' for more detail.
[01/07 14:52:00    356s] **WARN: (IMPCCOPT-4375):	Term clk (connected to net clk) is power/ground so cannot be used by CCOpt
[01/07 14:52:00    356s] Type 'man IMPCCOPT-4375' for more detail.
[01/07 14:52:00    356s] Analyzing clock structure...
[01/07 14:52:00    356s] Analyzing clock structure done.
[01/07 14:52:00    356s] Reset timing graph...
[01/07 14:52:00    356s] Ignoring AAE DB Resetting ...
[01/07 14:52:00    356s] Reset timing graph done.
[01/07 14:52:00    356s] Checking clock tree convergence...
[01/07 14:52:00    356s] Checking clock tree convergence done.
[01/07 14:52:00    356s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/07 14:52:00    356s] Set place::cacheFPlanSiteMark to 1
[01/07 14:52:00    356s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/07 14:52:00    356s] Using CCOpt effort standard.
[01/07 14:52:00    356s] CCOpt::Phase::Initialization...
[01/07 14:52:00    356s] Check Prerequisites...
[01/07 14:52:00    356s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 14:52:00    356s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 14:52:00    356s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/07 14:52:00    356s] Set place::cacheFPlanSiteMark to 0
[01/07 14:52:00    356s] All LLGs are deleted
[01/07 14:52:00    356s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1399.0M
[01/07 14:52:00    356s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1399.0M
[01/07 14:52:00    356s] 
[01/07 14:52:00    356s] *** Summary of all messages that are not suppressed in this session:
[01/07 14:52:00    356s] Severity  ID               Count  Summary                                  
[01/07 14:52:00    356s] WARNING   IMPCCOPT-4375        2  Term %s (connected to net %s) %s so cann...
[01/07 14:52:00    356s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/07 14:52:00    356s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[01/07 14:52:00    356s] *** Message Summary: 2 warning(s), 2 error(s)
[01/07 14:52:00    356s] 
[01/07 14:52:00    356s] 
[01/07 14:52:00    356s] =============================================================================================
[01/07 14:52:00    356s]  Final TAT Report for ccopt_design
[01/07 14:52:00    356s] =============================================================================================
[01/07 14:52:00    356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 14:52:00    356s] ---------------------------------------------------------------------------------------------
[01/07 14:52:00    356s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    0.9
[01/07 14:52:00    356s] ---------------------------------------------------------------------------------------------
[01/07 14:52:00    356s]  ccopt_design TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    0.9
[01/07 14:52:00    356s] ---------------------------------------------------------------------------------------------
[01/07 14:52:00    356s] 
[01/07 14:52:00    356s] #% End ccopt_design (date=01/07 14:52:00, total cpu=0:00:00.6, real=0:00:00.0, peak res=1129.3M, current mem=1095.2M)
[01/07 14:52:00    356s] 
[01/07 14:53:06    368s] <CMD> zoomBox -19.24700 14.15600 47.60300 45.78400
[01/07 14:53:08    368s] <CMD> zoomBox -10.68500 20.92000 24.21300 37.43100
[01/07 14:53:09    368s] <CMD> zoomBox -5.39600 24.33300 12.82400 32.95300
[01/07 14:53:09    369s] <CMD> zoomBox -4.53000 24.91800 10.95700 32.24500
[01/07 14:53:10    369s] <CMD> zoomBox -3.85100 25.41700 9.31300 31.64500
[01/07 14:53:11    369s] <CMD> zoomBox -3.34100 25.87200 7.84800 31.16600
[01/07 14:53:12    369s] <CMD> zoomBox -2.54100 26.58800 5.54400 30.41300
[01/07 14:53:15    369s] <CMD> zoomBox -0.85600 27.38700 1.34900 28.43000
[01/07 14:53:19    369s] <CMD> zoomBox -29.49900 14.60900 49.28500 51.88300
[01/07 14:53:19    369s] <CMD> zoomBox -34.92200 12.21700 57.76500 56.06900
[01/07 14:53:20    369s] <CMD> zoomBox -296.38000 -103.72900 470.24400 258.97500
[01/07 14:53:21    369s] <CMD> zoomBox -348.75000 -127.00400 553.16200 299.70700
[01/07 14:53:23    369s] <CMD> fit
[01/07 14:54:14    379s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[01/07 14:56:08    400s] <CMD> set_units -capacitance 1000fF
[01/07 14:56:08    400s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[01/07 14:56:08    400s] <CMD> set_units -time 1000ps
[01/07 14:56:08    400s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[01/07 14:56:08    400s] <CMD> create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
[01/07 14:56:08    400s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Following example shows how to apply interactive constraints.

[01/07 14:56:29    404s] **INFO (INTERRUPT): The current script will stop before next command.
[01/07 14:56:29    404s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[01/07 14:57:55    421s] <CMD> report_ports
[01/07 14:57:56    421s] #################################################################################
[01/07 14:57:56    421s] # Design Stage: PreRoute
[01/07 14:57:56    421s] # Design Name: BATCHARGER_controller
[01/07 14:57:56    421s] # Design Mode: 90nm
[01/07 14:57:56    421s] # Analysis Mode: MMMC Non-OCV 
[01/07 14:57:56    421s] # Parasitics Mode: No SPEF/RCDB 
[01/07 14:57:56    421s] # Signoff Settings: SI Off 
[01/07 14:57:56    421s] #################################################################################
[01/07 14:57:56    421s] Calculate delays in BcWc mode...
[01/07 14:57:56    421s] Topological Sorting (REAL = 0:00:00.0, MEM = 1388.9M, InitMEM = 1388.9M)
[01/07 14:57:56    421s] Start delay calculation (fullDC) (1 T). (MEM=1388.92)
[01/07 14:57:56    421s] End AAE Lib Interpolated Model. (MEM=1400.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:57:56    421s] Total number of fetched objects 365
[01/07 14:57:56    421s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 14:57:56    421s] End delay calculation. (MEM=1433.88 CPU=0:00:00.2 REAL=0:00:00.0)
[01/07 14:57:56    421s] End delay calculation (fullDC). (MEM=1433.88 CPU=0:00:00.3 REAL=0:00:00.0)
[01/07 14:57:56    421s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1433.9M) ***
[01/07 14:58:49    431s] <CMD> report_clocks
[01/07 14:58:59    433s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[01/07 14:59:42    442s] <CMD> set_propagated_clock [all_clocks]
[01/07 14:59:42    442s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Following example shows how to apply interactive constraints.

[01/07 14:59:46    443s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[01/07 15:00:16    449s] <CMD> set_mode -name default_mode
[01/07 15:00:16    449s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Following example shows how to apply interactive constraints.

[01/07 15:00:16    449s] <CMD> set_analysis_view -mode default_mode -setup setup_view -hold hold_view
[01/07 15:00:16    449s] **ERROR: (TCLCMD-981):	Unsupported extra argument '-mode default_mode' in command 'set_analysis_view'.

[01/07 15:00:53    456s] <CMD> set_mode -name default_mode
[01/07 15:00:53    456s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Following example shows how to apply interactive constraints.

[01/07 15:00:53    456s] <CMD> set_analysis_view -mode default_mode -setup setup_view -hold hold_view
[01/07 15:00:53    456s] **ERROR: (TCLCMD-981):	Unsupported extra argument '-mode default_mode' in command 'set_analysis_view'.

[01/07 15:00:53    456s] <CMD> create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
[01/07 15:00:53    456s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Following example shows how to apply interactive constraints.

[01/07 15:00:53    456s] <CMD> set_propagated_clock [all_clocks]
[01/07 15:00:53    456s] **ERROR: (TCLCMD-1048):	constraints are specified but no constraint mode is enabled interactively.Following example shows how to apply interactive constraints.

[01/07 15:00:53    456s] <CMD> report_clocks
[01/07 15:01:18    460s] <CMD> saveDesign BATCHARGER_controller
[01/07 15:01:18    460s] #% Begin save design ... (date=01/07 15:01:18, mem=1133.3M)
[01/07 15:01:18    460s] % Begin Save ccopt configuration ... (date=01/07 15:01:18, mem=1133.3M)
[01/07 15:01:18    460s] % End Save ccopt configuration ... (date=01/07 15:01:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[01/07 15:01:18    461s] % Begin Save netlist data ... (date=01/07 15:01:18, mem=1134.0M)
[01/07 15:01:18    461s] Writing Binary DB to BATCHARGER_controller.dat.tmp/BATCHARGER_controller.v.bin in single-threaded mode...
[01/07 15:01:19    461s] % End Save netlist data ... (date=01/07 15:01:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1134.0M, current mem=1134.0M)
[01/07 15:01:19    461s] Saving symbol-table file ...
[01/07 15:01:19    461s] Saving congestion map file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.route.congmap.gz ...
[01/07 15:01:19    461s] % Begin Save AAE data ... (date=01/07 15:01:19, mem=1134.1M)
[01/07 15:01:19    461s] Saving AAE Data ...
[01/07 15:01:19    461s] % End Save AAE data ... (date=01/07 15:01:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.1M, current mem=1134.1M)
[01/07 15:01:19    461s] Saving preference file BATCHARGER_controller.dat.tmp/gui.pref.tcl ...
[01/07 15:01:19    461s] Saving mode setting ...
[01/07 15:01:19    461s] Saving global file ...
[01/07 15:01:20    461s] % Begin Save floorplan data ... (date=01/07 15:01:20, mem=1134.4M)
[01/07 15:01:20    461s] Saving floorplan file ...
[01/07 15:01:20    461s] % End Save floorplan data ... (date=01/07 15:01:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.4M, current mem=1134.4M)
[01/07 15:01:20    461s] Saving PG file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 15:01:20 2025)
[01/07 15:01:20    461s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1396.4M) ***
[01/07 15:01:20    461s] Saving Drc markers ...
[01/07 15:01:20    461s] ... No Drc file written since there is no markers found.
[01/07 15:01:20    461s] % Begin Save placement data ... (date=01/07 15:01:20, mem=1134.4M)
[01/07 15:01:20    461s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 15:01:20    461s] Save Adaptive View Pruning View Names to Binary file
[01/07 15:01:20    461s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1399.4M) ***
[01/07 15:01:20    461s] % End Save placement data ... (date=01/07 15:01:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.5M, current mem=1134.5M)
[01/07 15:01:20    461s] % Begin Save routing data ... (date=01/07 15:01:20, mem=1134.5M)
[01/07 15:01:20    461s] Saving route file ...
[01/07 15:01:21    461s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1396.4M) ***
[01/07 15:01:21    461s] % End Save routing data ... (date=01/07 15:01:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=1134.5M, current mem=1134.5M)
[01/07 15:01:21    461s] Saving property file BATCHARGER_controller.dat.tmp/BATCHARGER_controller.prop
[01/07 15:01:21    461s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1399.4M) ***
[01/07 15:01:21    461s] % Begin Save power constraints data ... (date=01/07 15:01:21, mem=1134.5M)
[01/07 15:01:21    461s] % End Save power constraints data ... (date=01/07 15:01:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.5M, current mem=1134.5M)
[01/07 15:01:27    467s] Generated self-contained design BATCHARGER_controller.dat.tmp
[01/07 15:01:28    468s] #% End save design ... (date=01/07 15:01:28, total cpu=0:00:07.2, real=0:00:10.0, peak res=1137.3M, current mem=1137.3M)
[01/07 15:01:28    468s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 15:01:28    468s] 
[01/07 15:02:17    473s] <CMD> create_ccopt_clock_tree_spec
[01/07 15:02:17    473s] Creating clock tree spec for modes (timing configs): SS_SDC FF_SDC
[01/07 15:02:17    473s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/07 15:02:17    473s] Reset timing graph...
[01/07 15:02:17    473s] Ignoring AAE DB Resetting ...
[01/07 15:02:17    473s] Reset timing graph done.
[01/07 15:02:17    473s] Ignoring AAE DB Resetting ...
[01/07 15:02:17    473s] **WARN: (IMPCCOPT-4375):	Term clk (connected to net clk) is power/ground so cannot be used by CCOpt
[01/07 15:02:17    473s] Type 'man IMPCCOPT-4375' for more detail.
[01/07 15:02:17    473s] **WARN: (IMPCCOPT-4375):	Term clk (connected to net clk) is power/ground so cannot be used by CCOpt
[01/07 15:02:17    473s] Type 'man IMPCCOPT-4375' for more detail.
[01/07 15:02:17    473s] Analyzing clock structure...
[01/07 15:02:17    473s] Analyzing clock structure done.
[01/07 15:02:17    473s] Reset timing graph...
[01/07 15:02:17    473s] Ignoring AAE DB Resetting ...
[01/07 15:02:17    473s] Reset timing graph done.
[01/07 15:02:17    473s] Checking clock tree convergence...
[01/07 15:02:17    473s] Checking clock tree convergence done.
[01/07 15:02:17    473s] <CMD> ctd_win -side none -id ctd_window
[01/07 15:03:49    490s] <CMD> ccopt_design
[01/07 15:03:50    490s] #% Begin ccopt_design (date=01/07 15:03:50, mem=1103.9M)
[01/07 15:03:50    490s] **INFO: User's settings:
[01/07 15:03:50    490s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/07 15:03:50    490s] setExtractRCMode -engine                       preRoute
[01/07 15:03:50    490s] setDelayCalMode -enable_high_fanout            true
[01/07 15:03:50    490s] setDelayCalMode -eng_copyNetPropToNewNet       true
[01/07 15:03:50    490s] setDelayCalMode -engine                        aae
[01/07 15:03:50    490s] setDelayCalMode -ignoreNetLoad                 false
[01/07 15:03:50    490s] setOptMode -preserveAllSequential              true
[01/07 15:03:50    490s] setPlaceMode -place_design_floorplan_mode      false
[01/07 15:03:50    490s] 
[01/07 15:03:50    490s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/07 15:03:50    490s] (ccopt_design): create_ccopt_clock_tree_spec
[01/07 15:03:50    490s] Creating clock tree spec for modes (timing configs): SS_SDC FF_SDC
[01/07 15:03:50    490s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/07 15:03:50    490s] Reset timing graph...
[01/07 15:03:50    490s] Ignoring AAE DB Resetting ...
[01/07 15:03:50    490s] Reset timing graph done.
[01/07 15:03:50    490s] Ignoring AAE DB Resetting ...
[01/07 15:03:50    491s] **WARN: (IMPCCOPT-4375):	Term clk (connected to net clk) is power/ground so cannot be used by CCOpt
[01/07 15:03:50    491s] Type 'man IMPCCOPT-4375' for more detail.
[01/07 15:03:50    491s] **WARN: (IMPCCOPT-4375):	Term clk (connected to net clk) is power/ground so cannot be used by CCOpt
[01/07 15:03:50    491s] Type 'man IMPCCOPT-4375' for more detail.
[01/07 15:03:50    491s] Analyzing clock structure...
[01/07 15:03:50    491s] Analyzing clock structure done.
[01/07 15:03:50    491s] Reset timing graph...
[01/07 15:03:50    491s] Ignoring AAE DB Resetting ...
[01/07 15:03:50    491s] Reset timing graph done.
[01/07 15:03:50    491s] Checking clock tree convergence...
[01/07 15:03:50    491s] Checking clock tree convergence done.
[01/07 15:03:50    491s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/07 15:03:50    491s] Set place::cacheFPlanSiteMark to 1
[01/07 15:03:50    491s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/07 15:03:50    491s] Using CCOpt effort standard.
[01/07 15:03:50    491s] CCOpt::Phase::Initialization...
[01/07 15:03:50    491s] Check Prerequisites...
[01/07 15:03:50    491s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:03:50    491s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 15:03:50    491s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/07 15:03:50    491s] Set place::cacheFPlanSiteMark to 0
[01/07 15:03:50    491s] All LLGs are deleted
[01/07 15:03:50    491s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1403.9M
[01/07 15:03:50    491s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1403.9M
[01/07 15:03:50    491s] 
[01/07 15:03:50    491s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:03:50    491s] Severity  ID               Count  Summary                                  
[01/07 15:03:50    491s] WARNING   IMPCCOPT-4375        2  Term %s (connected to net %s) %s so cann...
[01/07 15:03:50    491s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/07 15:03:50    491s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[01/07 15:03:50    491s] *** Message Summary: 2 warning(s), 2 error(s)
[01/07 15:03:50    491s] 
[01/07 15:03:50    491s] 
[01/07 15:03:50    491s] =============================================================================================
[01/07 15:03:50    491s]  Final TAT Report for ccopt_design
[01/07 15:03:50    491s] =============================================================================================
[01/07 15:03:50    491s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 15:03:50    491s] ---------------------------------------------------------------------------------------------
[01/07 15:03:50    491s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/07 15:03:50    491s] ---------------------------------------------------------------------------------------------
[01/07 15:03:50    491s]  ccopt_design TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/07 15:03:50    491s] ---------------------------------------------------------------------------------------------
[01/07 15:03:50    491s] 
[01/07 15:03:50    491s] #% End ccopt_design (date=01/07 15:03:50, total cpu=0:00:00.5, real=0:00:00.0, peak res=1104.0M, current mem=1104.0M)
[01/07 15:03:50    491s] 
[01/07 15:06:57    526s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  7 15:06:57 2025
  Total CPU time:     0:08:51
  Total real time:    0:46:45
  Peak memory (main): 1141.74MB

[01/07 15:06:57    526s] 
[01/07 15:06:57    526s] *** Memory Usage v#2 (Current mem = 1395.875M, initial mem = 272.281M) ***
[01/07 15:06:57    526s] 
[01/07 15:06:57    526s] *** Summary of all messages that are not suppressed in this session:
[01/07 15:06:57    526s] Severity  ID               Count  Summary                                  
[01/07 15:06:57    526s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/07 15:06:57    526s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/07 15:06:57    526s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 15:06:57    526s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/07 15:06:57    526s] WARNING   IMPFP-3961          45  The techSite '%s' has no related standar...
[01/07 15:06:57    526s] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[01/07 15:06:57    526s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[01/07 15:06:57    526s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[01/07 15:06:57    526s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[01/07 15:06:57    526s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[01/07 15:06:57    526s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/07 15:06:57    526s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/07 15:06:57    526s] WARNING   IMPDC-1629           5  The default delay limit was set to %d. T...
[01/07 15:06:57    526s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[01/07 15:06:57    526s] WARNING   IMPPP-354            1  The power planner did not generate the %...
[01/07 15:06:57    526s] WARNING   IMPPP-193           10  The currently specified %s spacing %f %s...
[01/07 15:06:57    526s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/07 15:06:57    526s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[01/07 15:06:57    526s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[01/07 15:06:57    526s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/07 15:06:57    526s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[01/07 15:06:57    526s] WARNING   IMPCCOPT-4375        6  Term %s (connected to net %s) %s so cann...
[01/07 15:06:57    526s] ERROR     IMPCCOPT-2196        2  Cannot run ccopt_design because the comm...
[01/07 15:06:57    526s] ERROR     IMPCCOPT-2004        2  Cannot run %s as no clock trees are defi...
[01/07 15:06:57    526s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[01/07 15:06:57    526s] ERROR     TCLCMD-981           2  Unsupported extra argument '%s' in comma...
[01/07 15:06:57    526s] ERROR     TCLCMD-1048          6  constraints are specified but no constra...
[01/07 15:06:57    526s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[01/07 15:06:57    526s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/07 15:06:57    526s] *** Message Summary: 1328 warning(s), 13 error(s)
[01/07 15:06:57    526s] 
[01/07 15:06:57    526s] --- Ending "Innovus" (totcpu=0:08:47, real=0:46:43, mem=1395.9M) ---
