#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  1 19:40:23 2017
# Process ID: 3392
# Current directory: C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1
# Command line: vivado.exe -log ADDSUB_5BIT.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ADDSUB_5BIT.tcl -notrace
# Log file: C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT.vdi
# Journal file: C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ADDSUB_5BIT.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'CLK_in' is not supported in the xdc constraint file. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'CLK_in' is not supported in the xdc constraint file. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'CLK_in' is not supported in the xdc constraint file. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.srcs/constrs_1/new/ADDSUB_5BIT_constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 479.520 ; gain = 248.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.678 . Memory (MB): peak = 490.164 ; gain = 10.645
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115c5646f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 31 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 115c5646f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 117f18444

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 117f18444

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 117f18444

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 979.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 117f18444

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 979.809 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b6eb853d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 979.809 ; gain = 0.000
21 Infos, 20 Warnings, 23 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 979.809 ; gain = 500.289
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT_opt.dcp' has been generated.
Command: report_drc -file ADDSUB_5BIT_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 979.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10b72d7fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus SEGMENTS_out are not locked:  'SEGMENTS_out[7]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a3bf27ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a6140cfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a6140cfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a6140cfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 208703473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 208703473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 210764b54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207826158

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 207826158

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2771f0f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2318ed750

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2318ed750

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000
Ending Placer Task | Checksum: 143b8c435

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 979.809 ; gain = 0.000
36 Infos, 22 Warnings, 23 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 979.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 979.809 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 979.809 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 979.809 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus SEGMENTS_out[7:0] are not locked:  SEGMENTS_out[7]
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d4faa287 ConstDB: 0 ShapeSum: 6ebe21ae RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: af2e5944

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1082.180 ; gain = 102.371

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: af2e5944

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.840 ; gain = 106.031

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: af2e5944

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.840 ; gain = 106.031
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1b38ffbe5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: dd32f9ec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602
Phase 4 Rip-up And Reroute | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602
Phase 6 Post Hold Fix | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0644981 %
  Global Horizontal Routing Utilization  = 0.0213431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.410 ; gain = 112.602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 90d04cba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.535 ; gain = 112.727

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15318a90e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.535 ; gain = 112.727
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.535 ; gain = 112.727

Routing Is Done.
44 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1092.535 ; gain = 112.727
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1092.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT_routed.dcp' has been generated.
Command: report_drc -file ADDSUB_5BIT_drc_routed.rpt -pb ADDSUB_5BIT_drc_routed.pb -rpx ADDSUB_5BIT_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file ADDSUB_5BIT_methodology_drc_routed.rpt -rpx ADDSUB_5BIT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Cole/ADDSUB_5BIT/ADDSUB_5BIT.runs/impl_1/ADDSUB_5BIT_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file ADDSUB_5BIT_power_routed.rpt -pb ADDSUB_5BIT_power_summary_routed.pb -rpx ADDSUB_5BIT_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
51 Infos, 24 Warnings, 23 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 19:41:16 2017...
