{
  "module_name": "perf_event.h",
  "hash_id": "83bef376f7298c6b4dd8ac01d8c8c314ec3f3fff3b345a706faba2638cf42b62",
  "original_prompt": "Ingested from linux-6.6.14/tools/include/uapi/linux/perf_event.h",
  "human_readable_source": " \n \n#ifndef _UAPI_LINUX_PERF_EVENT_H\n#define _UAPI_LINUX_PERF_EVENT_H\n\n#include <linux/types.h>\n#include <linux/ioctl.h>\n#include <asm/byteorder.h>\n\n \n\n \nenum perf_type_id {\n\tPERF_TYPE_HARDWARE\t\t\t= 0,\n\tPERF_TYPE_SOFTWARE\t\t\t= 1,\n\tPERF_TYPE_TRACEPOINT\t\t\t= 2,\n\tPERF_TYPE_HW_CACHE\t\t\t= 3,\n\tPERF_TYPE_RAW\t\t\t\t= 4,\n\tPERF_TYPE_BREAKPOINT\t\t\t= 5,\n\n\tPERF_TYPE_MAX,\t\t\t\t \n};\n\n \n#define PERF_PMU_TYPE_SHIFT\t\t32\n#define PERF_HW_EVENT_MASK\t\t0xffffffff\n\n \nenum perf_hw_id {\n\t \n\tPERF_COUNT_HW_CPU_CYCLES\t\t= 0,\n\tPERF_COUNT_HW_INSTRUCTIONS\t\t= 1,\n\tPERF_COUNT_HW_CACHE_REFERENCES\t\t= 2,\n\tPERF_COUNT_HW_CACHE_MISSES\t\t= 3,\n\tPERF_COUNT_HW_BRANCH_INSTRUCTIONS\t= 4,\n\tPERF_COUNT_HW_BRANCH_MISSES\t\t= 5,\n\tPERF_COUNT_HW_BUS_CYCLES\t\t= 6,\n\tPERF_COUNT_HW_STALLED_CYCLES_FRONTEND\t= 7,\n\tPERF_COUNT_HW_STALLED_CYCLES_BACKEND\t= 8,\n\tPERF_COUNT_HW_REF_CPU_CYCLES\t\t= 9,\n\n\tPERF_COUNT_HW_MAX,\t\t\t \n};\n\n \nenum perf_hw_cache_id {\n\tPERF_COUNT_HW_CACHE_L1D\t\t\t= 0,\n\tPERF_COUNT_HW_CACHE_L1I\t\t\t= 1,\n\tPERF_COUNT_HW_CACHE_LL\t\t\t= 2,\n\tPERF_COUNT_HW_CACHE_DTLB\t\t= 3,\n\tPERF_COUNT_HW_CACHE_ITLB\t\t= 4,\n\tPERF_COUNT_HW_CACHE_BPU\t\t\t= 5,\n\tPERF_COUNT_HW_CACHE_NODE\t\t= 6,\n\n\tPERF_COUNT_HW_CACHE_MAX,\t\t \n};\n\nenum perf_hw_cache_op_id {\n\tPERF_COUNT_HW_CACHE_OP_READ\t\t= 0,\n\tPERF_COUNT_HW_CACHE_OP_WRITE\t\t= 1,\n\tPERF_COUNT_HW_CACHE_OP_PREFETCH\t\t= 2,\n\n\tPERF_COUNT_HW_CACHE_OP_MAX,\t\t \n};\n\nenum perf_hw_cache_op_result_id {\n\tPERF_COUNT_HW_CACHE_RESULT_ACCESS\t= 0,\n\tPERF_COUNT_HW_CACHE_RESULT_MISS\t\t= 1,\n\n\tPERF_COUNT_HW_CACHE_RESULT_MAX,\t\t \n};\n\n \nenum perf_sw_ids {\n\tPERF_COUNT_SW_CPU_CLOCK\t\t\t= 0,\n\tPERF_COUNT_SW_TASK_CLOCK\t\t= 1,\n\tPERF_COUNT_SW_PAGE_FAULTS\t\t= 2,\n\tPERF_COUNT_SW_CONTEXT_SWITCHES\t\t= 3,\n\tPERF_COUNT_SW_CPU_MIGRATIONS\t\t= 4,\n\tPERF_COUNT_SW_PAGE_FAULTS_MIN\t\t= 5,\n\tPERF_COUNT_SW_PAGE_FAULTS_MAJ\t\t= 6,\n\tPERF_COUNT_SW_ALIGNMENT_FAULTS\t\t= 7,\n\tPERF_COUNT_SW_EMULATION_FAULTS\t\t= 8,\n\tPERF_COUNT_SW_DUMMY\t\t\t= 9,\n\tPERF_COUNT_SW_BPF_OUTPUT\t\t= 10,\n\tPERF_COUNT_SW_CGROUP_SWITCHES\t\t= 11,\n\n\tPERF_COUNT_SW_MAX,\t\t\t \n};\n\n \nenum perf_event_sample_format {\n\tPERF_SAMPLE_IP\t\t\t\t= 1U << 0,\n\tPERF_SAMPLE_TID\t\t\t\t= 1U << 1,\n\tPERF_SAMPLE_TIME\t\t\t= 1U << 2,\n\tPERF_SAMPLE_ADDR\t\t\t= 1U << 3,\n\tPERF_SAMPLE_READ\t\t\t= 1U << 4,\n\tPERF_SAMPLE_CALLCHAIN\t\t\t= 1U << 5,\n\tPERF_SAMPLE_ID\t\t\t\t= 1U << 6,\n\tPERF_SAMPLE_CPU\t\t\t\t= 1U << 7,\n\tPERF_SAMPLE_PERIOD\t\t\t= 1U << 8,\n\tPERF_SAMPLE_STREAM_ID\t\t\t= 1U << 9,\n\tPERF_SAMPLE_RAW\t\t\t\t= 1U << 10,\n\tPERF_SAMPLE_BRANCH_STACK\t\t= 1U << 11,\n\tPERF_SAMPLE_REGS_USER\t\t\t= 1U << 12,\n\tPERF_SAMPLE_STACK_USER\t\t\t= 1U << 13,\n\tPERF_SAMPLE_WEIGHT\t\t\t= 1U << 14,\n\tPERF_SAMPLE_DATA_SRC\t\t\t= 1U << 15,\n\tPERF_SAMPLE_IDENTIFIER\t\t\t= 1U << 16,\n\tPERF_SAMPLE_TRANSACTION\t\t\t= 1U << 17,\n\tPERF_SAMPLE_REGS_INTR\t\t\t= 1U << 18,\n\tPERF_SAMPLE_PHYS_ADDR\t\t\t= 1U << 19,\n\tPERF_SAMPLE_AUX\t\t\t\t= 1U << 20,\n\tPERF_SAMPLE_CGROUP\t\t\t= 1U << 21,\n\tPERF_SAMPLE_DATA_PAGE_SIZE\t\t= 1U << 22,\n\tPERF_SAMPLE_CODE_PAGE_SIZE\t\t= 1U << 23,\n\tPERF_SAMPLE_WEIGHT_STRUCT\t\t= 1U << 24,\n\n\tPERF_SAMPLE_MAX = 1U << 25,\t\t \n};\n\n#define PERF_SAMPLE_WEIGHT_TYPE\t(PERF_SAMPLE_WEIGHT | PERF_SAMPLE_WEIGHT_STRUCT)\n \nenum perf_branch_sample_type_shift {\n\tPERF_SAMPLE_BRANCH_USER_SHIFT\t\t= 0,  \n\tPERF_SAMPLE_BRANCH_KERNEL_SHIFT\t\t= 1,  \n\tPERF_SAMPLE_BRANCH_HV_SHIFT\t\t= 2,  \n\n\tPERF_SAMPLE_BRANCH_ANY_SHIFT\t\t= 3,  \n\tPERF_SAMPLE_BRANCH_ANY_CALL_SHIFT\t= 4,  \n\tPERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT\t= 5,  \n\tPERF_SAMPLE_BRANCH_IND_CALL_SHIFT\t= 6,  \n\tPERF_SAMPLE_BRANCH_ABORT_TX_SHIFT\t= 7,  \n\tPERF_SAMPLE_BRANCH_IN_TX_SHIFT\t\t= 8,  \n\tPERF_SAMPLE_BRANCH_NO_TX_SHIFT\t\t= 9,  \n\tPERF_SAMPLE_BRANCH_COND_SHIFT\t\t= 10,  \n\n\tPERF_SAMPLE_BRANCH_CALL_STACK_SHIFT\t= 11,  \n\tPERF_SAMPLE_BRANCH_IND_JUMP_SHIFT\t= 12,  \n\tPERF_SAMPLE_BRANCH_CALL_SHIFT\t\t= 13,  \n\n\tPERF_SAMPLE_BRANCH_NO_FLAGS_SHIFT\t= 14,  \n\tPERF_SAMPLE_BRANCH_NO_CYCLES_SHIFT\t= 15,  \n\n\tPERF_SAMPLE_BRANCH_TYPE_SAVE_SHIFT\t= 16,  \n\n\tPERF_SAMPLE_BRANCH_HW_INDEX_SHIFT\t= 17,  \n\n\tPERF_SAMPLE_BRANCH_PRIV_SAVE_SHIFT\t= 18,  \n\n\tPERF_SAMPLE_BRANCH_MAX_SHIFT\t\t \n};\n\nenum perf_branch_sample_type {\n\tPERF_SAMPLE_BRANCH_USER\t\t= 1U << PERF_SAMPLE_BRANCH_USER_SHIFT,\n\tPERF_SAMPLE_BRANCH_KERNEL\t= 1U << PERF_SAMPLE_BRANCH_KERNEL_SHIFT,\n\tPERF_SAMPLE_BRANCH_HV\t\t= 1U << PERF_SAMPLE_BRANCH_HV_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_ANY\t\t= 1U << PERF_SAMPLE_BRANCH_ANY_SHIFT,\n\tPERF_SAMPLE_BRANCH_ANY_CALL\t= 1U << PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT,\n\tPERF_SAMPLE_BRANCH_ANY_RETURN\t= 1U << PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT,\n\tPERF_SAMPLE_BRANCH_IND_CALL\t= 1U << PERF_SAMPLE_BRANCH_IND_CALL_SHIFT,\n\tPERF_SAMPLE_BRANCH_ABORT_TX\t= 1U << PERF_SAMPLE_BRANCH_ABORT_TX_SHIFT,\n\tPERF_SAMPLE_BRANCH_IN_TX\t= 1U << PERF_SAMPLE_BRANCH_IN_TX_SHIFT,\n\tPERF_SAMPLE_BRANCH_NO_TX\t= 1U << PERF_SAMPLE_BRANCH_NO_TX_SHIFT,\n\tPERF_SAMPLE_BRANCH_COND\t\t= 1U << PERF_SAMPLE_BRANCH_COND_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_CALL_STACK\t= 1U << PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT,\n\tPERF_SAMPLE_BRANCH_IND_JUMP\t= 1U << PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT,\n\tPERF_SAMPLE_BRANCH_CALL\t\t= 1U << PERF_SAMPLE_BRANCH_CALL_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_NO_FLAGS\t= 1U << PERF_SAMPLE_BRANCH_NO_FLAGS_SHIFT,\n\tPERF_SAMPLE_BRANCH_NO_CYCLES\t= 1U << PERF_SAMPLE_BRANCH_NO_CYCLES_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_TYPE_SAVE\t=\n\t\t1U << PERF_SAMPLE_BRANCH_TYPE_SAVE_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_HW_INDEX\t= 1U << PERF_SAMPLE_BRANCH_HW_INDEX_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_PRIV_SAVE\t= 1U << PERF_SAMPLE_BRANCH_PRIV_SAVE_SHIFT,\n\n\tPERF_SAMPLE_BRANCH_MAX\t\t= 1U << PERF_SAMPLE_BRANCH_MAX_SHIFT,\n};\n\n \nenum {\n\tPERF_BR_UNKNOWN\t\t= 0,\t \n\tPERF_BR_COND\t\t= 1,\t \n\tPERF_BR_UNCOND\t\t= 2,\t \n\tPERF_BR_IND\t\t= 3,\t \n\tPERF_BR_CALL\t\t= 4,\t \n\tPERF_BR_IND_CALL\t= 5,\t \n\tPERF_BR_RET\t\t= 6,\t \n\tPERF_BR_SYSCALL\t\t= 7,\t \n\tPERF_BR_SYSRET\t\t= 8,\t \n\tPERF_BR_COND_CALL\t= 9,\t \n\tPERF_BR_COND_RET\t= 10,\t \n\tPERF_BR_ERET\t\t= 11,\t \n\tPERF_BR_IRQ\t\t= 12,\t \n\tPERF_BR_SERROR\t\t= 13,\t \n\tPERF_BR_NO_TX\t\t= 14,\t \n\tPERF_BR_EXTEND_ABI\t= 15,\t \n\tPERF_BR_MAX,\n};\n\n \nenum {\n\tPERF_BR_SPEC_NA\t\t\t= 0,\t \n\tPERF_BR_SPEC_WRONG_PATH\t\t= 1,\t \n\tPERF_BR_NON_SPEC_CORRECT_PATH\t= 2,\t \n\tPERF_BR_SPEC_CORRECT_PATH\t= 3,\t \n\tPERF_BR_SPEC_MAX,\n};\n\nenum {\n\tPERF_BR_NEW_FAULT_ALGN\t\t= 0,     \n\tPERF_BR_NEW_FAULT_DATA\t\t= 1,     \n\tPERF_BR_NEW_FAULT_INST\t\t= 2,     \n\tPERF_BR_NEW_ARCH_1\t\t= 3,     \n\tPERF_BR_NEW_ARCH_2\t\t= 4,     \n\tPERF_BR_NEW_ARCH_3\t\t= 5,     \n\tPERF_BR_NEW_ARCH_4\t\t= 6,     \n\tPERF_BR_NEW_ARCH_5\t\t= 7,     \n\tPERF_BR_NEW_MAX,\n};\n\nenum {\n\tPERF_BR_PRIV_UNKNOWN\t= 0,\n\tPERF_BR_PRIV_USER\t= 1,\n\tPERF_BR_PRIV_KERNEL\t= 2,\n\tPERF_BR_PRIV_HV\t\t= 3,\n};\n\n#define PERF_BR_ARM64_FIQ\t\tPERF_BR_NEW_ARCH_1\n#define PERF_BR_ARM64_DEBUG_HALT\tPERF_BR_NEW_ARCH_2\n#define PERF_BR_ARM64_DEBUG_EXIT\tPERF_BR_NEW_ARCH_3\n#define PERF_BR_ARM64_DEBUG_INST\tPERF_BR_NEW_ARCH_4\n#define PERF_BR_ARM64_DEBUG_DATA\tPERF_BR_NEW_ARCH_5\n\n#define PERF_SAMPLE_BRANCH_PLM_ALL \\\n\t(PERF_SAMPLE_BRANCH_USER|\\\n\t PERF_SAMPLE_BRANCH_KERNEL|\\\n\t PERF_SAMPLE_BRANCH_HV)\n\n \nenum perf_sample_regs_abi {\n\tPERF_SAMPLE_REGS_ABI_NONE\t= 0,\n\tPERF_SAMPLE_REGS_ABI_32\t\t= 1,\n\tPERF_SAMPLE_REGS_ABI_64\t\t= 2,\n};\n\n \nenum {\n\tPERF_TXN_ELISION        = (1 << 0),  \n\tPERF_TXN_TRANSACTION    = (1 << 1),  \n\tPERF_TXN_SYNC           = (1 << 2),  \n\tPERF_TXN_ASYNC          = (1 << 3),  \n\tPERF_TXN_RETRY          = (1 << 4),  \n\tPERF_TXN_CONFLICT       = (1 << 5),  \n\tPERF_TXN_CAPACITY_WRITE = (1 << 6),  \n\tPERF_TXN_CAPACITY_READ  = (1 << 7),  \n\n\tPERF_TXN_MAX\t        = (1 << 8),  \n\n\t \n\n\tPERF_TXN_ABORT_MASK  = (0xffffffffULL << 32),\n\tPERF_TXN_ABORT_SHIFT = 32,\n};\n\n \nenum perf_event_read_format {\n\tPERF_FORMAT_TOTAL_TIME_ENABLED\t\t= 1U << 0,\n\tPERF_FORMAT_TOTAL_TIME_RUNNING\t\t= 1U << 1,\n\tPERF_FORMAT_ID\t\t\t\t= 1U << 2,\n\tPERF_FORMAT_GROUP\t\t\t= 1U << 3,\n\tPERF_FORMAT_LOST\t\t\t= 1U << 4,\n\n\tPERF_FORMAT_MAX = 1U << 5,\t\t \n};\n\n#define PERF_ATTR_SIZE_VER0\t64\t \n#define PERF_ATTR_SIZE_VER1\t72\t \n#define PERF_ATTR_SIZE_VER2\t80\t \n#define PERF_ATTR_SIZE_VER3\t96\t \n\t\t\t\t\t \n#define PERF_ATTR_SIZE_VER4\t104\t \n#define PERF_ATTR_SIZE_VER5\t112\t \n#define PERF_ATTR_SIZE_VER6\t120\t \n#define PERF_ATTR_SIZE_VER7\t128\t \n#define PERF_ATTR_SIZE_VER8\t136\t \n\n \nstruct perf_event_attr {\n\n\t \n\t__u32\t\t\ttype;\n\n\t \n\t__u32\t\t\tsize;\n\n\t \n\t__u64\t\t\tconfig;\n\n\tunion {\n\t\t__u64\t\tsample_period;\n\t\t__u64\t\tsample_freq;\n\t};\n\n\t__u64\t\t\tsample_type;\n\t__u64\t\t\tread_format;\n\n\t__u64\t\t\tdisabled       :  1,  \n\t\t\t\tinherit\t       :  1,  \n\t\t\t\tpinned\t       :  1,  \n\t\t\t\texclusive      :  1,  \n\t\t\t\texclude_user   :  1,  \n\t\t\t\texclude_kernel :  1,  \n\t\t\t\texclude_hv     :  1,  \n\t\t\t\texclude_idle   :  1,  \n\t\t\t\tmmap           :  1,  \n\t\t\t\tcomm\t       :  1,  \n\t\t\t\tfreq           :  1,  \n\t\t\t\tinherit_stat   :  1,  \n\t\t\t\tenable_on_exec :  1,  \n\t\t\t\ttask           :  1,  \n\t\t\t\twatermark      :  1,  \n\t\t\t\t \n\t\t\t\tprecise_ip     :  2,  \n\t\t\t\tmmap_data      :  1,  \n\t\t\t\tsample_id_all  :  1,  \n\n\t\t\t\texclude_host   :  1,  \n\t\t\t\texclude_guest  :  1,  \n\n\t\t\t\texclude_callchain_kernel : 1,  \n\t\t\t\texclude_callchain_user   : 1,  \n\t\t\t\tmmap2          :  1,  \n\t\t\t\tcomm_exec      :  1,  \n\t\t\t\tuse_clockid    :  1,  \n\t\t\t\tcontext_switch :  1,  \n\t\t\t\twrite_backward :  1,  \n\t\t\t\tnamespaces     :  1,  \n\t\t\t\tksymbol        :  1,  \n\t\t\t\tbpf_event      :  1,  \n\t\t\t\taux_output     :  1,  \n\t\t\t\tcgroup         :  1,  \n\t\t\t\ttext_poke      :  1,  \n\t\t\t\tbuild_id       :  1,  \n\t\t\t\tinherit_thread :  1,  \n\t\t\t\tremove_on_exec :  1,  \n\t\t\t\tsigtrap        :  1,  \n\t\t\t\t__reserved_1   : 26;\n\n\tunion {\n\t\t__u32\t\twakeup_events;\t   \n\t\t__u32\t\twakeup_watermark;  \n\t};\n\n\t__u32\t\t\tbp_type;\n\tunion {\n\t\t__u64\t\tbp_addr;\n\t\t__u64\t\tkprobe_func;  \n\t\t__u64\t\tuprobe_path;  \n\t\t__u64\t\tconfig1;  \n\t};\n\tunion {\n\t\t__u64\t\tbp_len;\n\t\t__u64\t\tkprobe_addr;  \n\t\t__u64\t\tprobe_offset;  \n\t\t__u64\t\tconfig2;  \n\t};\n\t__u64\tbranch_sample_type;  \n\n\t \n\t__u64\tsample_regs_user;\n\n\t \n\t__u32\tsample_stack_user;\n\n\t__s32\tclockid;\n\t \n\t__u64\tsample_regs_intr;\n\n\t \n\t__u32\taux_watermark;\n\t__u16\tsample_max_stack;\n\t__u16\t__reserved_2;\n\t__u32\taux_sample_size;\n\t__u32\t__reserved_3;\n\n\t \n\t__u64\tsig_data;\n\n\t__u64\tconfig3;  \n};\n\n \nstruct perf_event_query_bpf {\n\t \n\t__u32\tids_len;\n\t \n\t__u32\tprog_cnt;\n\t \n\t__u32\tids[];\n};\n\n \n#define PERF_EVENT_IOC_ENABLE\t\t\t_IO ('$', 0)\n#define PERF_EVENT_IOC_DISABLE\t\t\t_IO ('$', 1)\n#define PERF_EVENT_IOC_REFRESH\t\t\t_IO ('$', 2)\n#define PERF_EVENT_IOC_RESET\t\t\t_IO ('$', 3)\n#define PERF_EVENT_IOC_PERIOD\t\t\t_IOW('$', 4, __u64)\n#define PERF_EVENT_IOC_SET_OUTPUT\t\t_IO ('$', 5)\n#define PERF_EVENT_IOC_SET_FILTER\t\t_IOW('$', 6, char *)\n#define PERF_EVENT_IOC_ID\t\t\t_IOR('$', 7, __u64 *)\n#define PERF_EVENT_IOC_SET_BPF\t\t\t_IOW('$', 8, __u32)\n#define PERF_EVENT_IOC_PAUSE_OUTPUT\t\t_IOW('$', 9, __u32)\n#define PERF_EVENT_IOC_QUERY_BPF\t\t_IOWR('$', 10, struct perf_event_query_bpf *)\n#define PERF_EVENT_IOC_MODIFY_ATTRIBUTES\t_IOW('$', 11, struct perf_event_attr *)\n\nenum perf_event_ioc_flags {\n\tPERF_IOC_FLAG_GROUP\t\t= 1U << 0,\n};\n\n \nstruct perf_event_mmap_page {\n\t__u32\tversion;\t\t \n\t__u32\tcompat_version;\t\t \n\n\t \n\t__u32\tlock;\t\t\t \n\t__u32\tindex;\t\t\t \n\t__s64\toffset;\t\t\t \n\t__u64\ttime_enabled;\t\t \n\t__u64\ttime_running;\t\t \n\tunion {\n\t\t__u64\tcapabilities;\n\t\tstruct {\n\t\t\t__u64\tcap_bit0\t\t: 1,  \n\t\t\t\tcap_bit0_is_deprecated\t: 1,  \n\n\t\t\t\tcap_user_rdpmc\t\t: 1,  \n\t\t\t\tcap_user_time\t\t: 1,  \n\t\t\t\tcap_user_time_zero\t: 1,  \n\t\t\t\tcap_user_time_short\t: 1,  \n\t\t\t\tcap_____res\t\t: 58;\n\t\t};\n\t};\n\n\t \n\t__u16\tpmc_width;\n\n\t \n\t__u16\ttime_shift;\n\t__u32\ttime_mult;\n\t__u64\ttime_offset;\n\t \n\t__u64\ttime_zero;\n\n\t__u32\tsize;\t\t\t \n\t__u32\t__reserved_1;\n\n\t \n\t__u64\ttime_cycles;\n\t__u64\ttime_mask;\n\n\t\t \n\n\t__u8\t__reserved[116*8];\t \n\n\t \n\t__u64   data_head;\t\t \n\t__u64\tdata_tail;\t\t \n\t__u64\tdata_offset;\t\t \n\t__u64\tdata_size;\t\t \n\n\t \n\t__u64\taux_head;\n\t__u64\taux_tail;\n\t__u64\taux_offset;\n\t__u64\taux_size;\n};\n\n \n\n#define PERF_RECORD_MISC_CPUMODE_MASK\t\t(7 << 0)\n#define PERF_RECORD_MISC_CPUMODE_UNKNOWN\t(0 << 0)\n#define PERF_RECORD_MISC_KERNEL\t\t\t(1 << 0)\n#define PERF_RECORD_MISC_USER\t\t\t(2 << 0)\n#define PERF_RECORD_MISC_HYPERVISOR\t\t(3 << 0)\n#define PERF_RECORD_MISC_GUEST_KERNEL\t\t(4 << 0)\n#define PERF_RECORD_MISC_GUEST_USER\t\t(5 << 0)\n\n \n#define PERF_RECORD_MISC_PROC_MAP_PARSE_TIMEOUT\t(1 << 12)\n \n#define PERF_RECORD_MISC_MMAP_DATA\t\t(1 << 13)\n#define PERF_RECORD_MISC_COMM_EXEC\t\t(1 << 13)\n#define PERF_RECORD_MISC_FORK_EXEC\t\t(1 << 13)\n#define PERF_RECORD_MISC_SWITCH_OUT\t\t(1 << 13)\n \n#define PERF_RECORD_MISC_EXACT_IP\t\t(1 << 14)\n#define PERF_RECORD_MISC_SWITCH_OUT_PREEMPT\t(1 << 14)\n#define PERF_RECORD_MISC_MMAP_BUILD_ID\t\t(1 << 14)\n \n#define PERF_RECORD_MISC_EXT_RESERVED\t\t(1 << 15)\n\nstruct perf_event_header {\n\t__u32\ttype;\n\t__u16\tmisc;\n\t__u16\tsize;\n};\n\nstruct perf_ns_link_info {\n\t__u64\tdev;\n\t__u64\tino;\n};\n\nenum {\n\tNET_NS_INDEX\t\t= 0,\n\tUTS_NS_INDEX\t\t= 1,\n\tIPC_NS_INDEX\t\t= 2,\n\tPID_NS_INDEX\t\t= 3,\n\tUSER_NS_INDEX\t\t= 4,\n\tMNT_NS_INDEX\t\t= 5,\n\tCGROUP_NS_INDEX\t\t= 6,\n\n\tNR_NAMESPACES,\t\t \n};\n\nenum perf_event_type {\n\n\t \n\n\t \n\tPERF_RECORD_MMAP\t\t\t= 1,\n\n\t \n\tPERF_RECORD_LOST\t\t\t= 2,\n\n\t \n\tPERF_RECORD_COMM\t\t\t= 3,\n\n\t \n\tPERF_RECORD_EXIT\t\t\t= 4,\n\n\t \n\tPERF_RECORD_THROTTLE\t\t\t= 5,\n\tPERF_RECORD_UNTHROTTLE\t\t\t= 6,\n\n\t \n\tPERF_RECORD_FORK\t\t\t= 7,\n\n\t \n\tPERF_RECORD_READ\t\t\t= 8,\n\n\t \n\tPERF_RECORD_SAMPLE\t\t\t= 9,\n\n\t \n\tPERF_RECORD_MMAP2\t\t\t= 10,\n\n\t \n\tPERF_RECORD_AUX\t\t\t\t= 11,\n\n\t \n\tPERF_RECORD_ITRACE_START\t\t= 12,\n\n\t \n\tPERF_RECORD_LOST_SAMPLES\t\t= 13,\n\n\t \n\tPERF_RECORD_SWITCH\t\t\t= 14,\n\n\t \n\tPERF_RECORD_SWITCH_CPU_WIDE\t\t= 15,\n\n\t \n\tPERF_RECORD_NAMESPACES\t\t\t= 16,\n\n\t \n\tPERF_RECORD_KSYMBOL\t\t\t= 17,\n\n\t \n\tPERF_RECORD_BPF_EVENT\t\t\t= 18,\n\n\t \n\tPERF_RECORD_CGROUP\t\t\t= 19,\n\n\t \n\tPERF_RECORD_TEXT_POKE\t\t\t= 20,\n\n\t \n\tPERF_RECORD_AUX_OUTPUT_HW_ID\t\t= 21,\n\n\tPERF_RECORD_MAX,\t\t\t \n};\n\nenum perf_record_ksymbol_type {\n\tPERF_RECORD_KSYMBOL_TYPE_UNKNOWN\t= 0,\n\tPERF_RECORD_KSYMBOL_TYPE_BPF\t\t= 1,\n\t \n\tPERF_RECORD_KSYMBOL_TYPE_OOL\t\t= 2,\n\tPERF_RECORD_KSYMBOL_TYPE_MAX\t\t \n};\n\n#define PERF_RECORD_KSYMBOL_FLAGS_UNREGISTER\t(1 << 0)\n\nenum perf_bpf_event_type {\n\tPERF_BPF_EVENT_UNKNOWN\t\t= 0,\n\tPERF_BPF_EVENT_PROG_LOAD\t= 1,\n\tPERF_BPF_EVENT_PROG_UNLOAD\t= 2,\n\tPERF_BPF_EVENT_MAX,\t\t \n};\n\n#define PERF_MAX_STACK_DEPTH\t\t127\n#define PERF_MAX_CONTEXTS_PER_STACK\t  8\n\nenum perf_callchain_context {\n\tPERF_CONTEXT_HV\t\t\t= (__u64)-32,\n\tPERF_CONTEXT_KERNEL\t\t= (__u64)-128,\n\tPERF_CONTEXT_USER\t\t= (__u64)-512,\n\n\tPERF_CONTEXT_GUEST\t\t= (__u64)-2048,\n\tPERF_CONTEXT_GUEST_KERNEL\t= (__u64)-2176,\n\tPERF_CONTEXT_GUEST_USER\t\t= (__u64)-2560,\n\n\tPERF_CONTEXT_MAX\t\t= (__u64)-4095,\n};\n\n \n#define PERF_AUX_FLAG_TRUNCATED\t\t\t0x01\t \n#define PERF_AUX_FLAG_OVERWRITE\t\t\t0x02\t \n#define PERF_AUX_FLAG_PARTIAL\t\t\t0x04\t \n#define PERF_AUX_FLAG_COLLISION\t\t\t0x08\t \n#define PERF_AUX_FLAG_PMU_FORMAT_TYPE_MASK\t0xff00\t \n\n \n#define PERF_AUX_FLAG_CORESIGHT_FORMAT_CORESIGHT\t0x0000  \n#define PERF_AUX_FLAG_CORESIGHT_FORMAT_RAW\t\t0x0100  \n\n#define PERF_FLAG_FD_NO_GROUP\t\t(1UL << 0)\n#define PERF_FLAG_FD_OUTPUT\t\t(1UL << 1)\n#define PERF_FLAG_PID_CGROUP\t\t(1UL << 2)  \n#define PERF_FLAG_FD_CLOEXEC\t\t(1UL << 3)  \n\n#if defined(__LITTLE_ENDIAN_BITFIELD)\nunion perf_mem_data_src {\n\t__u64 val;\n\tstruct {\n\t\t__u64   mem_op:5,\t \n\t\t\tmem_lvl:14,\t \n\t\t\tmem_snoop:5,\t \n\t\t\tmem_lock:2,\t \n\t\t\tmem_dtlb:7,\t \n\t\t\tmem_lvl_num:4,\t \n\t\t\tmem_remote:1,    \n\t\t\tmem_snoopx:2,\t \n\t\t\tmem_blk:3,\t \n\t\t\tmem_hops:3,\t \n\t\t\tmem_rsvd:18;\n\t};\n};\n#elif defined(__BIG_ENDIAN_BITFIELD)\nunion perf_mem_data_src {\n\t__u64 val;\n\tstruct {\n\t\t__u64\tmem_rsvd:18,\n\t\t\tmem_hops:3,\t \n\t\t\tmem_blk:3,\t \n\t\t\tmem_snoopx:2,\t \n\t\t\tmem_remote:1,    \n\t\t\tmem_lvl_num:4,\t \n\t\t\tmem_dtlb:7,\t \n\t\t\tmem_lock:2,\t \n\t\t\tmem_snoop:5,\t \n\t\t\tmem_lvl:14,\t \n\t\t\tmem_op:5;\t \n\t};\n};\n#else\n#error \"Unknown endianness\"\n#endif\n\n \n#define PERF_MEM_OP_NA\t\t0x01  \n#define PERF_MEM_OP_LOAD\t0x02  \n#define PERF_MEM_OP_STORE\t0x04  \n#define PERF_MEM_OP_PFETCH\t0x08  \n#define PERF_MEM_OP_EXEC\t0x10  \n#define PERF_MEM_OP_SHIFT\t0\n\n \n#define PERF_MEM_LVL_NA\t\t0x01   \n#define PERF_MEM_LVL_HIT\t0x02   \n#define PERF_MEM_LVL_MISS\t0x04   \n#define PERF_MEM_LVL_L1\t\t0x08   \n#define PERF_MEM_LVL_LFB\t0x10   \n#define PERF_MEM_LVL_L2\t\t0x20   \n#define PERF_MEM_LVL_L3\t\t0x40   \n#define PERF_MEM_LVL_LOC_RAM\t0x80   \n#define PERF_MEM_LVL_REM_RAM1\t0x100  \n#define PERF_MEM_LVL_REM_RAM2\t0x200  \n#define PERF_MEM_LVL_REM_CCE1\t0x400  \n#define PERF_MEM_LVL_REM_CCE2\t0x800  \n#define PERF_MEM_LVL_IO\t\t0x1000  \n#define PERF_MEM_LVL_UNC\t0x2000  \n#define PERF_MEM_LVL_SHIFT\t5\n\n#define PERF_MEM_REMOTE_REMOTE\t0x01   \n#define PERF_MEM_REMOTE_SHIFT\t37\n\n#define PERF_MEM_LVLNUM_L1\t0x01  \n#define PERF_MEM_LVLNUM_L2\t0x02  \n#define PERF_MEM_LVLNUM_L3\t0x03  \n#define PERF_MEM_LVLNUM_L4\t0x04  \n \n#define PERF_MEM_LVLNUM_UNC\t0x08  \n#define PERF_MEM_LVLNUM_CXL\t0x09  \n#define PERF_MEM_LVLNUM_IO\t0x0a  \n#define PERF_MEM_LVLNUM_ANY_CACHE 0x0b  \n#define PERF_MEM_LVLNUM_LFB\t0x0c  \n#define PERF_MEM_LVLNUM_RAM\t0x0d  \n#define PERF_MEM_LVLNUM_PMEM\t0x0e  \n#define PERF_MEM_LVLNUM_NA\t0x0f  \n\n#define PERF_MEM_LVLNUM_SHIFT\t33\n\n \n#define PERF_MEM_SNOOP_NA\t0x01  \n#define PERF_MEM_SNOOP_NONE\t0x02  \n#define PERF_MEM_SNOOP_HIT\t0x04  \n#define PERF_MEM_SNOOP_MISS\t0x08  \n#define PERF_MEM_SNOOP_HITM\t0x10  \n#define PERF_MEM_SNOOP_SHIFT\t19\n\n#define PERF_MEM_SNOOPX_FWD\t0x01  \n#define PERF_MEM_SNOOPX_PEER\t0x02  \n#define PERF_MEM_SNOOPX_SHIFT  38\n\n \n#define PERF_MEM_LOCK_NA\t0x01  \n#define PERF_MEM_LOCK_LOCKED\t0x02  \n#define PERF_MEM_LOCK_SHIFT\t24\n\n \n#define PERF_MEM_TLB_NA\t\t0x01  \n#define PERF_MEM_TLB_HIT\t0x02  \n#define PERF_MEM_TLB_MISS\t0x04  \n#define PERF_MEM_TLB_L1\t\t0x08  \n#define PERF_MEM_TLB_L2\t\t0x10  \n#define PERF_MEM_TLB_WK\t\t0x20  \n#define PERF_MEM_TLB_OS\t\t0x40  \n#define PERF_MEM_TLB_SHIFT\t26\n\n \n#define PERF_MEM_BLK_NA\t\t0x01  \n#define PERF_MEM_BLK_DATA\t0x02  \n#define PERF_MEM_BLK_ADDR\t0x04  \n#define PERF_MEM_BLK_SHIFT\t40\n\n \n#define PERF_MEM_HOPS_0\t\t0x01  \n#define PERF_MEM_HOPS_1\t\t0x02  \n#define PERF_MEM_HOPS_2\t\t0x03  \n#define PERF_MEM_HOPS_3\t\t0x04  \n \n#define PERF_MEM_HOPS_SHIFT\t43\n\n#define PERF_MEM_S(a, s) \\\n\t(((__u64)PERF_MEM_##a##_##s) << PERF_MEM_##a##_SHIFT)\n\n \nstruct perf_branch_entry {\n\t__u64\tfrom;\n\t__u64\tto;\n\t__u64\tmispred:1,   \n\t\tpredicted:1, \n\t\tin_tx:1,     \n\t\tabort:1,     \n\t\tcycles:16,   \n\t\ttype:4,      \n\t\tspec:2,      \n\t\tnew_type:4,  \n\t\tpriv:3,      \n\t\treserved:31;\n};\n\nunion perf_sample_weight {\n\t__u64\t\tfull;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\tstruct {\n\t\t__u32\tvar1_dw;\n\t\t__u16\tvar2_w;\n\t\t__u16\tvar3_w;\n\t};\n#elif defined(__BIG_ENDIAN_BITFIELD)\n\tstruct {\n\t\t__u16\tvar3_w;\n\t\t__u16\tvar2_w;\n\t\t__u32\tvar1_dw;\n\t};\n#else\n#error \"Unknown endianness\"\n#endif\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}