/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/riscv_v_bw_or/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/riscv_v_bw_or/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/riscv_v_bw_or/base/
echo 15.0 > results/nangate45/riscv_v_bw_or/base/clock_period.txt
mkdir -p ./results/nangate45/riscv_v_bw_or/base ./logs/nangate45/riscv_v_bw_or/base ./reports/nangate45/riscv_v_bw_or/base ./objects/nangate45/riscv_v_bw_or/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_bw_or/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_or/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/nangate45/riscv_v_bw_or/base/lib/NangateOpenCellLibrary_typical.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_bw_or/base/clock_period.txt
Setting clock period to 15.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_or'.
60.1. Analyzing design hierarchy..
60.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_or'.
60.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
60.4. Analyzing design hierarchy..
60.5. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 8154d4e671, CPU: user 0.14s system 0.02s, MEM: 43.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 47% 2x read_liberty (0 sec), 35% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.21[h:]min:sec. CPU time: user 0.19 sys 0.01 (99%). Peak memory: 46208KB.
mkdir -p ./results/nangate45/riscv_v_bw_or/base ./logs/nangate45/riscv_v_bw_or/base ./reports/nangate45/riscv_v_bw_or/base
(export VERILOG_FILES=./results/nangate45/riscv_v_bw_or/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_bw_or/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 13056KB.
mkdir -p ./results/nangate45/riscv_v_bw_or/base ./logs/nangate45/riscv_v_bw_or/base ./reports/nangate45/riscv_v_bw_or/base ./objects/nangate45/riscv_v_bw_or/base
(export VERILOG_FILES=./results/nangate45/riscv_v_bw_or/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_bw_or/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/riscv_v_bw_or/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_bw_or/base/clock_period.txt
Setting clock period to 15.0
synth -top riscv_v_bw_or -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_bw_or' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_latch.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/nangate45/riscv_v_bw_or/base/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/riscv_v_bw_or/base/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 15.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_bw_or' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/nangate45/riscv_v_bw_or/constraint.sdc ./results/nangate45/riscv_v_bw_or/base/1_synth.sdc
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: b5fde8d534, CPU: user 0.51s system 0.03s, MEM: 38.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 76% 2x abc (1 sec), 3% 17x opt_clean (0 sec), ...
Elapsed time: 0:02.23[h:]min:sec. CPU time: user 2.18 sys 0.05 (100%). Peak memory: 39808KB.
mkdir -p ./results/nangate45/riscv_v_bw_or/base ./logs/nangate45/riscv_v_bw_or/base ./reports/nangate45/riscv_v_bw_or/base
cp ./results/nangate45/riscv_v_bw_or/base/1_1_yosys.v ./results/nangate45/riscv_v_bw_or/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/nangate45/riscv_v_bw_or/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 1174
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.070, 200.200).
[INFO IFP-0001] Added 2714 rows of 19999 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO RSZ-0026] Removed 78 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 1272 u^2 0% utilization.
Elapsed time: 0:00.65[h:]min:sec. CPU time: user 0.61 sys 0.04 (99%). Peak memory: 128192KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers metal5 -ver_layers metal6 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.33[h:]min:sec. CPU time: user 0.29 sys 0.03 (100%). Peak memory: 124224KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/nangate45/riscv_v_bw_or/base/2_2_floorplan_io.odb ./results/nangate45/riscv_v_bw_or/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.12 sys 0.03 (100%). Peak memory: 100416KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:00.32[h:]min:sec. CPU time: user 0.28 sys 0.04 (100%). Peak memory: 122176KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO TAP-0004] Inserted 5428 endcaps.
[INFO TAP-0005] Inserted 42098 tapcells.
Elapsed time: 0:00.43[h:]min:sec. CPU time: user 0.37 sys 0.06 (100%). Peak memory: 141380KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:04.24[h:]min:sec. CPU time: user 4.14 sys 0.10 (100%). Peak memory: 216300KB.
cp ./results/nangate45/riscv_v_bw_or/base/2_6_floorplan_pdn.odb ./results/nangate45/riscv_v_bw_or/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48622
[INFO GPL-0007] NumPlaceInstances:         1096
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   1430
[INFO GPL-0011] NumPins:                   4746
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:        1271.746 um^2
[INFO GPL-0019] Util:                     0.009 %
[INFO GPL-0020] StdInstsArea:          1271.746 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  13083948
[INFO GPL-0032] FillerInit:NumGNets:       1430
[INFO GPL-0033] FillerInit:NumGPins:       4746
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.160 um^2
[INFO GPL-0025] IdealBinArea:             1.160 um^2
[INFO GPL-0026] IdealBinCnt:           12442567
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48622
[INFO GPL-0007] NumPlaceInstances:         1096
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   1430
[INFO GPL-0011] NumPins:                   4284
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:        1271.746 um^2
[INFO GPL-0019] Util:                     0.009 %
[INFO GPL-0020] StdInstsArea:          1271.746 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  11906502
[INFO GPL-0032] FillerInit:NumGNets:       1430
[INFO GPL-0033] FillerInit:NumGPins:       4284
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.160 um^2
[INFO GPL-0025] IdealBinArea:             1.275 um^2
[INFO GPL-0026] IdealBinCnt:           11322845
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.979 HPWL: 1918528
[NesterovSolve] Iter:   10 overflow: 0.988 HPWL: 653552
[NesterovSolve] Iter:   20 overflow: 0.985 HPWL: 620913
[NesterovSolve] Iter:   30 overflow: 0.985 HPWL: 619040
[NesterovSolve] Iter:   40 overflow: 0.986 HPWL: 620083
[NesterovSolve] Iter:   50 overflow: 0.986 HPWL: 620134
[NesterovSolve] Iter:   60 overflow: 0.985 HPWL: 619239
[NesterovSolve] Iter:   70 overflow: 0.986 HPWL: 619242
[NesterovSolve] Iter:   80 overflow: 0.986 HPWL: 619894
[NesterovSolve] Iter:   90 overflow: 0.986 HPWL: 619376
[NesterovSolve] Iter:  100 overflow: 0.986 HPWL: 619321
[NesterovSolve] Iter:  110 overflow: 0.986 HPWL: 619428
[NesterovSolve] Iter:  120 overflow: 0.986 HPWL: 619503
[NesterovSolve] Iter:  130 overflow: 0.986 HPWL: 619453
[NesterovSolve] Iter:  140 overflow: 0.986 HPWL: 619857
[NesterovSolve] Iter:  150 overflow: 0.986 HPWL: 621236
[NesterovSolve] Iter:  160 overflow: 0.986 HPWL: 624712
[NesterovSolve] Iter:  170 overflow: 0.986 HPWL: 632330
[NesterovSolve] Iter:  180 overflow: 0.985 HPWL: 647149
[NesterovSolve] Iter:  190 overflow: 0.985 HPWL: 675774
[NesterovSolve] Iter:  200 overflow: 0.984 HPWL: 721613
[NesterovSolve] Iter:  210 overflow: 0.982 HPWL: 790688
[NesterovSolve] Iter:  220 overflow: 0.980 HPWL: 895488
[NesterovSolve] Iter:  230 overflow: 0.975 HPWL: 1085390
[NesterovSolve] Iter:  240 overflow: 0.969 HPWL: 1502322
[NesterovSolve] Iter:  250 overflow: 0.967 HPWL: 2017152
[NesterovSolve] Iter:  260 overflow: 0.957 HPWL: 2741691
[NesterovSolve] Iter:  270 overflow: 0.948 HPWL: 2898571
[NesterovSolve] Iter:  280 overflow: 0.922 HPWL: 2786552
[NesterovSolve] Iter:  290 overflow: 0.891 HPWL: 3879555
[NesterovSolve] Iter:  300 overflow: 0.873 HPWL: 4370522
[NesterovSolve] Iter:  310 overflow: 0.828 HPWL: 4681897
[NesterovSolve] Iter:  320 overflow: 0.804 HPWL: 5611472
[NesterovSolve] Iter:  330 overflow: 0.741 HPWL: 6282597
[NesterovSolve] Iter:  340 overflow: 0.723 HPWL: 6029002
[NesterovSolve] Iter:  350 overflow: 0.672 HPWL: 6827420
[NesterovSolve] Iter:  360 overflow: 0.623 HPWL: 7548177
[NesterovSolve] Iter:  370 overflow: 0.573 HPWL: 8368132
[NesterovSolve] Iter:  380 overflow: 0.519 HPWL: 8978736
[NesterovSolve] Iter:  390 overflow: 0.469 HPWL: 9830335
[NesterovSolve] Iter:  400 overflow: 0.421 HPWL: 11017956
[NesterovSolve] Iter:  410 overflow: 0.374 HPWL: 12455854
[NesterovSolve] Iter:  420 overflow: 0.318 HPWL: 14675997
[NesterovSolve] Iter:  430 overflow: 0.261 HPWL: 16920997
[NesterovSolve] Iter:  440 overflow: 0.180 HPWL: 20096765
[NesterovSolve] Iter:  450 overflow: 0.234 HPWL: 10570978
[NesterovSolve] Iter:  460 overflow: 0.193 HPWL: 10737075
[NesterovSolve] Iter:  470 overflow: 0.165 HPWL: 10599943
[NesterovSolve] Iter:  480 overflow: 0.136 HPWL: 10392829
[NesterovSolve] Iter:  490 overflow: 0.117 HPWL: 10133747
[NesterovSolve] Iter:  500 overflow: 0.100 HPWL: 10025829
[NesterovSolve] Finished with Overflow: 0.098616
Elapsed time: 1:07:39[h:]min:sec. CPU time: user 4199.19 sys 3.95 (103%). Peak memory: 3565988KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           28564
[INFO PPL-0002] Number of I/O             462
[INFO PPL-0003] Number of I/O w/sink      412
[INFO PPL-0004] Number of I/O w/o sink    50
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 792382.44 um.
Elapsed time: 0:01.14[h:]min:sec. CPU time: user 1.03 sys 0.10 (99%). Peak memory: 197860KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48622
[INFO GPL-0007] NumPlaceInstances:         1096
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   1430
[INFO GPL-0011] NumPins:                   4746
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:        1271.746 um^2
[INFO GPL-0019] Util:                     0.009 %
[INFO GPL-0020] StdInstsArea:          1271.746 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:  13083948
[INFO GPL-0032] FillerInit:NumGNets:       1430
[INFO GPL-0033] FillerInit:NumGPins:       4746
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.160 um^2
[INFO GPL-0025] IdealBinArea:             1.160 um^2
[INFO GPL-0026] IdealBinCnt:           12442567
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
global_placement -density 0.9100088161927125 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             48622
[INFO GPL-0007] NumPlaceInstances:         1096
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   1430
[INFO GPL-0011] NumPins:                   4746
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:        1271.746 um^2
[INFO GPL-0019] Util:                     0.009 %
[INFO GPL-0020] StdInstsArea:          1271.746 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000012 HPWL: 1599551414
[InitialPlace]  Iter: 2 CG residual: 0.00000011 HPWL: 1590556451
[InitialPlace]  Iter: 3 CG residual: 0.00000010 HPWL: 1586033263
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 1583143913
[InitialPlace]  Iter: 5 CG residual: 0.00000012 HPWL: 1581050484
[INFO GPL-0031] FillerInit:NumGCells:  11906502
[INFO GPL-0032] FillerInit:NumGNets:       1430
[INFO GPL-0033] FillerInit:NumGPins:       4746
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.160 um^2
[INFO GPL-0025] IdealBinArea:             1.275 um^2
[INFO GPL-0026] IdealBinCnt:           11322845
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.584 HPWL: 1577981877
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.28e-09
[INFO GPL-0103] Timing-driven: weighted 125 nets.
[NesterovSolve] Snapshot saved at iter = 0
[NesterovSolve] Iter:   10 overflow: 0.501 HPWL: 1575077083
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.27e-09
[INFO GPL-0103] Timing-driven: weighted 127 nets.
[NesterovSolve] Iter:   20 overflow: 0.480 HPWL: 1573837232
[NesterovSolve] Iter:   30 overflow: 0.465 HPWL: 1571869640
[NesterovSolve] Iter:   40 overflow: 0.449 HPWL: 1569386723
[NesterovSolve] Iter:   50 overflow: 0.434 HPWL: 1566593413
[NesterovSolve] Iter:   60 overflow: 0.432 HPWL: 1563584666
[NesterovSolve] Iter:   70 overflow: 0.432 HPWL: 1560384757
[NesterovSolve] Iter:   80 overflow: 0.435 HPWL: 1556726581
[NesterovSolve] Iter:   90 overflow: 0.424 HPWL: 1552490288
[NesterovSolve] Iter:  100 overflow: 0.415 HPWL: 1547944106
[NesterovSolve] Iter:  110 overflow: 0.416 HPWL: 1542722684
[NesterovSolve] Iter:  120 overflow: 0.412 HPWL: 1536983515
[NesterovSolve] Iter:  130 overflow: 0.409 HPWL: 1530820843
[NesterovSolve] Iter:  140 overflow: 0.404 HPWL: 1524055686
[NesterovSolve] Iter:  150 overflow: 0.394 HPWL: 1516713085
[NesterovSolve] Iter:  160 overflow: 0.391 HPWL: 1508688654
[NesterovSolve] Iter:  170 overflow: 0.381 HPWL: 1500097942
[NesterovSolve] Iter:  180 overflow: 0.403 HPWL: 1489975348
[NesterovSolve] Iter:  190 overflow: 0.394 HPWL: 1484715628
[NesterovSolve] Iter:  200 overflow: 0.397 HPWL: 1479591035
[NesterovSolve] Iter:  210 overflow: 0.414 HPWL: 1473581547
[NesterovSolve] Iter:  220 overflow: 0.414 HPWL: 1470466050
[NesterovSolve] Iter:  230 overflow: 0.410 HPWL: 1467499426
[NesterovSolve] Iter:  240 overflow: 0.393 HPWL: 1465467917
[NesterovSolve] Iter:  250 overflow: 0.377 HPWL: 1463125338
[NesterovSolve] Iter:  260 overflow: 0.358 HPWL: 1460086768
[NesterovSolve] Iter:  270 overflow: 0.373 HPWL: 1454685156
[NesterovSolve] Iter:  280 overflow: 0.370 HPWL: 1450189367
[NesterovSolve] Iter:  290 overflow: 0.332 HPWL: 1448294510
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:    1904 1904
[INFO GPL-0040] NumTiles: 3625216
[INFO GPL-0081] TotalRouteOverflow: 8.646618247032166
[INFO GPL-0082] OverflowTileCnt: 28
[INFO GPL-0083] 0.5%RC: 0.5067961069205464
[INFO GPL-0084] 1.0%RC: 0.48859247173391085
[INFO GPL-0085] 2.0%RC: 0.47115058997821563
[INFO GPL-0086] 5.0%RC: 0.4499504906881966
[INFO GPL-0087] FinalRC: 0.49769428
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 6.32e-09
[INFO GPL-0103] Timing-driven: weighted 129 nets.
[NesterovSolve] Iter:  300 overflow: 0.270 HPWL: 1444340846
[NesterovSolve] Iter:  310 overflow: 0.298 HPWL: 1440585855
[NesterovSolve] Iter:  320 overflow: 0.280 HPWL: 1437379635
[NesterovSolve] Iter:  330 overflow: 0.226 HPWL: 1435724009
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 6.23e-09
[INFO GPL-0103] Timing-driven: weighted 130 nets.
[NesterovSolve] Iter:  340 overflow: 0.146 HPWL: 1436425521
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 6.24e-09
[INFO GPL-0103] Timing-driven: weighted 131 nets.
[NesterovSolve] Finished with Overflow: 0.099711
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 13914 u^2 0% utilization.
Elapsed time: 43:53.57[h:]min:sec. CPU time: user 2773.74 sys 5.82 (105%). Peak memory: 6417524KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 284 input buffers.
[INFO RSZ-0028] Inserted 128 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0034] Found 248 slew violations.
[INFO RSZ-0036] Found 107 capacitance violations.
[INFO RSZ-0037] Found 441 long wires.
[INFO RSZ-0038] Inserted 1010 buffers in 609 nets.
[INFO RSZ-0039] Resized 1022 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 24072 u^2 0% utilization.
Instance count before 48622, after 50044
Pin count before 4284, after 7128
Elapsed time: 0:02.73[h:]min:sec. CPU time: user 2.56 sys 0.17 (100%). Peak memory: 330784KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       8704.5 u
average displacement        0.2 u
max displacement           23.0 u
original HPWL          718619.8 u
legalized HPWL         725320.1 u
delta HPWL                    1 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 50044 cells, 462 terminals, 2852 edges, 7590 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 50506, edges 2852, pins 7590
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 47988 fixed cells.
[INFO DPO-0318] Collected 2518 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400140, 400400) - (7999380, 7999600)
[INFO DPO-0310] Assigned 2518 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.450787e+09.
[INFO DPO-0302] End of matching; objective is 1.450375e+09, improvement is 0.03 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.446594e+09.
[INFO DPO-0307] End of global swaps; objective is 1.446594e+09, improvement is 0.26 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.446007e+09.
[INFO DPO-0309] End of vertical swaps; objective is 1.446007e+09, improvement is 0.04 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.442946e+09.
[INFO DPO-0305] End of reordering; objective is 1.442946e+09, improvement is 0.21 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 50360 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 50360, swaps 3546, moves 14148 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.442946e+09, Scratch cost 1.440309e+09, Incremental cost 1.440309e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.440309e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.18 percent.
[INFO DPO-0328] End of random improver; improvement is 0.182809 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 1303 cell orientations for row compatibility.
[INFO DPO-0383] Performed 958 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.434156e+09, improvement is 0.43 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           725320.1 u
Final HPWL              717007.5 u
Delta HPWL                  -1.1 %

[INFO DPL-0020] Mirrored 116 instances
[INFO DPL-0021] HPWL before          717007.5 u
[INFO DPL-0022] HPWL after           716994.1 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 24072 u^2 0% utilization.
Elapsed time: 0:19.34[h:]min:sec. CPU time: user 14.96 sys 4.36 (99%). Peak memory: 7956660KB.
cp ./results/nangate45/riscv_v_bw_or/base/3_5_place_dp.odb ./results/nangate45/riscv_v_bw_or/base/3_place.odb
cp ./results/nangate45/riscv_v_bw_or/base/2_floorplan.sdc ./results/nangate45/riscv_v_bw_or/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 640um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          716994.1 u
legalized HPWL         720091.6 u
delta HPWL                    0 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          720091.6 u
legalized HPWL         720091.6 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 24072 u^2 0% utilization.
Elapsed time: 0:19.93[h:]min:sec. CPU time: user 17.12 sys 2.80 (99%). Peak memory: 8055264KB.
cp ./results/nangate45/riscv_v_bw_or/base/4_1_cts.odb ./results/nangate45/riscv_v_bw_or/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/nangate45/riscv_v_bw_or/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 44
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical     39892608      25249755          36.71%
metal3     Horizontal   54399184      32623129          40.03%
metal4     Vertical     25387936      14173612          44.17%
metal5     Horizontal   25387936      14500860          42.88%
metal6     Vertical     25387936      14488552          42.93%
metal7     Horizontal    7254240       3235649          55.40%
metal8     Vertical      7254240       3625215          50.03%
metal9     Horizontal    3627120       3621409          0.16%
metal10    Vertical      3627120       3621409          0.16%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 16322
[INFO GRT-0198] Via related Steiner nodes: 408
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 24412
[INFO GRT-0112] Final usage 3D: 417095

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2        25249755        149949            0.59%             0 /  0 /  0
metal3        32623129        157905            0.48%             0 /  0 /  0
metal4        14173612         14206            0.10%             0 /  0 /  0
metal5        14500860          9211            0.06%             0 /  0 /  0
metal6        14488552          5607            0.04%             0 /  0 /  0
metal7         3235649          3054            0.09%             0 /  0 /  0
metal8         3625215           478            0.01%             0 /  0 /  0
metal9         3621409          3417            0.09%             0 /  0 /  0
metal10        3621409            32            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total        115139590        343859            0.30%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 741358 um
[INFO GRT-0014] Routed nets: 2802
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0036] Found 4 capacitance violations.
[INFO RSZ-0037] Found 20 long wires.
[INFO RSZ-0038] Inserted 12 buffers in 12 nets.
[INFO RSZ-0039] Resized 6 instances.
Placement Analysis
---------------------------------
total displacement         41.3 u
average displacement        0.0 u
max displacement            3.9 u
original HPWL          720137.3 u
legalized HPWL         720167.7 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          720167.7 u
legalized HPWL         720167.7 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 24084 u^2 0% utilization.
[INFO FLW-0007] clock clk period 15.000000
[INFO FLW-0008] Clock clk period 8.321
[INFO FLW-0009] Clock clk slack 6.241
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 128
Elapsed time: 0:43.30[h:]min:sec. CPU time: user 41.51 sys 4.88 (107%). Peak memory: 10556440KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/nangate45/riscv_v_bw_or/base/5_route_drc.rpt -output_maze ./results/nangate45/riscv_v_bw_or/base/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   riscv_v_bw_or
Die area:                 ( 0 0 ) ( 8000000 8000000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     50056
Number of terminals:      462
Number of snets:          2
Number of nets:           2864

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 129.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 469397.
[INFO DRT-0033] via1 shape region query size = 553860.
[INFO DRT-0033] metal2 shape region query size = 369240.
[INFO DRT-0033] via2 shape region query size = 553860.
[INFO DRT-0033] metal3 shape region query size = 369240.
[INFO DRT-0033] via3 shape region query size = 553860.
[INFO DRT-0033] metal4 shape region query size = 202028.
[INFO DRT-0033] via4 shape region query size = 172720.
[INFO DRT-0033] metal5 shape region query size = 34744.
[INFO DRT-0033] via5 shape region query size = 172720.
[INFO DRT-0033] metal6 shape region query size = 34806.
[INFO DRT-0033] via6 shape region query size = 69088.
[INFO DRT-0033] metal7 shape region query size = 17526.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 483 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 125 unique inst patterns.
[INFO DRT-0084]   Complete 1716 groups.
#scanned instances     = 50056
#unique  instances     = 129
#stdCellGenAp          = 5323
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3573
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 7152
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:05, memory = 445.87 (MB), peak = 450.11 (MB)

[INFO DRT-0157] Number of guides:     27508

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1904 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1904 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 6969.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 7142.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 4758.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 1348.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 902.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 449.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 78.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 49.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 29.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 8991 vertical wires in 39 frboxes and 12736 horizontal wires in 39 frboxes.
[INFO DRT-0186] Done with 2452 vertical wires in 39 frboxes and 1961 horizontal wires in 39 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 513.25 (MB), peak = 513.25 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.37 (MB), peak = 741.37 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 916.37 (MB).
    Completing 20% with 216 violations.
    elapsed time = 00:00:08, memory = 1008.87 (MB).
    Completing 30% with 219 violations.
    elapsed time = 00:00:08, memory = 1009.00 (MB).
    Completing 40% with 262 violations.
    elapsed time = 00:00:10, memory = 1015.37 (MB).
    Completing 50% with 374 violations.
    elapsed time = 00:00:16, memory = 1031.50 (MB).
    Completing 60% with 374 violations.
    elapsed time = 00:00:16, memory = 1031.50 (MB).
    Completing 70% with 602 violations.
    elapsed time = 00:00:24, memory = 1053.00 (MB).
    Completing 80% with 602 violations.
    elapsed time = 00:00:25, memory = 1053.00 (MB).
    Completing 90% with 628 violations.
    elapsed time = 00:00:27, memory = 1057.87 (MB).
    Completing 100% with 763 violations.
    elapsed time = 00:00:32, memory = 1072.25 (MB).
[INFO DRT-0199]   Number of violations = 933.
Viol/Layer      metal1   via1 metal2   via2 metal3 metal4   via4 metal5   via5
Cut Spacing          0      1      0      7      0      0      6      0      2
Metal Spacing       11      0     54      0      5      2      0      0      0
Recheck              0      0    139      0     26      3      0      2      0
Short                0      0    551      0    117      6      0      1      0
[INFO DRT-0267] cpu time = 00:02:19, elapsed time = 00:00:32, memory = 1216.12 (MB), peak = 1216.12 (MB)
Total wire length = 723627 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 315366 um.
Total wire length on LAYER metal3 = 331391 um.
Total wire length on LAYER metal4 = 30269 um.
Total wire length on LAYER metal5 = 19882 um.
Total wire length on LAYER metal6 = 12104 um.
Total wire length on LAYER metal7 = 6390 um.
Total wire length on LAYER metal8 = 1008 um.
Total wire length on LAYER metal9 = 7155 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19648.
Up-via summary (total 19648):

----------------
 active        0
 metal1     7153
 metal2     8994
 metal3     1757
 metal4     1011
 metal5      549
 metal6       96
 metal7       43
 metal8       43
 metal9        2
----------------
           19648


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 933 violations.
    elapsed time = 00:00:00, memory = 1216.12 (MB).
    Completing 20% with 884 violations.
    elapsed time = 00:00:06, memory = 1231.62 (MB).
    Completing 30% with 880 violations.
    elapsed time = 00:00:07, memory = 1231.62 (MB).
    Completing 40% with 821 violations.
    elapsed time = 00:00:10, memory = 1231.62 (MB).
    Completing 50% with 743 violations.
    elapsed time = 00:00:14, memory = 1238.50 (MB).
    Completing 60% with 743 violations.
    elapsed time = 00:00:14, memory = 1238.50 (MB).
    Completing 70% with 587 violations.
    elapsed time = 00:00:23, memory = 1264.50 (MB).
    Completing 80% with 584 violations.
    elapsed time = 00:00:24, memory = 1264.50 (MB).
    Completing 90% with 512 violations.
    elapsed time = 00:00:26, memory = 1264.50 (MB).
    Completing 100% with 456 violations.
    elapsed time = 00:00:31, memory = 1264.50 (MB).
[INFO DRT-0199]   Number of violations = 456.
Viol/Layer      metal2   via2 metal3 metal4   via4 metal5
Cut Spacing          0      5      0      0      1      0
Metal Spacing       54      0      4      0      0      0
Short              308      0     81      2      0      1
[INFO DRT-0267] cpu time = 00:02:30, elapsed time = 00:00:31, memory = 1270.50 (MB), peak = 1270.50 (MB)
Total wire length = 723396 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 315175 um.
Total wire length on LAYER metal3 = 331367 um.
Total wire length on LAYER metal4 = 30329 um.
Total wire length on LAYER metal5 = 19843 um.
Total wire length on LAYER metal6 = 12086 um.
Total wire length on LAYER metal7 = 6372 um.
Total wire length on LAYER metal8 = 1005 um.
Total wire length on LAYER metal9 = 7156 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19744.
Up-via summary (total 19744):

----------------
 active        0
 metal1     7152
 metal2     9083
 metal3     1791
 metal4      999
 metal5      541
 metal6       90
 metal7       43
 metal8       43
 metal9        2
----------------
           19744


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 456 violations.
    elapsed time = 00:00:00, memory = 1270.50 (MB).
    Completing 20% with 490 violations.
    elapsed time = 00:00:05, memory = 1283.87 (MB).
    Completing 30% with 490 violations.
    elapsed time = 00:00:05, memory = 1283.87 (MB).
    Completing 40% with 487 violations.
    elapsed time = 00:00:05, memory = 1283.87 (MB).
    Completing 50% with 476 violations.
    elapsed time = 00:00:07, memory = 1290.25 (MB).
    Completing 60% with 476 violations.
    elapsed time = 00:00:07, memory = 1290.25 (MB).
    Completing 70% with 485 violations.
    elapsed time = 00:00:12, memory = 1131.62 (MB).
    Completing 80% with 485 violations.
    elapsed time = 00:00:12, memory = 1131.62 (MB).
    Completing 90% with 488 violations.
    elapsed time = 00:00:13, memory = 1131.62 (MB).
    Completing 100% with 494 violations.
    elapsed time = 00:00:15, memory = 1142.50 (MB).
[INFO DRT-0199]   Number of violations = 494.
Viol/Layer        via1 metal2   via2 metal3 metal4
Cut Spacing          1      0      2      0      0
Metal Spacing        0     60      0      3      0
Short                0    349      0     78      1
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:16, memory = 1300.12 (MB), peak = 1300.12 (MB)
Total wire length = 723392 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 315213 um.
Total wire length on LAYER metal3 = 331349 um.
Total wire length on LAYER metal4 = 30332 um.
Total wire length on LAYER metal5 = 19846 um.
Total wire length on LAYER metal6 = 12086 um.
Total wire length on LAYER metal7 = 6343 um.
Total wire length on LAYER metal8 = 1008 um.
Total wire length on LAYER metal9 = 7152 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19585.
Up-via summary (total 19585):

----------------
 active        0
 metal1     7152
 metal2     8988
 metal3     1758
 metal4      986
 metal5      529
 metal6       84
 metal7       43
 metal8       43
 metal9        2
----------------
           19585


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 494 violations.
    elapsed time = 00:00:00, memory = 1300.12 (MB).
    Completing 20% with 401 violations.
    elapsed time = 00:00:01, memory = 1306.50 (MB).
    Completing 30% with 401 violations.
    elapsed time = 00:00:01, memory = 1306.50 (MB).
    Completing 40% with 388 violations.
    elapsed time = 00:00:01, memory = 1306.50 (MB).
    Completing 50% with 331 violations.
    elapsed time = 00:00:03, memory = 1312.37 (MB).
    Completing 60% with 331 violations.
    elapsed time = 00:00:03, memory = 1312.37 (MB).
    Completing 70% with 165 violations.
    elapsed time = 00:00:07, memory = 1312.37 (MB).
    Completing 80% with 165 violations.
    elapsed time = 00:00:07, memory = 1312.37 (MB).
    Completing 90% with 160 violations.
    elapsed time = 00:00:09, memory = 1312.37 (MB).
    Completing 100% with 74 violations.
    elapsed time = 00:00:11, memory = 1312.37 (MB).
[INFO DRT-0199]   Number of violations = 74.
Viol/Layer      metal2 metal3
Metal Spacing       14      5
Short               44     11
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:11, memory = 1154.85 (MB), peak = 1312.37 (MB)
Total wire length = 723391 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 314836 um.
Total wire length on LAYER metal3 = 331302 um.
Total wire length on LAYER metal4 = 30634 um.
Total wire length on LAYER metal5 = 19932 um.
Total wire length on LAYER metal6 = 12119 um.
Total wire length on LAYER metal7 = 6343 um.
Total wire length on LAYER metal8 = 1008 um.
Total wire length on LAYER metal9 = 7155 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19853.
Up-via summary (total 19853):

----------------
 active        0
 metal1     7152
 metal2     9039
 metal3     1912
 metal4     1036
 metal5      542
 metal6       84
 metal7       43
 metal8       43
 metal9        2
----------------
           19853


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 74 violations.
    elapsed time = 00:00:00, memory = 1154.85 (MB).
    Completing 20% with 74 violations.
    elapsed time = 00:00:00, memory = 1154.85 (MB).
    Completing 30% with 74 violations.
    elapsed time = 00:00:00, memory = 1154.85 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:00, memory = 1154.85 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:00, memory = 1154.85 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:00, memory = 1154.85 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:03, memory = 1154.85 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:03, memory = 1154.85 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:03, memory = 1154.85 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:03, memory = 1154.85 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer      metal2
Short                4
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1312.35 (MB), peak = 1312.37 (MB)
Total wire length = 723401 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 314839 um.
Total wire length on LAYER metal3 = 331305 um.
Total wire length on LAYER metal4 = 30632 um.
Total wire length on LAYER metal5 = 19936 um.
Total wire length on LAYER metal6 = 12120 um.
Total wire length on LAYER metal7 = 6343 um.
Total wire length on LAYER metal8 = 1008 um.
Total wire length on LAYER metal9 = 7155 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19870.
Up-via summary (total 19870):

----------------
 active        0
 metal1     7152
 metal2     9062
 metal3     1910
 metal4     1036
 metal5      538
 metal6       84
 metal7       43
 metal8       43
 metal9        2
----------------
           19870


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1312.35 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1227.37 (MB), peak = 1312.37 (MB)
Total wire length = 723401 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 314824 um.
Total wire length on LAYER metal3 = 331304 um.
Total wire length on LAYER metal4 = 30648 um.
Total wire length on LAYER metal5 = 19936 um.
Total wire length on LAYER metal6 = 12120 um.
Total wire length on LAYER metal7 = 6343 um.
Total wire length on LAYER metal8 = 1008 um.
Total wire length on LAYER metal9 = 7155 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19871.
Up-via summary (total 19871):

----------------
 active        0
 metal1     7152
 metal2     9057
 metal3     1916
 metal4     1036
 metal5      538
 metal6       84
 metal7       43
 metal8       43
 metal9        2
----------------
           19871


[INFO DRT-0198] Complete detail routing.
Total wire length = 723401 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 314824 um.
Total wire length on LAYER metal3 = 331304 um.
Total wire length on LAYER metal4 = 30648 um.
Total wire length on LAYER metal5 = 19936 um.
Total wire length on LAYER metal6 = 12120 um.
Total wire length on LAYER metal7 = 6343 um.
Total wire length on LAYER metal8 = 1008 um.
Total wire length on LAYER metal9 = 7155 um.
Total wire length on LAYER metal10 = 59 um.
Total number of vias = 19871.
Up-via summary (total 19871):

----------------
 active        0
 metal1     7152
 metal2     9057
 metal3     1916
 metal4     1036
 metal5      538
 metal6       84
 metal7       43
 metal8       43
 metal9        2
----------------
           19871


[INFO DRT-0267] cpu time = 00:05:36, elapsed time = 00:01:36, memory = 1227.37 (MB), peak = 1312.37 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:48.02[h:]min:sec. CPU time: user 392.66 sys 1.27 (364%). Peak memory: 1343868KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[INFO DPL-0001] Placed 1808810 filler instances.
Elapsed time: 0:24.56[h:]min:sec. CPU time: user 19.90 sys 4.65 (99%). Peak memory: 8831008KB.
cp ./results/nangate45/riscv_v_bw_or/base/5_3_fillcell.odb ./results/nangate45/riscv_v_bw_or/base/5_route.odb
cp ./results/nangate45/riscv_v_bw_or/base/4_cts.sdc ./results/nangate45/riscv_v_bw_or/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/nangate45/riscv_v_bw_or/base/5_route.odb ./results/nangate45/riscv_v_bw_or/base/6_1_fill.odb
Elapsed time: 0:03.46[h:]min:sec. CPU time: user 2.74 sys 0.71 (100%). Peak memory: 964676KB.
cp ./results/nangate45/riscv_v_bw_or/base/5_route.sdc ./results/nangate45/riscv_v_bw_or/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_bw_or (max_merge_res 50.0) ...
[INFO RCX-0040] Final 13605 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_bw_or ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 4% of 22482 wires extracted
[INFO RCX-0442] 24% of 22482 wires extracted
[INFO RCX-0442] 32% of 22482 wires extracted
[INFO RCX-0442] 36% of 22482 wires extracted
[INFO RCX-0442] 46% of 22482 wires extracted
[INFO RCX-0442] 50% of 22482 wires extracted
[INFO RCX-0442] 56% of 22482 wires extracted
[INFO RCX-0442] 71% of 22482 wires extracted
[INFO RCX-0442] 86% of 22482 wires extracted
[INFO RCX-0442] 95% of 22482 wires extracted
[INFO RCX-0442] 100% of 22482 wires extracted
[INFO RCX-0045] Extract 2864 nets, 16419 rsegs, 16419 caps, 28478 ccs
[INFO RCX-0443] 2864 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 6.81e-06 V
Worstcase IR drop: 5.11e-04 V
Percentage drop  : 0.05 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 5.44e-04 V
Average voltage  : 7.93e-06 V
Average IR drop  : 7.93e-06 V
Worstcase IR drop: 5.44e-04 V
Percentage drop  : 0.05 %
######################################
Cell type report:                       Count       Area
  Fill cell                           1808810 14413673.90
  Tap cell                              47526   12641.92
  Timing Repair Buffer                   1434    8863.12
  Inverter                                155     278.24
  Multi-Input combinational cell          941    2300.90
  Total                               1858866 14437758.08
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 24084 u^2 0% utilization.
Elapsed time: 5:02.87[h:]min:sec. CPU time: user 297.95 sys 5.05 (100%). Peak memory: 6751696KB.
cp ./results/nangate45/riscv_v_bw_or/base/5_route.sdc ./results/nangate45/riscv_v_bw_or/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/riscv_v_bw_or/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/nangate45/riscv_v_bw_or/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/riscv_v_bw_or/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/*map</map-file>,g' ./objects/nangate45/riscv_v_bw_or/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_bw_or \
        -rd in_def=./results/nangate45/riscv_v_bw_or/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/riscv_v_bw_or/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/riscv_v_bw_or/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/riscv_v_bw_or/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'riscv_v_bw_or'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/riscv_v_bw_or/base/6_1_merged.gds'
Elapsed time: 0:23.79[h:]min:sec. CPU time: user 22.29 sys 1.50 (99%). Peak memory: 3719052KB.
cp results/nangate45/riscv_v_bw_or/base/6_1_merged.gds results/nangate45/riscv_v_bw_or/base/6_final.gds
./logs/nangate45/riscv_v_bw_or/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    2             38
1_1_yosys_canonicalize                       0             45
1_1_yosys_hier_report                        0             12
2_1_floorplan                                0            125
2_2_floorplan_io                             0            121
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          0            119
2_5_floorplan_tapcell                        0            138
2_6_floorplan_pdn                            4            211
3_1_place_gp_skip_io                      4059           3482
3_2_place_iop                                1            193
3_3_place_gp                              2633           6267
3_4_place_resized                            2            323
3_5_place_dp                                19           7770
4_1_cts                                     19           7866
5_1_grt                                     43          10309
5_2_route                                  108           1312
5_3_fillcell                                24           8624
6_1_fill                                     3            942
6_1_merge                                   23           3631
6_report                                   302           6593
Total                                     7242          10309
