--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Programmer\bin\nt\trce.exe -ise
F:/PT8613/VHDL/PT8612 (1.1.1.3)/SDHD_module_v2.ise -intstyle ise -e 3 -s 6 -xml
HD_Gen_Module HD_Gen_Module.ncd -o HD_Gen_Module.twr HD_Gen_Module.pcf -ucf
HD_Gen_Module.ucf

Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,package,speed:     xc2vp20,ff896,-6 (PRODUCTION 1.92 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_27_i = PERIOD TIMEGRP "clk_27_i" 27 MHz HIGH 50% INPUT_JITTER 1 ns;

 32651 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  11.248ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 929 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.336ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 42411 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.641ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2cycle = MAXDELAY FROM TIMEGRP "double_cycle" TO TIMEGRP "double_cycle"
        TS_brefclk_p_i / 2;

 247040 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  13.137ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.137|         |         |         |
brefclk2_p_i   |   13.137|         |         |         |
brefclk_n_i    |   13.137|         |         |         |
brefclk_p_i    |   13.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.137|         |         |         |
brefclk2_p_i   |   13.137|         |         |         |
brefclk_n_i    |   13.137|         |         |         |
brefclk_p_i    |   13.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.137|         |         |         |
brefclk2_p_i   |   13.137|         |         |         |
brefclk_n_i    |   13.137|         |         |         |
brefclk_p_i    |   13.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.137|         |         |         |
brefclk2_p_i   |   13.137|         |         |         |
brefclk_n_i    |   13.137|         |         |         |
brefclk_p_i    |   13.137|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_27_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27_i       |   11.248|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 323031 paths, 0 nets, and 68176 connections

Design statistics:
   Minimum period:  13.137ns   (Maximum frequency:  76.121MHz)
   Maximum path delay from/to any node:  13.137ns


Analysis completed Wed Jun 27 14:03:47 2007
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 439 MB



