module sdram_ctrl(
    input clock, 
    input [1:0] key,
    output [7:0] led
);

reg [1:0] key_reg;
reg [7:0] address=0;
wire [7:0] data;

always @(posedge clock) begin
    key_reg <=key;
    if(key_reg[0]==1 & key[0]==0) begin
        address = address +1;
    end

    if(key_reg[1]==1 & key[1]==0) begin
        address = address -1;
    end

    assign led = data;
end
endmodule