{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@90:100@HdlIdDef", "  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;\n  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n  reg             up_load_config = 1'b0;\n  reg             up_reset;\n"], "Clone Blocks": [["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@92:102", "  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n  reg             up_load_config = 1'b0;\n  reg             up_reset;\n\n  always @(posedge up_clk) begin\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@88:98", "  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;\n  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;\n  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;\n  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@87:97", "  reg     [31:0]  up_pwm_width_0 = PULSE_0_WIDTH;\n  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;\n  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;\n  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;\n  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@86:96", "  reg     [31:0]  up_scratch = 'd0;\n  reg     [31:0]  up_pwm_width_0 = PULSE_0_WIDTH;\n  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;\n  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;\n  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;\n  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@93:103", "  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n  reg             up_load_config = 1'b0;\n  reg             up_reset;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@91:101", "  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n  reg             up_load_config = 1'b0;\n  reg             up_reset;\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@89:99", "  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;\n  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;\n  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;\n  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n  reg             up_load_config = 1'b0;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@85:95", "\n  reg     [31:0]  up_scratch = 'd0;\n  reg     [31:0]  up_pwm_width_0 = PULSE_0_WIDTH;\n  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;\n  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;\n  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;\n  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;\n  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;\n  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;\n  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;\n  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n"]], "Diff Content": {"Delete": [[95, "  reg     [31:0]  up_pwm_offset_0 = 32'd0;\n"]], "Add": [[95, "  reg     [31:0]  up_pwm_offset_0 = PULSE_0_OFFSET;\n"]]}}