verilog xil_defaultlib --include "../../../../CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/0eaf/hdl" --include "../../../../CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../CONV_ULTRA.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0" --include "../../../../CONV_ULTRA.srcs/sources_1/bd/design_2/ipshared/4fba" \
"../../../bd/design_2/ip/design_2_Rst_0/sim/design_2_Rst_0.v" \
"../../../bd/design_2/ip/design_2_bufferInput_0/sim/design_2_bufferInput_0.v" \
"../../../bd/design_2/ip/design_2_cStart_0/sim/design_2_cStart_0.v" \
"../../../bd/design_2/ip/design_2_io_clk_0/sim/design_2_io_clk_0.v" \
"../../../bd/design_2/ip/design_2_newline_0/sim/design_2_newline_0.v" \
"../../../bd/design_2/ip/design_2_rd_0/sim/design_2_rd_0.v" \
"../../../bd/design_2/ip/design_2_wr_0/sim/design_2_wr_0.v" \
"../../../bd/design_2/ip/design_2_xlconcat_0_0/sim/design_2_xlconcat_0_0.v" \
"../../../bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/sim/design_2_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
