TimeQuest Timing Analyzer report for DE2_BaseProject
Sat Dec 07 22:31:24 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock100'
 13. Slow Model Setup: 'clock27'
 14. Slow Model Hold: 'clock100'
 15. Slow Model Hold: 'clock27'
 16. Slow Model Recovery: 'clock100'
 17. Slow Model Removal: 'clock100'
 18. Slow Model Minimum Pulse Width: 'clock100'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow Model Minimum Pulse Width: 'clock27'
 21. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'clock100'
 34. Fast Model Setup: 'clock27'
 35. Fast Model Hold: 'clock100'
 36. Fast Model Hold: 'clock27'
 37. Fast Model Recovery: 'clock100'
 38. Fast Model Removal: 'clock100'
 39. Fast Model Minimum Pulse Width: 'clock100'
 40. Fast Model Minimum Pulse Width: 'CLOCK_50'
 41. Fast Model Minimum Pulse Width: 'clock27'
 42. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; DE2_BaseProject                                     ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C35F672C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; final_fpga/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Dec 07 22:31:22 2013 ;
; final_fpga/synthesis/submodules/final_fpga_cpu.sdc          ; OK     ; Sat Dec 07 22:31:22 2013 ;
; DE2_BaseProject.out.sdc                                     ; OK     ; Sat Dec 07 22:31:22 2013 ;
+-------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                          ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source   ; Targets                              ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { altera_reserved_tck }              ;
; clock27             ; Base      ; 37.000  ; 27.03 MHz ; 0.000 ; 18.500 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { CLOCK_27 }                         ;
; clock100            ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { xpll|altpll_component|pll|clk[0] } ;
; CLOCK_50            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { CLOCK_50 }                         ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.32 MHz ; 103.32 MHz      ; clock100   ;      ;
; 148.63 MHz ; 148.63 MHz      ; clock27    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock100 ; 0.321  ; 0.000         ;
; clock27  ; 30.272 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 0.391 ; 0.000         ;
; clock27  ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 2.209 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 2.559 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock100            ; 2.873  ; 0.000         ;
; CLOCK_50            ; 10.000 ; 0.000         ;
; clock27             ; 16.120 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock100'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; -0.002     ; 9.713      ;
; 0.465 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; -0.002     ; 9.569      ;
; 0.517 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.008      ; 9.527      ;
; 0.533 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.008     ; 9.495      ;
; 0.677 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.008     ; 9.351      ;
; 0.690 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[1] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.001      ; 9.347      ;
; 0.729 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.002      ; 9.309      ;
; 0.784 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_or_div_done            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; -0.002     ; 9.250      ;
; 0.787 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.002      ; 9.251      ;
; 0.829 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[4]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.004      ; 9.211      ;
; 0.871 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[3]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.002      ; 9.167      ;
; 0.878 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 9.153      ;
; 0.899 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.008      ; 9.145      ;
; 0.902 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[1] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.005     ; 9.129      ;
; 0.922 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[0] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.001      ; 9.115      ;
; 0.923 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[4] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.001      ; 9.114      ;
; 0.924 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[4]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.002      ; 9.114      ;
; 0.931 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.002      ; 9.107      ;
; 0.933 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 9.098      ;
; 0.983 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_mul_lsw               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush         ; clock100     ; clock100    ; 10.000       ; 0.003      ; 9.056      ;
; 0.983 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.012      ; 9.065      ;
; 0.996 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_or_div_done            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.008     ; 9.032      ;
; 1.021 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 9.010      ;
; 1.041 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[4]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.002     ; 8.993      ;
; 1.057 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.974      ;
; 1.068 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[2] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.001      ; 8.969      ;
; 1.072 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[3] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.001      ; 8.965      ;
; 1.083 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[3]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.004     ; 8.949      ;
; 1.084 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[8] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.000      ; 8.952      ;
; 1.094 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_hazard_M              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; -0.002     ; 8.940      ;
; 1.111 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.002      ; 8.927      ;
; 1.112 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[19] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.919      ;
; 1.112 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.919      ;
; 1.113 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[3]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.918      ;
; 1.126 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.905      ;
; 1.127 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ctrl_shift_rot             ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush         ; clock100     ; clock100    ; 10.000       ; 0.003      ; 8.912      ;
; 1.134 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[0] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.897      ;
; 1.135 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[4] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.896      ;
; 1.136 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[4]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.004     ; 8.896      ;
; 1.141 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[4]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.890      ;
; 1.156 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[1] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.005      ; 8.885      ;
; 1.165 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[18] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.861      ;
; 1.167 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[19] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.864      ;
; 1.178 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[0]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; -0.004     ; 8.854      ;
; 1.179 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[5]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush         ; clock100     ; clock100    ; 10.000       ; 0.013      ; 8.870      ;
; 1.181 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.850      ;
; 1.200 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.831      ;
; 1.207 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[17] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.819      ;
; 1.208 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[6]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.006     ; 8.822      ;
; 1.209 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[6]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.002      ; 8.829      ;
; 1.218 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.002      ; 8.820      ;
; 1.220 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[18] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.806      ;
; 1.230 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[1]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.002      ; 8.808      ;
; 1.244 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[3]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.008      ; 8.800      ;
; 1.244 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[5]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.787      ;
; 1.250 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_or_div_done            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.002      ; 8.788      ;
; 1.255 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[19] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.776      ;
; 1.262 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[17] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.764      ;
; 1.269 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.762      ;
; 1.271 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[16] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.755      ;
; 1.280 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[2] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.751      ;
; 1.281 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[7]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[20] ; clock100     ; clock100    ; 10.000       ; -0.006     ; 8.749      ;
; 1.284 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[3] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.747      ;
; 1.292 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[3]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.739      ;
; 1.295 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[4]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.008      ; 8.749      ;
; 1.296 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[8] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.006     ; 8.734      ;
; 1.306 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_hazard_M              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.008     ; 8.722      ;
; 1.308 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[18] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.718      ;
; 1.320 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[4]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.711      ;
; 1.326 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[16] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.700      ;
; 1.328 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[0]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[12] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.698      ;
; 1.337 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[3]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.006      ; 8.705      ;
; 1.347 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[3]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[19] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.684      ;
; 1.350 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[17] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.676      ;
; 1.352 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[1] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush         ; clock100     ; clock100    ; 10.000       ; 0.006      ; 8.690      ;
; 1.355 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[0]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; 0.001      ; 8.682      ;
; 1.361 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[3]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.670      ;
; 1.365 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.012      ; 8.683      ;
; 1.374 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_src2_choose_imm       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_ienable_reg_irq0   ; clock100     ; clock100    ; 10.000       ; -0.002     ; 8.660      ;
; 1.375 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[4]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[19] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.656      ;
; 1.383 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[12] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.643      ;
; 1.387 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[6]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.006     ; 8.643      ;
; 1.388 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[0] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.005      ; 8.653      ;
; 1.389 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[4] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.005      ; 8.652      ;
; 1.389 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[4]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[21] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.642      ;
; 1.390 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[0]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.636      ;
; 1.390 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[4]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_estatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.006      ; 8.652      ;
; 1.400 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[3]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[18] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.626      ;
; 1.414 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[2]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[16] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.612      ;
; 1.421 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[6]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.004     ; 8.611      ;
; 1.423 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[5]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[22] ; clock100     ; clock100    ; 10.000       ; -0.005     ; 8.608      ;
; 1.428 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[4]               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[24]    ; clock100     ; clock100    ; 10.000       ; 0.015      ; 8.623      ;
; 1.428 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[4]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[18] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.598      ;
; 1.430 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[2]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.004     ; 8.602      ;
; 1.442 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_result[1]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; -0.004     ; 8.590      ;
; 1.442 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[6]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[19] ; clock100     ; clock100    ; 10.000       ; -0.006     ; 8.588      ;
; 1.442 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[3]           ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[17] ; clock100     ; clock100    ; 10.000       ; -0.010     ; 8.584      ;
; 1.446 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_or_div_done            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush         ; clock100     ; clock100    ; 10.000       ; 0.003      ; 8.593      ;
; 1.450 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_tag[4]               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[18]    ; clock100     ; clock100    ; 10.000       ; 0.013      ; 8.599      ;
; 1.456 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_alu_result[3]              ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_bstatus_reg_pie    ; clock100     ; clock100    ; 10.000       ; 0.002      ; 8.582      ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock27'                                                                                                  ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 30.272 ; vga:xvga|vcounter[5]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.760      ;
; 30.353 ; vga:xvga|vcounter[9]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.679      ;
; 30.455 ; vga:xvga|hcounter[0]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.565      ;
; 30.494 ; vga:xvga|vcounter[8]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.538      ;
; 30.635 ; vga:xvga|hcounter[7]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.385      ;
; 30.653 ; vga:xvga|hcounter[0]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.367      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.743 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.281      ;
; 30.777 ; vga:xvga|hcounter[6]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.243      ;
; 30.791 ; vga:xvga|vcounter[0]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.241      ;
; 30.833 ; vga:xvga|hcounter[7]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.187      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.923 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 6.101      ;
; 30.949 ; vga:xvga|hcounter[2]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.071      ;
; 30.952 ; vga:xvga|vcounter[5]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.080      ;
; 30.959 ; vga:xvga|vcounter[10] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.073      ;
; 30.962 ; vga:xvga|vcounter[1]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 6.070      ;
; 30.975 ; vga:xvga|hcounter[6]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 6.045      ;
; 31.033 ; vga:xvga|vcounter[9]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.999      ;
; 31.051 ; vga:xvga|vcounter[7]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.981      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.959      ;
; 31.065 ; vga:xvga|vcounter[6]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.967      ;
; 31.127 ; vga:xvga|vcounter[4]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.905      ;
; 31.143 ; vga:xvga|vcounter[1]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.889      ;
; 31.147 ; vga:xvga|hcounter[2]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 5.873      ;
; 31.152 ; vga:xvga|vcounter[2]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.880      ;
; 31.174 ; vga:xvga|vcounter[8]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.858      ;
; 31.185 ; vga:xvga|vcounter[14] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.004     ; 5.847      ;
; 31.205 ; vga:xvga|hcounter[8]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 5.815      ;
; 31.224 ; vga:xvga|hcounter[3]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 5.796      ;
; 31.235 ; vga:xvga|hcounter[1]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.016     ; 5.785      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.237 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.012     ; 5.787      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
; 31.251 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 5.785      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[0]                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[0]                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[1]                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[1]                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[2]                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[2]                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[0]                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[0]                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[1]                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[1]                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_stall                                                                                                                                                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_stall                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][94]      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][94]      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                          ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                  ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                          ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                       ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]            ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                       ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]            ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|i_read                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|i_read                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                           ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]        ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                    ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                        ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                  ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                  ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.657      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock27'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|vsyncN                                                                         ; vga:xvga|vsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|vvalid                                                                         ; vga:xvga|vvalid                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga:xvga|lineOddEven_sig                                                                ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.784      ;
; 0.522 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.788      ;
; 0.527 ; vga:xvga|vvalid                                                                         ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone1                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; vga:xvga|vcounter[15]                                                                   ; vga:xvga|vcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vga:xvga|vsync_1p                                                                       ; vga:xvga|set_SOF                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vga:xvga|hcounter[15]                                                                   ; vga:xvga|hcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsync_1p                                                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; vga:xvga|set_SOL                                                                        ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; vga:xvga|set_SOL                                                                        ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; vga:xvga|set_SOF                                                                        ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_gclk                                     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.807      ;
; 0.552 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.819      ;
; 0.555 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.821      ;
; 0.653 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock27      ; clock27     ; 0.000        ; 0.087      ; 0.974      ;
; 0.654 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.920      ;
; 0.657 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; vga:xvga|hsync_1p                                                                       ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ; clock27      ; clock27     ; 0.000        ; 0.087      ; 0.981      ;
; 0.730 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.996      ;
; 0.773 ; vga:xvga|first_line_rst                                                                 ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.039      ;
; 0.778 ; vga:xvga|hsyncN                                                                         ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.044      ;
; 0.795 ; vga:xvga|hcounter[0]                                                                    ; vga:xvga|hcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vga:xvga|vcounter[0]                                                                    ; vga:xvga|vcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.061      ;
; 0.802 ; vga:xvga|rdaddress[8]                                                                   ; vga:xvga|rdaddress[8]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; vga:xvga|first_line                                                                     ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; vga:xvga|hcounter[1]                                                                    ; vga:xvga|hcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vga:xvga|vcounter[1]                                                                    ; vga:xvga|vcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga:xvga|hcounter[2]                                                                    ; vga:xvga|hcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[4]                                                                    ; vga:xvga|hcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[7]                                                                    ; vga:xvga|hcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[9]                                                                    ; vga:xvga|hcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[13]                                                                   ; vga:xvga|hcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[4]                                                                    ; vga:xvga|vcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[7]                                                                    ; vga:xvga|vcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[9]                                                                    ; vga:xvga|vcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[11]                                                                   ; vga:xvga|vcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[13]                                                                   ; vga:xvga|vcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|vcounter[14]                                                                   ; vga:xvga|vcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga:xvga|hcounter[14]                                                                   ; vga:xvga|hcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; vga:xvga|rdaddress[1]                                                                   ; vga:xvga|rdaddress[1]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; vga:xvga|rdaddress[6]                                                                   ; vga:xvga|rdaddress[6]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; vga:xvga|hcounter[11]                                                                   ; vga:xvga|hcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int           ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; vga:xvga|vcounter[2]                                                                    ; vga:xvga|vcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; vga:xvga|rdaddress[4]                                                                   ; vga:xvga|rdaddress[4]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.081      ;
; 0.819 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[0]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.086      ;
; 0.823 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.089      ;
; 0.825 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|last_av                                        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.091      ;
; 0.837 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; vga:xvga|hcounter[3]                                                                    ; vga:xvga|hcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|hcounter[8]                                                                    ; vga:xvga|hcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|hcounter[10]                                                                   ; vga:xvga|hcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|hcounter[12]                                                                   ; vga:xvga|hcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|vcounter[3]                                                                    ; vga:xvga|vcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|vcounter[8]                                                                    ; vga:xvga|vcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|vcounter[10]                                                                   ; vga:xvga|vcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|rdaddress[5]                                                                   ; vga:xvga|rdaddress[5]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|rdaddress[7]                                                                   ; vga:xvga|rdaddress[7]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga:xvga|rdaddress[9]                                                                   ; vga:xvga|rdaddress[9]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vga:xvga|hcounter[5]                                                                    ; vga:xvga|hcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|hcounter[6]                                                                    ; vga:xvga|hcounter[6]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|vcounter[5]                                                                    ; vga:xvga|vcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|vcounter[6]                                                                    ; vga:xvga|vcounter[6]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga:xvga|rdaddress[2]                                                                   ; vga:xvga|rdaddress[2]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[9]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[9]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[11]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[11]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf           ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[7]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[7]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; vga:xvga|vcounter[12]                                                                   ; vga:xvga|vcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; vga:xvga|rdaddress[0]                                                                   ; vga:xvga|rdaddress[0]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; vga:xvga|rdaddress[3]                                                                   ; vga:xvga|rdaddress[3]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 1.113      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.209 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 2.832      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.004     ; 2.822      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; -0.006     ; 2.820      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 2.210 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 2.829      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clock100     ; clock100    ; 10.000       ; 0.048      ; 3.455      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.546 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; clock100     ; clock100    ; 10.000       ; 0.046      ; 3.453      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[0]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[1]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[2]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[3]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[4]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[5]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[6]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[7]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[8]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[9]                                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[10]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[11]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[12]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[13]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[14]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.734 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_src1[15]                                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 10.000       ; 0.045      ; 3.264      ;
; 6.743 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 10.000       ; -0.185     ; 2.996      ;
; 6.743 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 10.000       ; -0.185     ; 2.996      ;
; 6.743 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 10.000       ; -0.185     ; 2.996      ;
; 6.743 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 10.000       ; -0.185     ; 2.996      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.810      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.818      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; -0.007     ; 2.818      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]          ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]          ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]          ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]          ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full               ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[25]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[9]                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[18]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]            ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; -0.016     ; 2.809      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[26]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[10]                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[11]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[27]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[11]                                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]            ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]            ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; -0.002     ; 2.823      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.002     ; 2.823      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[22]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[6]                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[6]                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[21]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; -0.002     ; 2.823      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; -0.002     ; 2.823      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[23]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[7]                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.024     ; 2.801      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; -0.002     ; 2.823      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.036     ; 2.789      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[24]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[8]                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[8]                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|GSPDG_r                                                                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.009     ; 2.816      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|GSPDG_2r                                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.025     ; 2.800      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[20]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[4]                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.023     ; 2.802      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty              ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]          ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]          ; clock100     ; clock100    ; 0.000        ; -0.020     ; 2.805      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.021     ; 2.804      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.810      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.810      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.021     ; 2.804      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.810      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.810      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.015     ; 2.810      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[1]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[1]                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[11]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[12]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[13]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[14]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[14]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[15]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[15]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[16]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[16]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[17]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18]                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[18]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[18]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.013     ; 2.812      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[19]                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[19]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.008     ; 2.817      ;
; 2.559 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.014     ; 2.811      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock100'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock27'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.872 ; 1.872 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.868 ; 1.868 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.859 ; 1.859 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; 6.477 ; 6.477 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; 6.340 ; 6.340 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; 6.477 ; 6.477 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; 6.260 ; 6.260 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; 6.443 ; 6.443 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; 6.331 ; 6.331 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; 6.104 ; 6.104 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; 6.470 ; 6.470 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; 6.392 ; 6.392 ; Rise       ; clock27         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.695 ; -1.695 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.708 ; -1.708 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.738 ; -1.738 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.738 ; -1.738 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.710 ; -1.710 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.734 ; -1.734 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.704 ; -1.704 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.734 ; -1.734 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.734 ; -1.734 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.719 ; -1.719 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.719 ; -1.719 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.729 ; -1.729 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.729 ; -1.729 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.695 ; -1.695 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; -4.406 ; -4.406 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; -4.430 ; -4.430 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; -4.680 ; -4.680 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; -4.634 ; -4.634 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; -4.406 ; -4.406 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; -4.412 ; -4.412 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; -4.546 ; -4.546 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; -4.473 ; -4.473 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; -4.459 ; -4.459 ; Rise       ; clock27         ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.868  ; 0.868  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.868  ; 0.868  ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 6.160  ; 6.160  ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 6.090  ; 6.090  ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 6.160  ; 6.160  ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 5.267  ; 5.267  ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 4.871  ; 4.871  ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 4.855  ; 4.855  ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 6.998  ; 6.998  ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 6.998  ; 6.998  ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 6.699  ; 6.699  ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 6.842  ; 6.842  ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 6.984  ; 6.984  ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 6.461  ; 6.461  ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 6.964  ; 6.964  ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 6.447  ; 6.447  ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 6.714  ; 6.714  ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 6.711  ; 6.711  ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 6.545  ; 6.545  ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 6.270  ; 6.270  ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 6.544  ; 6.544  ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 6.707  ; 6.707  ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 5.943  ; 5.943  ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 6.711  ; 6.711  ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 6.207  ; 6.207  ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 6.230  ; 6.230  ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 6.832  ; 6.832  ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 6.832  ; 6.832  ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 6.483  ; 6.483  ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 6.530  ; 6.530  ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 6.716  ; 6.716  ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 5.966  ; 5.966  ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 6.477  ; 6.477  ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 5.728  ; 5.728  ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 10.262 ; 10.262 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.157  ; 5.157  ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 8.965  ; 8.965  ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 8.886  ; 8.886  ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.157  ; 5.157  ; Fall       ; clock27         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.868 ; 0.868 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627 ; 2.627 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.634 ; 2.634 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.634 ; 2.634 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.628 ; 2.628 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.653 ; 2.653 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.653 ; 2.653 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.663 ; 2.663 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.663 ; 2.663 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640 ; 2.640 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 4.855 ; 4.855 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 6.090 ; 6.090 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 6.160 ; 6.160 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 5.267 ; 5.267 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 4.871 ; 4.871 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 4.855 ; 4.855 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 6.998 ; 6.998 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 6.699 ; 6.699 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 6.984 ; 6.984 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 6.461 ; 6.461 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 6.964 ; 6.964 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 6.714 ; 6.714 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 5.943 ; 5.943 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 6.545 ; 6.545 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 6.270 ; 6.270 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 6.707 ; 6.707 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 5.943 ; 5.943 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 6.711 ; 6.711 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 6.207 ; 6.207 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 6.230 ; 6.230 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 5.728 ; 5.728 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 6.483 ; 6.483 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 6.530 ; 6.530 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 6.716 ; 6.716 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 5.966 ; 5.966 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 6.477 ; 6.477 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 5.728 ; 5.728 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 6.000 ; 6.000 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 9.471 ; 9.471 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.157 ; 5.157 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 8.965 ; 8.965 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 8.886 ; 8.886 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.157 ; 5.157 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 7.345 ;       ;       ; 7.345 ;
; SW[2]      ; VGA_B[3]    ; 7.349 ;       ;       ; 7.349 ;
; SW[2]      ; VGA_B[4]    ; 7.422 ;       ;       ; 7.422 ;
; SW[2]      ; VGA_B[5]    ; 7.392 ;       ;       ; 7.392 ;
; SW[2]      ; VGA_B[6]    ; 7.599 ;       ;       ; 7.599 ;
; SW[2]      ; VGA_B[7]    ; 7.603 ;       ;       ; 7.603 ;
; SW[2]      ; VGA_B[8]    ; 7.595 ;       ;       ; 7.595 ;
; SW[2]      ; VGA_B[9]    ; 7.593 ;       ;       ; 7.593 ;
; SW[2]      ; VGA_G[2]    ;       ; 6.924 ; 6.924 ;       ;
; SW[2]      ; VGA_G[3]    ; 6.920 ;       ;       ; 6.920 ;
; SW[2]      ; VGA_G[4]    ; 7.124 ;       ;       ; 7.124 ;
; SW[2]      ; VGA_G[5]    ;       ; 7.151 ; 7.151 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 7.113 ; 7.113 ;       ;
; SW[2]      ; VGA_G[7]    ; 7.350 ;       ;       ; 7.350 ;
; SW[2]      ; VGA_G[8]    ; 7.355 ;       ;       ; 7.355 ;
; SW[2]      ; VGA_G[9]    ;       ; 7.138 ; 7.138 ;       ;
; SW[2]      ; VGA_R[2]    ; 7.179 ;       ;       ; 7.179 ;
; SW[2]      ; VGA_R[3]    ; 7.133 ;       ;       ; 7.133 ;
; SW[2]      ; VGA_R[4]    ; 7.110 ;       ;       ; 7.110 ;
; SW[2]      ; VGA_R[5]    ; 7.124 ;       ;       ; 7.124 ;
; SW[2]      ; VGA_R[6]    ; 7.104 ;       ;       ; 7.104 ;
; SW[2]      ; VGA_R[7]    ; 7.116 ;       ;       ; 7.116 ;
; SW[2]      ; VGA_R[8]    ; 6.876 ;       ;       ; 6.876 ;
; SW[2]      ; VGA_R[9]    ; 6.879 ;       ;       ; 6.879 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 7.345 ;       ;       ; 7.345 ;
; SW[2]      ; VGA_B[3]    ; 7.349 ;       ;       ; 7.349 ;
; SW[2]      ; VGA_B[4]    ; 7.422 ;       ;       ; 7.422 ;
; SW[2]      ; VGA_B[5]    ; 7.392 ;       ;       ; 7.392 ;
; SW[2]      ; VGA_B[6]    ; 7.599 ;       ;       ; 7.599 ;
; SW[2]      ; VGA_B[7]    ; 7.603 ;       ;       ; 7.603 ;
; SW[2]      ; VGA_B[8]    ; 7.595 ;       ;       ; 7.595 ;
; SW[2]      ; VGA_B[9]    ; 7.593 ;       ;       ; 7.593 ;
; SW[2]      ; VGA_G[2]    ;       ; 6.924 ; 6.924 ;       ;
; SW[2]      ; VGA_G[3]    ; 6.920 ;       ;       ; 6.920 ;
; SW[2]      ; VGA_G[4]    ; 7.124 ;       ;       ; 7.124 ;
; SW[2]      ; VGA_G[5]    ;       ; 7.151 ; 7.151 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 7.113 ; 7.113 ;       ;
; SW[2]      ; VGA_G[7]    ; 7.350 ;       ;       ; 7.350 ;
; SW[2]      ; VGA_G[8]    ; 7.355 ;       ;       ; 7.355 ;
; SW[2]      ; VGA_G[9]    ;       ; 7.138 ; 7.138 ;       ;
; SW[2]      ; VGA_R[2]    ; 7.179 ;       ;       ; 7.179 ;
; SW[2]      ; VGA_R[3]    ; 7.133 ;       ;       ; 7.133 ;
; SW[2]      ; VGA_R[4]    ; 7.110 ;       ;       ; 7.110 ;
; SW[2]      ; VGA_R[5]    ; 7.124 ;       ;       ; 7.124 ;
; SW[2]      ; VGA_R[6]    ; 7.104 ;       ;       ; 7.104 ;
; SW[2]      ; VGA_R[7]    ; 7.116 ;       ;       ; 7.116 ;
; SW[2]      ; VGA_R[8]    ; 6.876 ;       ;       ; 6.876 ;
; SW[2]      ; VGA_R[9]    ; 6.879 ;       ;       ; 6.879 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock100 ; 3.459  ; 0.000         ;
; clock27  ; 33.928 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 0.215 ; 0.000         ;
; clock27  ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 3.336 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock100 ; 1.541 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock100            ; 2.873  ; 0.000         ;
; CLOCK_50            ; 10.000 ; 0.000         ;
; clock27             ; 16.120 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock100'                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.459 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[2]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.573      ;
; 3.492 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[24]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.541      ;
; 3.560 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[2]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.472      ;
; 3.604 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[14]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.428      ;
; 3.635 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[13]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.387      ;
; 3.664 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.358      ;
; 3.670 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[5]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.352      ;
; 3.685 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.337      ;
; 3.695 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[3]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.325      ;
; 3.701 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[24]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.332      ;
; 3.704 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[12]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.330      ;
; 3.704 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.330      ;
; 3.713 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[6]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.319      ;
; 3.728 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[10]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.304      ;
; 3.737 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[8]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.297      ;
; 3.750 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[5]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.272      ;
; 3.781 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[14]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.251      ;
; 3.788 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[23]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]  ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.231      ;
; 3.789 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[7]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.231      ;
; 3.795 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.227      ;
; 3.796 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]  ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.224      ;
; 3.799 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[23]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31] ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.220      ;
; 3.799 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[3]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.221      ;
; 3.803 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[5]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.219      ;
; 3.803 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.217      ;
; 3.807 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[6]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.225      ;
; 3.807 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[9]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.215      ;
; 3.812 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.222      ;
; 3.815 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.205      ;
; 3.816 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]  ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.218      ;
; 3.818 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.216      ;
; 3.820 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[30]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.211      ;
; 3.822 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[10]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.210      ;
; 3.825 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[4]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.209      ;
; 3.832 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]  ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.202      ;
; 3.833 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[24]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.200      ;
; 3.837 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.184      ;
; 3.842 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[1]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.180      ;
; 3.843 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[9]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.179      ;
; 3.844 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[17]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.177      ;
; 3.847 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[29]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.174      ;
; 3.848 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.174      ;
; 3.850 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[8]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.184      ;
; 3.851 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[31]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.168      ;
; 3.860 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[1]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.162      ;
; 3.861 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[22]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.170      ;
; 3.861 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[0]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.172      ;
; 3.864 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[26]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.167      ;
; 3.865 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.157      ;
; 3.869 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[26]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.162      ;
; 3.871 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[22]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.160      ;
; 3.876 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.144      ;
; 3.877 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.143      ;
; 3.879 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.143      ;
; 3.879 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[1]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.143      ;
; 3.880 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.140      ;
; 3.883 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.138      ;
; 3.884 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[29]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]  ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.137      ;
; 3.888 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[2]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]  ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.144      ;
; 3.890 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[21]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.131      ;
; 3.890 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[17]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.131      ;
; 3.891 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[13]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.131      ;
; 3.893 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[2]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]  ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.139      ;
; 3.896 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[30]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]  ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.135      ;
; 3.899 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]  ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.121      ;
; 3.899 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[15]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.121      ;
; 3.905 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]  ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.129      ;
; 3.907 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.127      ;
; 3.907 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.127      ;
; 3.907 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[15]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.113      ;
; 3.908 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[19]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31] ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.111      ;
; 3.911 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.109      ;
; 3.913 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[1]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.109      ;
; 3.913 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[17]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.108      ;
; 3.914 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[12]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24] ; clock100     ; clock100    ; 5.000        ; 0.002      ; 1.120      ;
; 3.916 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[20]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.117      ;
; 3.931 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.091      ;
; 3.937 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[11]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.083      ;
; 3.941 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[13]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.081      ;
; 3.944 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.078      ;
; 3.948 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[0]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.085      ;
; 3.951 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[24]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24] ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.082      ;
; 3.954 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[31]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]  ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.065      ;
; 3.959 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[27]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]  ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.060      ;
; 3.963 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[17]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.058      ;
; 3.963 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[25]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; -0.011     ; 1.058      ;
; 3.968 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.064      ;
; 3.976 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[2]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18] ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.056      ;
; 3.987 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[18]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.044      ;
; 3.990 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[18]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; clock100     ; clock100    ; 5.000        ; -0.001     ; 1.041      ;
; 3.994 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M2_rot[14]       ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.038      ;
; 3.995 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30] ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M2_rot[30]       ; clock100     ; clock100    ; 5.000        ; 0.000      ; 1.037      ;
; 4.003 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[7]   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15] ; clock100     ; clock100    ; 5.000        ; -0.012     ; 1.017      ;
; 4.006 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[28]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.027      ;
; 4.008 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[28]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.025      ;
; 4.008 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[19]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27] ; clock100     ; clock100    ; 5.000        ; -0.013     ; 1.011      ;
; 4.012 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_step1[20]  ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]  ; clock100     ; clock100    ; 5.000        ; 0.001      ; 1.021      ;
; 4.013 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.009      ;
; 4.013 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25] ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.009      ;
; 4.013 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_rot_rn[3]      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]  ; clock100     ; clock100    ; 5.000        ; -0.010     ; 1.009      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock27'                                                                                                  ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 33.928 ; vga:xvga|vcounter[5]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 3.099      ;
; 33.959 ; vga:xvga|hcounter[0]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 3.058      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.005 ; vga:xvga|hcounter[0]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 3.017      ;
; 34.006 ; vga:xvga|vcounter[9]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 3.021      ;
; 34.038 ; vga:xvga|hcounter[0]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.979      ;
; 34.091 ; vga:xvga|vcounter[8]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.936      ;
; 34.094 ; vga:xvga|hcounter[7]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.923      ;
; 34.100 ; vga:xvga|vcounter[0]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.927      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.140 ; vga:xvga|hcounter[7]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.882      ;
; 34.150 ; vga:xvga|hcounter[6]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.867      ;
; 34.173 ; vga:xvga|hcounter[7]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.844      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.196 ; vga:xvga|hcounter[6]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.826      ;
; 34.198 ; vga:xvga|vcounter[1]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.829      ;
; 34.217 ; vga:xvga|hcounter[2]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.800      ;
; 34.217 ; vga:xvga|vcounter[5]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.810      ;
; 34.229 ; vga:xvga|hcounter[6]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.788      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.263 ; vga:xvga|hcounter[2]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; -0.010     ; 2.759      ;
; 34.288 ; vga:xvga|vcounter[10] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.739      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[0]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[1]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[2]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[3]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[4]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[5]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[6]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[7]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[8]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[9]  ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[10] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[11] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[12] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[13] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[14] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[5]  ; vga:xvga|vcounter[15] ; clock27      ; clock27     ; 37.000       ; 0.000      ; 2.737      ;
; 34.295 ; vga:xvga|vcounter[9]  ; vga:xvga|vsyncN       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.732      ;
; 34.296 ; vga:xvga|hcounter[2]  ; vga:xvga|hvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.721      ;
; 34.299 ; vga:xvga|vcounter[6]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.728      ;
; 34.313 ; vga:xvga|vcounter[7]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.714      ;
; 34.332 ; vga:xvga|vcounter[14] ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.005     ; 2.695      ;
; 34.339 ; vga:xvga|hcounter[1]  ; vga:xvga|vvalid       ; clock27      ; clock27     ; 37.000       ; -0.015     ; 2.678      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|read                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_rd                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[0]                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[0]                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[1]                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[1]                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[2]                                                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_cnt[2]                                                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[0]                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[0]                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[1]                                                                                                                                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_cnt[1]                                                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_stall                                                                                                                                                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mul_stall                                                                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2] ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2] ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]     ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][94]      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][94]      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                          ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                    ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]      ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                  ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                          ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                       ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]            ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                       ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]            ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|i_read                                                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|i_read                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                            ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                           ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                        ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                              ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_flag                                                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|framedone                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|current_half                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                           ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr2[0]                                                                                                                                                                                                                           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                       ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                 ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                         ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]           ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]           ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]        ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][112]        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                             ; final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                   ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                    ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                    ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                               ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                          ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_begintransfer                                                                                                          ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                        ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                      ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                            ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|cur_raddrbuf                                                                                                                                                                                                                            ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state.LASTWRITE                                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                     ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_frame                                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                      ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|first_line                                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                  ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                  ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                  ; clock100     ; clock100    ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock27'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|vsyncN                                                                         ; vga:xvga|vsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|vvalid                                                                         ; vga:xvga|vvalid                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsyncN                                                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga:xvga|lineOddEven_sig                                                                ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[12]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; vga:xvga|vvalid                                                                         ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|wdone_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; vga:xvga|vcounter[15]                                                                   ; vga:xvga|vcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga:xvga|hcounter[15]                                                                   ; vga:xvga|hcounter[15]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone1                                         ; final_fpga:xfinal_fpga|grab_if:grab_if_0|rdone2                                                                                                                                               ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; vga:xvga|vsync_1p                                                                       ; vga:xvga|set_SOF                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; vga:xvga|set_SOL                                                                        ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; vga:xvga|set_SOL                                                                        ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; vga:xvga|hsyncN                                                                         ; vga:xvga|hsync_1p                                                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; vga:xvga|set_SOF                                                                        ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|gssht_gclk                                     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.404      ;
; 0.257 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVEWAIT                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.WAITING    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state.ACTIVE                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.411      ;
; 0.278 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.486      ;
; 0.281 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ; clock27      ; clock27     ; 0.000        ; 0.070      ; 0.489      ;
; 0.293 ; vga:xvga|hsync_1p                                                                       ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.445      ;
; 0.316 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.468      ;
; 0.320 ; vga:xvga|first_line                                                                     ; vga:xvga|first_line_rst                                                                                                                                                                       ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.472      ;
; 0.336 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|multiplegrab                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.488      ;
; 0.355 ; vga:xvga|hcounter[0]                                                                    ; vga:xvga|hcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga:xvga|vcounter[0]                                                                    ; vga:xvga|vcounter[0]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; vga:xvga|rdaddress[8]                                                                   ; vga:xvga|rdaddress[8]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga:xvga|hcounter[1]                                                                    ; vga:xvga|hcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga:xvga|vcounter[1]                                                                    ; vga:xvga|vcounter[1]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga:xvga|hcounter[2]                                                                    ; vga:xvga|hcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|hcounter[9]                                                                    ; vga:xvga|hcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|vcounter[9]                                                                    ; vga:xvga|vcounter[9]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|vcounter[11]                                                                   ; vga:xvga|vcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga:xvga|first_line_rst                                                                 ; vga:xvga|first_line                                                                                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga:xvga|hcounter[4]                                                                    ; vga:xvga|hcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|hcounter[7]                                                                    ; vga:xvga|hcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|hcounter[13]                                                                   ; vga:xvga|hcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[4]                                                                    ; vga:xvga|vcounter[4]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[7]                                                                    ; vga:xvga|vcounter[7]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[13]                                                                   ; vga:xvga|vcounter[13]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|vcounter[14]                                                                   ; vga:xvga|vcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|hcounter[14]                                                                   ; vga:xvga|hcounter[14]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga:xvga|rdaddress[6]                                                                   ; vga:xvga|rdaddress[6]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; vga:xvga|hcounter[11]                                                                   ; vga:xvga|hcounter[11]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga:xvga|vcounter[2]                                                                    ; vga:xvga|vcounter[2]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga:xvga|rdaddress[1]                                                                   ; vga:xvga|rdaddress[1]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga:xvga|first_line                                                                     ; vga:xvga|lineOddEven_sig                                                                                                                                                                      ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[4]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.574      ;
; 0.364 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[3]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.574      ;
; 0.364 ; vga:xvga|rdaddress[4]                                                                   ; vga:xvga|rdaddress[4]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[6]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|last_av                                        ; final_fpga:xfinal_fpga|grab_if:grab_if_0|y_toggle                                                                                                                                             ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]    ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[10]                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[6]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.578      ;
; 0.368 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int           ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[0]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[0]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[8]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[0]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.579      ;
; 0.369 ; vga:xvga|hsyncN                                                                         ; vga:xvga|set_SOL                                                                                                                                                                              ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga:xvga|hcounter[3]                                                                    ; vga:xvga|hcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|hcounter[8]                                                                    ; vga:xvga|hcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|hcounter[10]                                                                   ; vga:xvga|hcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[7]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.581      ;
; 0.371 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[1]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.581      ;
; 0.371 ; vga:xvga|vcounter[3]                                                                    ; vga:xvga|vcounter[3]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|vcounter[8]                                                                    ; vga:xvga|vcounter[8]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|vcounter[10]                                                                   ; vga:xvga|vcounter[10]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|rdaddress[5]                                                                   ; vga:xvga|rdaddress[5]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga:xvga|rdaddress[7]                                                                   ; vga:xvga|rdaddress[7]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga:xvga|hcounter[5]                                                                    ; vga:xvga|hcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|hcounter[6]                                                                    ; vga:xvga|hcounter[6]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|hcounter[12]                                                                   ; vga:xvga|hcounter[12]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[5]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.582      ;
; 0.372 ; vga:xvga|vcounter[5]                                                                    ; vga:xvga|vcounter[5]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|vcounter[6]                                                                    ; vga:xvga|vcounter[6]                                                                                                                                                                          ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|rdaddress[2]                                                                   ; vga:xvga|rdaddress[2]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga:xvga|rdaddress[9]                                                                   ; vga:xvga|rdaddress[9]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga:xvga|rdaddress[0]                                                                   ; vga:xvga|rdaddress[0]                                                                                                                                                                         ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]      ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[2]                               ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock27      ; clock27     ; 0.000        ; 0.072      ; 0.585      ;
; 0.375 ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[7]     ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[7]                                                                                                           ; clock27      ; clock27     ; 0.000        ; 0.000      ; 0.527      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock100'                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[5]                                        ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[25]                                       ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[11]                                       ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[1]                                        ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[17]                                       ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[21]                                       ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[19]                                       ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[3]                                        ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[29]                                       ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[13]                                       ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[23]                                       ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[27]                                       ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[9]                                        ; clock100     ; clock100    ; 5.000        ; -0.007     ; 1.689      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[7]                                        ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[31]                                       ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.336 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[15]                                       ; clock100     ; clock100    ; 5.000        ; -0.009     ; 1.687      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[18]                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[2]                                        ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[28]                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[12]                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[26]                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[10]                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[20]                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[4]                                        ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[22]                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[6]                                        ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[8]                                        ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[24]                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[0]                                        ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[16]                                       ; clock100     ; clock100    ; 5.000        ; 0.005      ; 1.700      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[30]                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 3.337 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|Mn_rot_step2[14]                                       ; clock100     ; clock100    ; 5.000        ; 0.003      ; 1.698      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; clock100     ; clock100    ; 10.000       ; -0.172     ; 1.790      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; clock100     ; clock100    ; 10.000       ; -0.172     ; 1.790      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; clock100     ; clock100    ; 10.000       ; -0.172     ; 1.790      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; clock100     ; clock100    ; 10.000       ; -0.181     ; 1.781      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; clock100     ; clock100    ; 10.000       ; -0.181     ; 1.781      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; clock100     ; clock100    ; 10.000       ; -0.181     ; 1.781      ;
; 8.003 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; clock100     ; clock100    ; 10.000       ; -0.181     ; 1.781      ;
; 8.020 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; clock100     ; clock100    ; 10.000       ; -0.137     ; 1.808      ;
; 8.020 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; clock100     ; clock100    ; 10.000       ; -0.137     ; 1.808      ;
; 8.020 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; clock100     ; clock100    ; 10.000       ; -0.137     ; 1.808      ;
; 8.020 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; clock100     ; clock100    ; 10.000       ; -0.137     ; 1.808      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.795      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.800      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.795      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.800      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.800      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; clock100     ; clock100    ; 10.000       ; -0.144     ; 1.800      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; clock100     ; clock100    ; 10.000       ; -0.140     ; 1.804      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.795      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; clock100     ; clock100    ; 10.000       ; -0.149     ; 1.795      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; clock100     ; clock100    ; 10.000       ; -0.140     ; 1.804      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; clock100     ; clock100    ; 10.000       ; -0.140     ; 1.804      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; clock100     ; clock100    ; 10.000       ; -0.140     ; 1.804      ;
; 8.021 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; clock100     ; clock100    ; 10.000       ; -0.134     ; 1.810      ;
; 8.022 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; clock100     ; clock100    ; 10.000       ; -0.155     ; 1.788      ;
; 8.022 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; clock100     ; clock100    ; 10.000       ; -0.155     ; 1.788      ;
; 8.022 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; clock100     ; clock100    ; 10.000       ; -0.155     ; 1.788      ;
; 8.022 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; clock100     ; clock100    ; 10.000       ; -0.155     ; 1.788      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; clock100     ; clock100    ; 10.000       ; -0.162     ; 1.780      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; clock100     ; clock100    ; 10.000       ; -0.162     ; 1.780      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; clock100     ; clock100    ; 10.000       ; -0.162     ; 1.780      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; clock100     ; clock100    ; 10.000       ; -0.171     ; 1.771      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; clock100     ; clock100    ; 10.000       ; -0.171     ; 1.771      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; clock100     ; clock100    ; 10.000       ; -0.171     ; 1.771      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; clock100     ; clock100    ; 10.000       ; -0.171     ; 1.771      ;
; 8.023 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; clock100     ; clock100    ; 10.000       ; -0.162     ; 1.780      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.793      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.798      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.793      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.798      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.798      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; clock100     ; clock100    ; 10.000       ; -0.136     ; 1.798      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; clock100     ; clock100    ; 10.000       ; -0.132     ; 1.802      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.793      ;
; 8.031 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; clock100     ; clock100    ; 10.000       ; -0.141     ; 1.793      ;
; 8.032 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; clock100     ; clock100    ; 10.000       ; -0.147     ; 1.786      ;
; 8.032 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; clock100     ; clock100    ; 10.000       ; -0.147     ; 1.786      ;
; 8.032 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; clock100     ; clock100    ; 10.000       ; -0.147     ; 1.786      ;
; 8.032 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; clock100     ; clock100    ; 10.000       ; -0.147     ; 1.786      ;
; 8.033 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; clock100     ; clock100    ; 10.000       ; -0.154     ; 1.778      ;
; 8.033 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; clock100     ; clock100    ; 10.000       ; -0.154     ; 1.778      ;
; 8.033 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|oe               ; clock100     ; clock100    ; 10.000       ; -0.154     ; 1.778      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.784      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; clock100     ; clock100    ; 10.000       ; -0.151     ; 1.779      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; clock100     ; clock100    ; 10.000       ; -0.151     ; 1.779      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.784      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.784      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; clock100     ; clock100    ; 10.000       ; -0.146     ; 1.784      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; clock100     ; clock100    ; 10.000       ; -0.142     ; 1.788      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; clock100     ; clock100    ; 10.000       ; -0.151     ; 1.779      ;
; 8.035 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; clock100     ; clock100    ; 10.000       ; -0.151     ; 1.779      ;
; 8.036 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.772      ;
; 8.036 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.772      ;
; 8.036 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.772      ;
; 8.036 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; clock100     ; clock100    ; 10.000       ; -0.157     ; 1.772      ;
; 8.037 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; clock100     ; clock100    ; 10.000       ; -0.164     ; 1.764      ;
; 8.037 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; clock100     ; clock100    ; 10.000       ; -0.164     ; 1.764      ;
; 8.037 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; clock100     ; clock100    ; 10.000       ; -0.164     ; 1.764      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock100'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[16]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[17]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[18]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[19]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[20]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[21]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[22]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[23]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[24]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[26]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[27]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[28]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[29]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[30]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[31]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|internal_counter[25]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.672      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[22]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[6]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[6]                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[21]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[23]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|GSPDG_r                                                                                                                                                                                                                                                               ; clock100     ; clock100    ; 0.000        ; -0.010     ; 1.683      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[20]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[4]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.671      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[11]                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.684      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[12]                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.684      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[13]                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.684      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[14]                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.684      ;
; 1.541 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[17]                                                                                                                                                                                                                   ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.684      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.019     ; 1.675      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.017     ; 1.677      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.018     ; 1.676      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.018     ; 1.676      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.018     ; 1.676      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                          ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                                                                                                                    ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.685      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                                                                                                       ; clock100     ; clock100    ; 0.000        ; -0.009     ; 1.685      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.672      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.672      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.672      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2] ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.672      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full      ; clock100     ; clock100    ; 0.000        ; -0.022     ; 1.672      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.026     ; 1.668      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[25]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[9]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.020     ; 1.674      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[9]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[18]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]   ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.018     ; 1.676      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.026     ; 1.668      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.026     ; 1.668      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[10]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.020     ; 1.674      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[26]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[10]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.026     ; 1.668      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[11]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[27]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[11]                                                                                                                                                                                                                                     ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]   ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.012     ; 1.682      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]   ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.012     ; 1.682      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.026     ; 1.668      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                        ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.012     ; 1.682      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[7]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.023     ; 1.671      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.003     ; 1.691      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.032     ; 1.662      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                         ; clock100     ; clock100    ; 0.000        ; -0.012     ; 1.682      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[24]                                                                                                                                                                                                                             ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|counter_snapshot[8]                                                                                                                                                                                                                              ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
; 1.542 ; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer|readdata[8]                                                                                                                                                                                                                                      ; clock100     ; clock100    ; 0.000        ; -0.021     ; 1.673      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock100'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a0~portb_re_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock100 ; Rise       ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ram_block1a28~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; xpll|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock27'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 16.120 ; 18.500       ; 2.380          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|av_int                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|field_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[0]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[10]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[1]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[2]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[3]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[4]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[5]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[6]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[7]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[8]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|pixcount[9]                                                                                                            ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM1                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.ARM2                                                                                                             ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.UPDATE                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state.WAITING                                                                                                          ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|curbuf                                                                                                                 ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|gspdg_int                                                                                                              ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[0]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[1]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[2]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[3]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; High Pulse Width ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
; 17.500 ; 18.500       ; 1.000          ; Low Pulse Width  ; clock27 ; Rise       ; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|linecount[4]                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.289 ; 1.289 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.259 ; 1.259 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.289 ; 1.289 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.289 ; 1.289 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.262 ; 1.262 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.256 ; 1.256 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.271 ; 1.271 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.271 ; 1.271 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; 3.355 ; 3.355 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; 3.282 ; 3.282 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; 3.346 ; 3.346 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; 3.232 ; 3.232 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; 3.303 ; 3.303 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; 3.265 ; 3.265 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; 3.141 ; 3.141 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; 3.355 ; 3.355 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; 3.289 ; 3.289 ; Rise       ; clock27         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.173 ; -1.173 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; -2.390 ; -2.390 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; -2.452 ; -2.452 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; -2.524 ; -2.524 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; -2.503 ; -2.503 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; -2.390 ; -2.390 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; -2.405 ; -2.405 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; -2.444 ; -2.444 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; -2.454 ; -2.454 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; -2.432 ; -2.432 ; Rise       ; clock27         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.225 ; 1.225 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.228 ; 1.228 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.258 ; 1.258 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.258 ; 1.258 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.251 ; 1.251 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.281 ; 1.281 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.276 ; 1.276 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.276 ; 1.276 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.286 ; 1.286 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.260 ; 1.260 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 2.667 ; 2.667 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 2.444 ; 2.444 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 3.531 ; 3.531 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 3.453 ; 3.453 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 3.316 ; 3.316 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 3.419 ; 3.419 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 3.531 ; 3.531 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 3.229 ; 3.229 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 3.353 ; 3.353 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 3.264 ; 3.264 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 3.132 ; 3.132 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 2.970 ; 2.970 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 3.317 ; 3.317 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 3.130 ; 3.130 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 3.231 ; 3.231 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 3.248 ; 3.248 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 3.395 ; 3.395 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 3.217 ; 3.217 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 3.016 ; 3.016 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 5.447 ; 5.447 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.793 ; 2.793 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 4.882 ; 4.882 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 4.827 ; 4.827 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.793 ; 2.793 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.225 ; 1.225 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.238 ; 1.238 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 2.444 ; 2.444 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 2.667 ; 2.667 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 2.444 ; 2.444 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 3.453 ; 3.453 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 3.316 ; 3.316 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 3.419 ; 3.419 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 3.531 ; 3.531 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 3.229 ; 3.229 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 3.353 ; 3.353 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 2.970 ; 2.970 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 3.264 ; 3.264 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 3.132 ; 3.132 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 2.970 ; 2.970 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 3.317 ; 3.317 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 3.130 ; 3.130 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 3.231 ; 3.231 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 3.248 ; 3.248 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 3.395 ; 3.395 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 3.217 ; 3.217 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 3.016 ; 3.016 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 5.145 ; 5.145 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.793 ; 2.793 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 4.882 ; 4.882 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 4.827 ; 4.827 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.793 ; 2.793 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 3.884 ;       ;       ; 3.884 ;
; SW[2]      ; VGA_B[3]    ; 3.888 ;       ;       ; 3.888 ;
; SW[2]      ; VGA_B[4]    ; 3.955 ;       ;       ; 3.955 ;
; SW[2]      ; VGA_B[5]    ; 3.939 ;       ;       ; 3.939 ;
; SW[2]      ; VGA_B[6]    ; 4.016 ;       ;       ; 4.016 ;
; SW[2]      ; VGA_B[7]    ; 4.020 ;       ;       ; 4.020 ;
; SW[2]      ; VGA_B[8]    ; 4.009 ;       ;       ; 4.009 ;
; SW[2]      ; VGA_B[9]    ; 4.009 ;       ;       ; 4.009 ;
; SW[2]      ; VGA_G[2]    ;       ; 3.692 ; 3.692 ;       ;
; SW[2]      ; VGA_G[3]    ; 3.704 ;       ;       ; 3.704 ;
; SW[2]      ; VGA_G[4]    ; 3.796 ;       ;       ; 3.796 ;
; SW[2]      ; VGA_G[5]    ;       ; 3.797 ; 3.797 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 3.758 ; 3.758 ;       ;
; SW[2]      ; VGA_G[7]    ; 3.890 ;       ;       ; 3.890 ;
; SW[2]      ; VGA_G[8]    ; 3.894 ;       ;       ; 3.894 ;
; SW[2]      ; VGA_G[9]    ;       ; 3.784 ; 3.784 ;       ;
; SW[2]      ; VGA_R[2]    ; 3.829 ;       ;       ; 3.829 ;
; SW[2]      ; VGA_R[3]    ; 3.803 ;       ;       ; 3.803 ;
; SW[2]      ; VGA_R[4]    ; 3.784 ;       ;       ; 3.784 ;
; SW[2]      ; VGA_R[5]    ; 3.803 ;       ;       ; 3.803 ;
; SW[2]      ; VGA_R[6]    ; 3.779 ;       ;       ; 3.779 ;
; SW[2]      ; VGA_R[7]    ; 3.790 ;       ;       ; 3.790 ;
; SW[2]      ; VGA_R[8]    ; 3.670 ;       ;       ; 3.670 ;
; SW[2]      ; VGA_R[9]    ; 3.672 ;       ;       ; 3.672 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 3.884 ;       ;       ; 3.884 ;
; SW[2]      ; VGA_B[3]    ; 3.888 ;       ;       ; 3.888 ;
; SW[2]      ; VGA_B[4]    ; 3.955 ;       ;       ; 3.955 ;
; SW[2]      ; VGA_B[5]    ; 3.939 ;       ;       ; 3.939 ;
; SW[2]      ; VGA_B[6]    ; 4.016 ;       ;       ; 4.016 ;
; SW[2]      ; VGA_B[7]    ; 4.020 ;       ;       ; 4.020 ;
; SW[2]      ; VGA_B[8]    ; 4.009 ;       ;       ; 4.009 ;
; SW[2]      ; VGA_B[9]    ; 4.009 ;       ;       ; 4.009 ;
; SW[2]      ; VGA_G[2]    ;       ; 3.692 ; 3.692 ;       ;
; SW[2]      ; VGA_G[3]    ; 3.704 ;       ;       ; 3.704 ;
; SW[2]      ; VGA_G[4]    ; 3.796 ;       ;       ; 3.796 ;
; SW[2]      ; VGA_G[5]    ;       ; 3.797 ; 3.797 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 3.758 ; 3.758 ;       ;
; SW[2]      ; VGA_G[7]    ; 3.890 ;       ;       ; 3.890 ;
; SW[2]      ; VGA_G[8]    ; 3.894 ;       ;       ; 3.894 ;
; SW[2]      ; VGA_G[9]    ;       ; 3.784 ; 3.784 ;       ;
; SW[2]      ; VGA_R[2]    ; 3.829 ;       ;       ; 3.829 ;
; SW[2]      ; VGA_R[3]    ; 3.803 ;       ;       ; 3.803 ;
; SW[2]      ; VGA_R[4]    ; 3.784 ;       ;       ; 3.784 ;
; SW[2]      ; VGA_R[5]    ; 3.803 ;       ;       ; 3.803 ;
; SW[2]      ; VGA_R[6]    ; 3.779 ;       ;       ; 3.779 ;
; SW[2]      ; VGA_R[7]    ; 3.790 ;       ;       ; 3.790 ;
; SW[2]      ; VGA_R[8]    ; 3.670 ;       ;       ; 3.670 ;
; SW[2]      ; VGA_R[9]    ; 3.672 ;       ;       ; 3.672 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.321  ; 0.215 ; 2.209    ; 1.541   ; 2.873               ;
;  CLOCK_50            ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clock100            ; 0.321  ; 0.215 ; 2.209    ; 1.541   ; 2.873               ;
;  clock27             ; 30.272 ; 0.215 ; N/A      ; N/A     ; 16.120              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock100            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock27             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.872 ; 1.872 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.874 ; 1.874 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.868 ; 1.868 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.898 ; 1.898 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.883 ; 1.883 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.893 ; 1.893 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.859 ; 1.859 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; 6.477 ; 6.477 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; 6.340 ; 6.340 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; 6.477 ; 6.477 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; 6.260 ; 6.260 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; 6.443 ; 6.443 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; 6.331 ; 6.331 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; 6.104 ; 6.104 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; 6.470 ; 6.470 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; 6.392 ; 6.392 ; Rise       ; clock27         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.173 ; -1.173 ; Rise       ; clock100        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; clock100        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.176 ; -1.176 ; Rise       ; clock100        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.170 ; -1.170 ; Rise       ; clock100        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.200 ; -1.200 ; Rise       ; clock100        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.185 ; -1.185 ; Rise       ; clock100        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; clock100        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.161 ; -1.161 ; Rise       ; clock100        ;
; TD_DATA[*]   ; clock27    ; -2.390 ; -2.390 ; Rise       ; clock27         ;
;  TD_DATA[0]  ; clock27    ; -2.452 ; -2.452 ; Rise       ; clock27         ;
;  TD_DATA[1]  ; clock27    ; -2.524 ; -2.524 ; Rise       ; clock27         ;
;  TD_DATA[2]  ; clock27    ; -2.503 ; -2.503 ; Rise       ; clock27         ;
;  TD_DATA[3]  ; clock27    ; -2.390 ; -2.390 ; Rise       ; clock27         ;
;  TD_DATA[4]  ; clock27    ; -2.405 ; -2.405 ; Rise       ; clock27         ;
;  TD_DATA[5]  ; clock27    ; -2.444 ; -2.444 ; Rise       ; clock27         ;
;  TD_DATA[6]  ; clock27    ; -2.454 ; -2.454 ; Rise       ; clock27         ;
;  TD_DATA[7]  ; clock27    ; -2.432 ; -2.432 ; Rise       ; clock27         ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.868  ; 0.868  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.868  ; 0.868  ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 6.160  ; 6.160  ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 6.090  ; 6.090  ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 6.160  ; 6.160  ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 5.267  ; 5.267  ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 4.871  ; 4.871  ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 4.855  ; 4.855  ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 6.998  ; 6.998  ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 6.998  ; 6.998  ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 6.699  ; 6.699  ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 6.842  ; 6.842  ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 6.984  ; 6.984  ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 6.461  ; 6.461  ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 6.964  ; 6.964  ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 6.447  ; 6.447  ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 6.714  ; 6.714  ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 6.711  ; 6.711  ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 6.545  ; 6.545  ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 6.270  ; 6.270  ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 6.544  ; 6.544  ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 6.707  ; 6.707  ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 5.943  ; 5.943  ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 6.711  ; 6.711  ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 6.207  ; 6.207  ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 6.230  ; 6.230  ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 6.832  ; 6.832  ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 6.832  ; 6.832  ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 6.483  ; 6.483  ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 6.530  ; 6.530  ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 6.716  ; 6.716  ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 5.966  ; 5.966  ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 6.477  ; 6.477  ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 5.728  ; 5.728  ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 10.262 ; 10.262 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.157  ; 5.157  ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 8.965  ; 8.965  ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 8.886  ; 8.886  ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 5.157  ; 5.157  ; Fall       ; clock27         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 0.154 ; 0.154 ; Fall       ; CLOCK_50        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.205 ; 1.205 ; Rise       ; clock100        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.225 ; 1.225 ; Rise       ; clock100        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.206 ; 1.206 ; Rise       ; clock100        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.226 ; 1.226 ; Rise       ; clock100        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.236 ; 1.236 ; Rise       ; clock100        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
; DRAM_BA_0      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_BA_1      ; CLOCK_50   ; 1.290 ; 1.290 ; Rise       ; clock100        ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_CS_N      ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.215 ; 1.215 ; Rise       ; clock100        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.245 ; 1.245 ; Rise       ; clock100        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.232 ; 1.232 ; Rise       ; clock100        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.238 ; 1.238 ; Rise       ; clock100        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.268 ; 1.268 ; Rise       ; clock100        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.263 ; 1.263 ; Rise       ; clock100        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.273 ; 1.273 ; Rise       ; clock100        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_LDQM      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.270 ; 1.270 ; Rise       ; clock100        ;
; DRAM_UDQM      ; CLOCK_50   ; 1.247 ; 1.247 ; Rise       ; clock100        ;
; DRAM_WE_N      ; CLOCK_50   ; 1.287 ; 1.287 ; Rise       ; clock100        ;
; LEDR[*]        ; CLOCK_50   ; 2.444 ; 2.444 ; Rise       ; clock100        ;
;  LEDR[0]       ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; clock100        ;
;  LEDR[1]       ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; clock100        ;
;  LEDR[2]       ; CLOCK_50   ; 2.667 ; 2.667 ; Rise       ; clock100        ;
;  LEDR[16]      ; CLOCK_50   ; 2.454 ; 2.454 ; Rise       ; clock100        ;
;  LEDR[17]      ; CLOCK_50   ; 2.444 ; 2.444 ; Rise       ; clock100        ;
; VGA_B[*]       ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; clock100        ;
;  VGA_B[2]      ; CLOCK_50   ; 3.453 ; 3.453 ; Rise       ; clock100        ;
;  VGA_B[3]      ; CLOCK_50   ; 3.316 ; 3.316 ; Rise       ; clock100        ;
;  VGA_B[4]      ; CLOCK_50   ; 3.419 ; 3.419 ; Rise       ; clock100        ;
;  VGA_B[5]      ; CLOCK_50   ; 3.531 ; 3.531 ; Rise       ; clock100        ;
;  VGA_B[6]      ; CLOCK_50   ; 3.229 ; 3.229 ; Rise       ; clock100        ;
;  VGA_B[7]      ; CLOCK_50   ; 3.447 ; 3.447 ; Rise       ; clock100        ;
;  VGA_B[8]      ; CLOCK_50   ; 3.213 ; 3.213 ; Rise       ; clock100        ;
;  VGA_B[9]      ; CLOCK_50   ; 3.353 ; 3.353 ; Rise       ; clock100        ;
; VGA_G[*]       ; CLOCK_50   ; 2.970 ; 2.970 ; Rise       ; clock100        ;
;  VGA_G[2]      ; CLOCK_50   ; 3.264 ; 3.264 ; Rise       ; clock100        ;
;  VGA_G[3]      ; CLOCK_50   ; 3.132 ; 3.132 ; Rise       ; clock100        ;
;  VGA_G[4]      ; CLOCK_50   ; 3.260 ; 3.260 ; Rise       ; clock100        ;
;  VGA_G[5]      ; CLOCK_50   ; 3.389 ; 3.389 ; Rise       ; clock100        ;
;  VGA_G[6]      ; CLOCK_50   ; 2.970 ; 2.970 ; Rise       ; clock100        ;
;  VGA_G[7]      ; CLOCK_50   ; 3.317 ; 3.317 ; Rise       ; clock100        ;
;  VGA_G[8]      ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; clock100        ;
;  VGA_G[9]      ; CLOCK_50   ; 3.130 ; 3.130 ; Rise       ; clock100        ;
; VGA_R[*]       ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; clock100        ;
;  VGA_R[2]      ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; clock100        ;
;  VGA_R[3]      ; CLOCK_50   ; 3.231 ; 3.231 ; Rise       ; clock100        ;
;  VGA_R[4]      ; CLOCK_50   ; 3.248 ; 3.248 ; Rise       ; clock100        ;
;  VGA_R[5]      ; CLOCK_50   ; 3.395 ; 3.395 ; Rise       ; clock100        ;
;  VGA_R[6]      ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; clock100        ;
;  VGA_R[7]      ; CLOCK_50   ; 3.217 ; 3.217 ; Rise       ; clock100        ;
;  VGA_R[8]      ; CLOCK_50   ; 2.874 ; 2.874 ; Rise       ; clock100        ;
;  VGA_R[9]      ; CLOCK_50   ; 3.016 ; 3.016 ; Rise       ; clock100        ;
; VGA_BLANK      ; clock27    ; 5.145 ; 5.145 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.793 ; 2.793 ; Rise       ; clock27         ;
; VGA_HS         ; clock27    ; 4.882 ; 4.882 ; Rise       ; clock27         ;
; VGA_VS         ; clock27    ; 4.827 ; 4.827 ; Rise       ; clock27         ;
; VGA_CLK        ; clock27    ; 2.793 ; 2.793 ; Fall       ; clock27         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 7.345 ;       ;       ; 7.345 ;
; SW[2]      ; VGA_B[3]    ; 7.349 ;       ;       ; 7.349 ;
; SW[2]      ; VGA_B[4]    ; 7.422 ;       ;       ; 7.422 ;
; SW[2]      ; VGA_B[5]    ; 7.392 ;       ;       ; 7.392 ;
; SW[2]      ; VGA_B[6]    ; 7.599 ;       ;       ; 7.599 ;
; SW[2]      ; VGA_B[7]    ; 7.603 ;       ;       ; 7.603 ;
; SW[2]      ; VGA_B[8]    ; 7.595 ;       ;       ; 7.595 ;
; SW[2]      ; VGA_B[9]    ; 7.593 ;       ;       ; 7.593 ;
; SW[2]      ; VGA_G[2]    ;       ; 6.924 ; 6.924 ;       ;
; SW[2]      ; VGA_G[3]    ; 6.920 ;       ;       ; 6.920 ;
; SW[2]      ; VGA_G[4]    ; 7.124 ;       ;       ; 7.124 ;
; SW[2]      ; VGA_G[5]    ;       ; 7.151 ; 7.151 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 7.113 ; 7.113 ;       ;
; SW[2]      ; VGA_G[7]    ; 7.350 ;       ;       ; 7.350 ;
; SW[2]      ; VGA_G[8]    ; 7.355 ;       ;       ; 7.355 ;
; SW[2]      ; VGA_G[9]    ;       ; 7.138 ; 7.138 ;       ;
; SW[2]      ; VGA_R[2]    ; 7.179 ;       ;       ; 7.179 ;
; SW[2]      ; VGA_R[3]    ; 7.133 ;       ;       ; 7.133 ;
; SW[2]      ; VGA_R[4]    ; 7.110 ;       ;       ; 7.110 ;
; SW[2]      ; VGA_R[5]    ; 7.124 ;       ;       ; 7.124 ;
; SW[2]      ; VGA_R[6]    ; 7.104 ;       ;       ; 7.104 ;
; SW[2]      ; VGA_R[7]    ; 7.116 ;       ;       ; 7.116 ;
; SW[2]      ; VGA_R[8]    ; 6.876 ;       ;       ; 6.876 ;
; SW[2]      ; VGA_R[9]    ; 6.879 ;       ;       ; 6.879 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; VGA_B[2]    ; 3.884 ;       ;       ; 3.884 ;
; SW[2]      ; VGA_B[3]    ; 3.888 ;       ;       ; 3.888 ;
; SW[2]      ; VGA_B[4]    ; 3.955 ;       ;       ; 3.955 ;
; SW[2]      ; VGA_B[5]    ; 3.939 ;       ;       ; 3.939 ;
; SW[2]      ; VGA_B[6]    ; 4.016 ;       ;       ; 4.016 ;
; SW[2]      ; VGA_B[7]    ; 4.020 ;       ;       ; 4.020 ;
; SW[2]      ; VGA_B[8]    ; 4.009 ;       ;       ; 4.009 ;
; SW[2]      ; VGA_B[9]    ; 4.009 ;       ;       ; 4.009 ;
; SW[2]      ; VGA_G[2]    ;       ; 3.692 ; 3.692 ;       ;
; SW[2]      ; VGA_G[3]    ; 3.704 ;       ;       ; 3.704 ;
; SW[2]      ; VGA_G[4]    ; 3.796 ;       ;       ; 3.796 ;
; SW[2]      ; VGA_G[5]    ;       ; 3.797 ; 3.797 ;       ;
; SW[2]      ; VGA_G[6]    ;       ; 3.758 ; 3.758 ;       ;
; SW[2]      ; VGA_G[7]    ; 3.890 ;       ;       ; 3.890 ;
; SW[2]      ; VGA_G[8]    ; 3.894 ;       ;       ; 3.894 ;
; SW[2]      ; VGA_G[9]    ;       ; 3.784 ; 3.784 ;       ;
; SW[2]      ; VGA_R[2]    ; 3.829 ;       ;       ; 3.829 ;
; SW[2]      ; VGA_R[3]    ; 3.803 ;       ;       ; 3.803 ;
; SW[2]      ; VGA_R[4]    ; 3.784 ;       ;       ; 3.784 ;
; SW[2]      ; VGA_R[5]    ; 3.803 ;       ;       ; 3.803 ;
; SW[2]      ; VGA_R[6]    ; 3.779 ;       ;       ; 3.779 ;
; SW[2]      ; VGA_R[7]    ; 3.790 ;       ;       ; 3.790 ;
; SW[2]      ; VGA_R[8]    ; 3.670 ;       ;       ; 3.670 ;
; SW[2]      ; VGA_R[9]    ; 3.672 ;       ;       ; 3.672 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock27    ; clock27  ; 2278       ; 0        ; 0        ; 0        ;
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock27    ; clock100 ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 561218     ; 64       ; 224      ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock27    ; clock27  ; 2278       ; 0        ; 0        ; 0        ;
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock27    ; clock100 ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 561218     ; 64       ; 224      ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 2261       ; 0        ; 32       ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock100   ; clock27  ; false path ; 0        ; 0        ; 0        ;
; clock100   ; clock100 ; 2261       ; 0        ; 32       ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Dec 07 22:31:18 2013
Info: Command: quartus_sta DE2_BaseProject -c DE2_BaseProject
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'final_fpga/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_fpga/synthesis/submodules/final_fpga_cpu.sdc'
Info (332104): Reading SDC File: 'DE2_BaseProject.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332070): Port "DRAM_DQ[0]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[0]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[10]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[10]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[11]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[11]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[12]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[12]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[13]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[13]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[14]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[14]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[15]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[15]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[1]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[1]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[2]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[2]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[3]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[3]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[4]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[4]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[5]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[5]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[6]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[6]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[7]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[7]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[8]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[8]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332070): Port "DRAM_DQ[9]" relative to the rising edge of clock "clock100" does not specify a min-fall input delay
Warning (332070): Port "DRAM_DQ[9]" relative to the rising edge of clock "clock100" does not specify a min-rise input delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: xpll|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.321         0.000 clock100 
    Info (332119):    30.272         0.000 clock27 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock100 
    Info (332119):     0.391         0.000 clock27 
Info (332146): Worst-case recovery slack is 2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.209         0.000 clock100 
Info (332146): Worst-case removal slack is 2.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.559         0.000 clock100 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 clock100 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    16.120         0.000 clock27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: xpll|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 3.459
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.459         0.000 clock100 
    Info (332119):    33.928         0.000 clock27 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock100 
    Info (332119):     0.215         0.000 clock27 
Info (332146): Worst-case recovery slack is 3.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.336         0.000 clock100 
Info (332146): Worst-case removal slack is 1.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.541         0.000 clock100 
Info (332146): Worst-case minimum pulse width slack is 2.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.873         0.000 clock100 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    16.120         0.000 clock27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Sat Dec 07 22:31:24 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


