{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446996944866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446996944872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 21:35:44 2015 " "Processing started: Sun Nov 08 21:35:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446996944872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446996944872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc -c risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc -c risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446996944873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1446996945547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Found entity 1: signextender" {  } { { "signextender.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/signextender.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.v 1 1 " "Found 1 design units, including 1 entities, in source file risc.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc " "Found entity 1: risc" {  } { { "risc.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/risc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile16.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile16.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile16 " "Found entity 1: regfile16" {  } { { "regfile16.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/regfile16.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.v(26) " "Verilog HDL warning at ram.v(26): extended using \"x\" or \"z\"" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446996974604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/pc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opb.v 1 1 " "Found 1 design units, including 1 entities, in source file opb.v" { { "Info" "ISGN_ENTITY_NAME" "1 opb " "Found entity 1: opb" {  } { { "opb.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/opb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opa.v 1 1 " "Found 1 design units, including 1 entities, in source file opa.v" { { "Info" "ISGN_ENTITY_NAME" "1 opa " "Found entity 1: opa" {  } { { "opa.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/opa.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset.v 1 1 " "Found 1 design units, including 1 entities, in source file offset.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset " "Found entity 1: offset" {  } { { "offset.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/offset.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1 " "Found entity 1: mux4_to_1" {  } { { "mux4_to_1.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/mux4_to_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4b_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4b_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4b_2_to_1 " "Found entity 1: mux4b_2_to_1" {  } { { "mux4b_2_to_1.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/mux4b_2_to_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1 " "Found entity 1: mux2_to_1" {  } { { "mux2_to_1.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/mux2_to_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "mdr.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/mdr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/instr_reg.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(72) " "Verilog HDL information at control_unit.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446996974641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluout.v 1 1 " "Found 1 design units, including 1 entities, in source file aluout.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluout " "Found entity 1: aluout" {  } { { "aluout.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/aluout.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16b " "Found entity 1: alu16b" {  } { { "alu16b.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/alu16b.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446996974648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446996974648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc " "Elaborating entity \"risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446996974722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_path " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_path\"" {  } { { "risc.v" "control_path" { Text "D:/Studies/VLSI/Quartus II/risc/risc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.v(29) " "Verilog HDL assignment warning at control_unit.v(29): truncated value with size 32 to match size of target (1)" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446996974727 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode control_unit.v(130) " "Verilog HDL Always Construct warning at control_unit.v(130): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974727 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_task control_unit.v(143) " "Verilog HDL Always Construct warning at control_unit.v(143): variable \"alu_task\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974727 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode control_unit.v(273) " "Verilog HDL Always Construct warning at control_unit.v(273): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974728 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_task control_unit.v(286) " "Verilog HDL Always Construct warning at control_unit.v(286): variable \"alu_task\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974728 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode control_unit.v(415) " "Verilog HDL Always Construct warning at control_unit.v(415): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974728 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_task control_unit.v(428) " "Verilog HDL Always Construct warning at control_unit.v(428): variable \"alu_task\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 428 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974728 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero control_unit.v(474) " "Verilog HDL Always Construct warning at control_unit.v(474): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 474 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974728 "|risc|control_unit:control_path"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero control_unit.v(488) " "Verilog HDL Always Construct warning at control_unit.v(488): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/control_unit.v" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974728 "|risc|control_unit:control_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "risc.v" "data_path" { Text "D:/Studies/VLSI/Quartus II/risc/risc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:data_path\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"datapath:data_path\|pc:programcounter\"" {  } { { "datapath.v" "programcounter" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 datapath:data_path\|mux2_to_1:mux_memory " "Elaborating entity \"mux2_to_1\" for hierarchy \"datapath:data_path\|mux2_to_1:mux_memory\"" {  } { { "datapath.v" "mux_memory" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:data_path\|ram:memory " "Elaborating entity \"ram\" for hierarchy \"datapath:data_path\|ram:memory\"" {  } { { "datapath.v" "memory" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974739 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data ram.v(39) " "Verilog HDL Always Construct warning at ram.v(39): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ram.v(41) " "Inferred latch for \"data\[0\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ram.v(41) " "Inferred latch for \"data\[1\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ram.v(41) " "Inferred latch for \"data\[2\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ram.v(41) " "Inferred latch for \"data\[3\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ram.v(41) " "Inferred latch for \"data\[4\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ram.v(41) " "Inferred latch for \"data\[5\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ram.v(41) " "Inferred latch for \"data\[6\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974741 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ram.v(41) " "Inferred latch for \"data\[7\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] ram.v(41) " "Inferred latch for \"data\[8\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] ram.v(41) " "Inferred latch for \"data\[9\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] ram.v(41) " "Inferred latch for \"data\[10\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] ram.v(41) " "Inferred latch for \"data\[11\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] ram.v(41) " "Inferred latch for \"data\[12\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] ram.v(41) " "Inferred latch for \"data\[13\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] ram.v(41) " "Inferred latch for \"data\[14\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] ram.v(41) " "Inferred latch for \"data\[15\]\" at ram.v(41)" {  } { { "ram.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/ram.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446996974742 "|risc|datapath:data_path|ram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg datapath:data_path\|instr_reg:IR " "Elaborating entity \"instr_reg\" for hierarchy \"datapath:data_path\|instr_reg:IR\"" {  } { { "datapath.v" "IR" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4b_2_to_1 datapath:data_path\|mux4b_2_to_1:instrmux " "Elaborating entity \"mux4b_2_to_1\" for hierarchy \"datapath:data_path\|mux4b_2_to_1:instrmux\"" {  } { { "datapath.v" "instrmux" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile16 datapath:data_path\|regfile16:regfile " "Elaborating entity \"regfile16\" for hierarchy \"datapath:data_path\|regfile16:regfile\"" {  } { { "datapath.v" "regfile" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender datapath:data_path\|signextender:signext " "Elaborating entity \"signextender\" for hierarchy \"datapath:data_path\|signextender:signext\"" {  } { { "datapath.v" "signext" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974751 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B signextender.v(24) " "Verilog HDL Always Construct warning at signextender.v(24): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "signextender.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/signextender.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974753 "|risc|datapath:data_path|signextender:signext"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A signextender.v(26) " "Verilog HDL Always Construct warning at signextender.v(26): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "signextender.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/signextender.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446996974753 "|risc|datapath:data_path|signextender:signext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr datapath:data_path\|mdr:memory_data_reg " "Elaborating entity \"mdr\" for hierarchy \"datapath:data_path\|mdr:memory_data_reg\"" {  } { { "datapath.v" "memory_data_reg" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 datapath:data_path\|mux4_to_1:opbmux " "Elaborating entity \"mux4_to_1\" for hierarchy \"datapath:data_path\|mux4_to_1:opbmux\"" {  } { { "datapath.v" "opbmux" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opa datapath:data_path\|opa:registera " "Elaborating entity \"opa\" for hierarchy \"datapath:data_path\|opa:registera\"" {  } { { "datapath.v" "registera" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opb datapath:data_path\|opb:registerb " "Elaborating entity \"opb\" for hierarchy \"datapath:data_path\|opb:registerb\"" {  } { { "datapath.v" "registerb" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset datapath:data_path\|offset:offsetpart " "Elaborating entity \"offset\" for hierarchy \"datapath:data_path\|offset:offsetpart\"" {  } { { "datapath.v" "offsetpart" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16b datapath:data_path\|alu16b:alu " "Elaborating entity \"alu16b\" for hierarchy \"datapath:data_path\|alu16b:alu\"" {  } { { "datapath.v" "alu" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluout datapath:data_path\|aluout:finalout " "Elaborating entity \"aluout\" for hierarchy \"datapath:data_path\|aluout:finalout\"" {  } { { "datapath.v" "finalout" { Text "D:/Studies/VLSI/Quartus II/risc/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446996974775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446996978008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Studies/VLSI/Quartus II/risc/output_files/risc.map.smsg " "Generated suppressed messages file D:/Studies/VLSI/Quartus II/risc/output_files/risc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446996978386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446996979182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446996979182 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "risc.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/risc.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446996980670 "|risc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "risc.v" "" { Text "D:/Studies/VLSI/Quartus II/risc/risc.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446996980670 "|risc|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1446996980670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446996980672 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446996980672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446996980672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446996980788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 21:36:20 2015 " "Processing ended: Sun Nov 08 21:36:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446996980788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446996980788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446996980788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446996980788 ""}
