clk_50MHz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../ArtificialNeuron.srcs/sources_1/ip/clk_50MHz/clk_50MHz_sim_netlist.vhdl,incdir="../../../../ArtificialNeuron.srcs/sources_1/ip/clk_50MHz"
glbl.v,Verilog,xil_defaultlib,glbl.v
