# SPI implementation on FPGA

**This design implement 4 modes of SPI communication.** <br />

![9f580c29-505d-4d78-abc5-f0dc843c3280](https://user-images.githubusercontent.com/34924065/155884409-3145b78c-6b23-462c-bf4d-b4ab34b74fbc.jpg)


## TESTS <br />

### Test-1 <br />

**Configuration of SPI**

![CFG1](https://user-images.githubusercontent.com/34924065/155884055-21ca5f6b-3aaf-4877-82a3-48e0f1af154d.PNG)

**MOSI Test**

![TX_1](https://user-images.githubusercontent.com/34924065/155884077-e6757a30-f628-4052-a1e0-16ac5e464668.PNG)


**MISO Test**

![RX_1](https://user-images.githubusercontent.com/34924065/155884082-fece9626-8f90-4445-8216-8bafac38814c.PNG)


### Test-2 <br />

**Configuration of SPI**

![CFG2](https://user-images.githubusercontent.com/34924065/155884148-d301b050-1b9b-42a8-baec-c1982bade536.PNG)


**MOSI Test**

![TX_2](https://user-images.githubusercontent.com/34924065/155884153-3dd5c7ea-e800-4b55-b677-91fc943eaa7a.PNG)



**MISO Test**

![RX_2](https://user-images.githubusercontent.com/34924065/155884160-ec01d474-3d32-442b-aba5-d7b3a7519f05.PNG)

### Test-3 <br />

**Configuration of SPI**

![CFG3](https://user-images.githubusercontent.com/34924065/155884174-cded8fb2-79a3-42ae-a280-621e40652924.PNG)

**MOSI Test**

![TX_3](https://user-images.githubusercontent.com/34924065/155884179-6b69d9fa-f83e-4918-850f-1ef55ef48dc8.PNG)


**MISO Test**

![RX_3](https://user-images.githubusercontent.com/34924065/155884191-93a70f96-f31b-4f76-8f97-ef6d9d743db1.PNG)

