5 10 101 7 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd concat4.1.vcd -o concat4.1.cdd -v concat4.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" concat4.1.v 1 28 1
2 1 8 90009 5 1 100c 0 0 4 1 d
2 2 8 90009 b 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 180018 5 1 100c 0 0 4 1 d
2 4 8 130013 0 1 1410 0 0 1 1 c
2 5 8 100010 0 1 1410 0 0 1 1 b
2 6 8 d000d 0 1 1410 0 0 2 1 a
2 7 8 d0010 0 31 1430 5 6 3 18 0 7 0 0 0 0
2 8 8 d0013 0 31 1430 4 7 4 18 0 f 0 0 0 0
2 9 8 c0014 0 26 1420 8 0 4 18 0 f 0 0 0 0
2 10 8 c0018 5 37 e 3 9
1 a 3 87000d 1 0 1 0 2 17 0 3 3 1 0
1 b 4 87000d 1 0 0 0 1 17 0 1 1 1 0
1 c 5 87000d 1 0 0 0 1 17 0 1 1 1 0
1 d 6 7000d 1 0 3 0 4 17 0 f f 7 0
4 10 6 2 2
4 2 1 10 0
3 1 main.$u0 "main.$u0" concat4.1.v 0 26 1
