36febf8591b87f500bd07fcf28b1064e7b090c92
Merge branch 'master' into dev
diff --git a/library/axi_dmac/src_axi_stream.v b/library/axi_dmac/src_axi_stream.v
index 21bbfebe..4d281f7e 100644
--- a/library/axi_dmac/src_axi_stream.v
+++ b/library/axi_dmac/src_axi_stream.v
@@ -45,30 +45,30 @@ module dmac_src_axi_stream (
 	input sync_id,
 	output sync_id_ret,
 
-	input [C_ID_WIDTH-1:0] request_id,
-	output [C_ID_WIDTH-1:0] response_id,
+	input [ID_WIDTH-1:0] request_id,
+	output [ID_WIDTH-1:0] response_id,
 	input eot,
 
 	output s_axis_ready,
 	input s_axis_valid,
-	input [C_S_AXIS_DATA_WIDTH-1:0] s_axis_data,
+	input [S_AXIS_DATA_WIDTH-1:0] s_axis_data,
 	input [0:0] s_axis_user,
 	output s_axis_xfer_req,
 
 	input fifo_ready,
 	output fifo_valid,
-	output [C_S_AXIS_DATA_WIDTH-1:0] fifo_data,
+	output [S_AXIS_DATA_WIDTH-1:0] fifo_data,
 
 	input req_valid,
 	output req_ready,
-	input [C_BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
+	input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
 	input req_sync_transfer_start
 );
 
-parameter C_ID_WIDTH = 3;
-parameter C_S_AXIS_DATA_WIDTH = 64;
-parameter C_LENGTH_WIDTH = 24;
-parameter C_BEATS_PER_BURST_WIDTH = 4;
+parameter ID_WIDTH = 3;
+parameter S_AXIS_DATA_WIDTH = 64;
+parameter LENGTH_WIDTH = 24;
+parameter BEATS_PER_BURST_WIDTH = 4;
 
 reg needs_sync = 1'b0;
 wire sync = s_axis_user[0];
@@ -90,10 +90,10 @@ begin
 end
 
 dmac_data_mover # (
-	.C_ID_WIDTH(C_ID_WIDTH),
-	.C_DATA_WIDTH(C_S_AXIS_DATA_WIDTH),
-	.C_DISABLE_WAIT_FOR_ID(0),
-	.C_BEATS_PER_BURST_WIDTH(C_BEATS_PER_BURST_WIDTH)
+	.ID_WIDTH(ID_WIDTH),
+	.DATA_WIDTH(S_AXIS_DATA_WIDTH),
+	.DISABLE_WAIT_FOR_ID(0),
+	.BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH)
 ) i_data_mover (
 	.clk(s_axis_aclk),
 	.resetn(s_axis_aresetn),