
ECEN2370_StarterCode_SP25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007280  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ae8  0800742c  0800742c  0000842c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f14  08008f14  0000a028  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f14  08008f14  00009f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f1c  08008f1c  0000a028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f1c  08008f1c  00009f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f20  08008f20  00009f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  08008f24  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a028  2**0
                  CONTENTS
 10 .bss          00025bfc  20000028  20000028  0000a028  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025c24  20025c24  0000a028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a028  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001486a  00000000  00000000  0000a058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034a4  00000000  00000000  0001e8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001480  00000000  00000000  00021d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fd2  00000000  00000000  000231e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002749f  00000000  00000000  000241ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018d18  00000000  00000000  0004b659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e314c  00000000  00000000  00064371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001474bd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005584  00000000  00000000  00147500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0014ca84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000028 	.word	0x20000028
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08007414 	.word	0x08007414

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000002c 	.word	0x2000002c
 80001e8:	08007414 	.word	0x08007414

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <ApplicationInit>:
static uint8_t gameBoard[boardColumns][boardRows];
uint32_t lastMoveTime = 0;


void ApplicationInit(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
    LTCD__Init();
 800051c:	f001 fb0a 	bl	8001b34 <LTCD__Init>
    LTCD_Layer_Init(0);
 8000520:	2000      	movs	r0, #0
 8000522:	f001 fac7 	bl	8001ab4 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000526:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800052a:	2000      	movs	r0, #0
 800052c:	f001 fbd2 	bl	8001cd4 <LCD_Clear>
	InitializeLCDTouch();
 8000530:	f001 fca8 	bl	8001e84 <InitializeLCDTouch>
	Gyro_Init();
 8000534:	f001 f85e 	bl	80015f4 <Gyro_Init>
    HAL_Delay(100);
 8000538:	2064      	movs	r0, #100	@ 0x64
 800053a:	f003 f9d9 	bl	80038f0 <HAL_Delay>
	Button_Init_Interrupt();
 800053e:	f001 f82f 	bl	80015a0 <Button_Init_Interrupt>
	startGame();
 8000542:	f000 f803 	bl	800054c <startGame>
}
 8000546:	bf00      	nop
 8000548:	bd80      	pop	{r7, pc}
	...

0800054c <startGame>:

void startGame(void){
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	Screen1_Display();
 8000550:	f000 fa46 	bl	80009e0 <Screen1_Display>
	checkPlayerMode();
 8000554:	f000 f862 	bl	800061c <checkPlayerMode>
	startTimer();
 8000558:	f000 fa20 	bl	800099c <startTimer>
	winner = 0;
 800055c:	4b05      	ldr	r3, [pc, #20]	@ (8000574 <startGame+0x28>)
 800055e:	2200      	movs	r2, #0
 8000560:	701a      	strb	r2, [r3, #0]
	newGame();
 8000562:	f000 f879 	bl	8000658 <newGame>
	Screen2_DisplayBoard();
 8000566:	f000 faf5 	bl	8000b54 <Screen2_DisplayBoard>
	playGame();
 800056a:	f000 f805 	bl	8000578 <playGame>
}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	20000044 	.word	0x20000044

08000578 <playGame>:

void playGame(void){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	while (winner == 0){
 800057c:	e025      	b.n	80005ca <playGame+0x52>
		Screen2_DisplayMoveChip();
 800057e:	f000 fb95 	bl	8000cac <Screen2_DisplayMoveChip>
		if(TwoPlayerMode == false && player1turn == false){
 8000582:	4b1f      	ldr	r3, [pc, #124]	@ (8000600 <playGame+0x88>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	f083 0301 	eor.w	r3, r3, #1
 800058a:	b2db      	uxtb	r3, r3
 800058c:	2b00      	cmp	r3, #0
 800058e:	d011      	beq.n	80005b4 <playGame+0x3c>
 8000590:	4b1c      	ldr	r3, [pc, #112]	@ (8000604 <playGame+0x8c>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	f083 0301 	eor.w	r3, r3, #1
 8000598:	b2db      	uxtb	r3, r3
 800059a:	2b00      	cmp	r3, #0
 800059c:	d00a      	beq.n	80005b4 <playGame+0x3c>
			chipLoc = moveAI();
 800059e:	f000 ff35 	bl	800140c <moveAI>
 80005a2:	4603      	mov	r3, r0
 80005a4:	b2da      	uxtb	r2, r3
 80005a6:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <playGame+0x90>)
 80005a8:	701a      	strb	r2, [r3, #0]
			drop();
 80005aa:	f000 f897 	bl	80006dc <drop>
			Screen2_DisplayBoard();
 80005ae:	f000 fad1 	bl	8000b54 <Screen2_DisplayBoard>
 80005b2:	e001      	b.n	80005b8 <playGame+0x40>
		}
		else{
			moveGyro();
 80005b4:	f000 f8ea 	bl	800078c <moveGyro>
		}
		Screen2_DisplayMoveChip();
 80005b8:	f000 fb78 	bl	8000cac <Screen2_DisplayMoveChip>
		winner = checkState(gameBoard);
 80005bc:	4813      	ldr	r0, [pc, #76]	@ (800060c <playGame+0x94>)
 80005be:	f000 f923 	bl	8000808 <checkState>
 80005c2:	4603      	mov	r3, r0
 80005c4:	461a      	mov	r2, r3
 80005c6:	4b12      	ldr	r3, [pc, #72]	@ (8000610 <playGame+0x98>)
 80005c8:	701a      	strb	r2, [r3, #0]
	while (winner == 0){
 80005ca:	4b11      	ldr	r3, [pc, #68]	@ (8000610 <playGame+0x98>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0d5      	beq.n	800057e <playGame+0x6>
	}
	if(winner == 1){
 80005d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000610 <playGame+0x98>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d106      	bne.n	80005e8 <playGame+0x70>
		player1_Score++;
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <playGame+0x9c>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	3301      	adds	r3, #1
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <playGame+0x9c>)
 80005e4:	701a      	strb	r2, [r3, #0]
 80005e6:	e005      	b.n	80005f4 <playGame+0x7c>
	}
	else{
		player2_Score++;
 80005e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000618 <playGame+0xa0>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	3301      	adds	r3, #1
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <playGame+0xa0>)
 80005f2:	701a      	strb	r2, [r3, #0]
	}
	endTimer();
 80005f4:	f000 f9de 	bl	80009b4 <endTimer>
	Screen3_Display();
 80005f8:	f000 fba2 	bl	8000d40 <Screen3_Display>
}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000054 	.word	0x20000054
 8000604:	20000001 	.word	0x20000001
 8000608:	20000000 	.word	0x20000000
 800060c:	20000058 	.word	0x20000058
 8000610:	20000044 	.word	0x20000044
 8000614:	20000045 	.word	0x20000045
 8000618:	20000046 	.word	0x20000046

0800061c <checkPlayerMode>:


void checkPlayerMode(void){
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
	STMPE811_TouchData touch;
	touch.pressed = STMPE811_State_Released;
 8000622:	2301      	movs	r3, #1
 8000624:	713b      	strb	r3, [r7, #4]
	while(touch.pressed == STMPE811_State_Released){
 8000626:	e003      	b.n	8000630 <checkPlayerMode+0x14>
		returnTouchStateAndLocation(&touch);
 8000628:	463b      	mov	r3, r7
 800062a:	4618      	mov	r0, r3
 800062c:	f001 fc35 	bl	8001e9a <returnTouchStateAndLocation>
	while(touch.pressed == STMPE811_State_Released){
 8000630:	793b      	ldrb	r3, [r7, #4]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d0f8      	beq.n	8000628 <checkPlayerMode+0xc>
	}
	if (touch.x > LCD_PIXEL_WIDTH/2){
 8000636:	883b      	ldrh	r3, [r7, #0]
 8000638:	2b78      	cmp	r3, #120	@ 0x78
 800063a:	d903      	bls.n	8000644 <checkPlayerMode+0x28>
		TwoPlayerMode = LEFT_TOUCH;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <checkPlayerMode+0x38>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]
	}
	else{
		TwoPlayerMode = RIGHT_TOUCH;
	}
}
 8000642:	e002      	b.n	800064a <checkPlayerMode+0x2e>
		TwoPlayerMode = RIGHT_TOUCH;
 8000644:	4b03      	ldr	r3, [pc, #12]	@ (8000654 <checkPlayerMode+0x38>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000054 	.word	0x20000054

08000658 <newGame>:

void newGame(void){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	startTimer();
 800065e:	f000 f99d 	bl	800099c <startTimer>
	LCD_Clear(0, LCD_COLOR_GREY);
 8000662:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000666:	2000      	movs	r0, #0
 8000668:	f001 fb34 	bl	8001cd4 <LCD_Clear>
	if (startPlayer1 == true){
 800066c:	4b18      	ldr	r3, [pc, #96]	@ (80006d0 <newGame+0x78>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d003      	beq.n	800067c <newGame+0x24>
		startPlayer1 = false;
 8000674:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <newGame+0x78>)
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]
 800067a:	e002      	b.n	8000682 <newGame+0x2a>
	}
	else{
		startPlayer1 = true;
 800067c:	4b14      	ldr	r3, [pc, #80]	@ (80006d0 <newGame+0x78>)
 800067e:	2201      	movs	r2, #1
 8000680:	701a      	strb	r2, [r3, #0]
	}
	winner = 0;
 8000682:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <newGame+0x7c>)
 8000684:	2200      	movs	r2, #0
 8000686:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i<boardColumns; i++){
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	e016      	b.n	80006bc <newGame+0x64>
		for (int j = 0; j<boardRows; j++){
 800068e:	2300      	movs	r3, #0
 8000690:	603b      	str	r3, [r7, #0]
 8000692:	e00d      	b.n	80006b0 <newGame+0x58>
	        gameBoard[i][j] = 0;
 8000694:	4910      	ldr	r1, [pc, #64]	@ (80006d8 <newGame+0x80>)
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	4613      	mov	r3, r2
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	4413      	add	r3, r2
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	18ca      	adds	r2, r1, r3
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	4413      	add	r3, r2
 80006a6:	2200      	movs	r2, #0
 80006a8:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j<boardRows; j++){
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	3301      	adds	r3, #1
 80006ae:	603b      	str	r3, [r7, #0]
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	2b05      	cmp	r3, #5
 80006b4:	ddee      	ble.n	8000694 <newGame+0x3c>
	for (int i = 0; i<boardColumns; i++){
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	3301      	adds	r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b06      	cmp	r3, #6
 80006c0:	dde5      	ble.n	800068e <newGame+0x36>
		}
	}
    Screen2_DisplayBoard();
 80006c2:	f000 fa47 	bl	8000b54 <Screen2_DisplayBoard>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000002 	.word	0x20000002
 80006d4:	20000044 	.word	0x20000044
 80006d8:	20000058 	.word	0x20000058

080006dc <drop>:


void drop(void){
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
    int j = 0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	607b      	str	r3, [r7, #4]
    while (gameBoard[chipLoc][j] == 0 && j<boardRows){
 80006e6:	e002      	b.n	80006ee <drop+0x12>
        j++;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	3301      	adds	r3, #1
 80006ec:	607b      	str	r3, [r7, #4]
    while (gameBoard[chipLoc][j] == 0 && j<boardRows){
 80006ee:	4b23      	ldr	r3, [pc, #140]	@ (800077c <drop+0xa0>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	4619      	mov	r1, r3
 80006f4:	4a22      	ldr	r2, [pc, #136]	@ (8000780 <drop+0xa4>)
 80006f6:	460b      	mov	r3, r1
 80006f8:	005b      	lsls	r3, r3, #1
 80006fa:	440b      	add	r3, r1
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	441a      	add	r2, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4413      	add	r3, r2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d102      	bne.n	8000710 <drop+0x34>
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2b05      	cmp	r3, #5
 800070e:	ddeb      	ble.n	80006e8 <drop+0xc>
    }
    if(j>0){
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2b00      	cmp	r3, #0
 8000714:	dd2c      	ble.n	8000770 <drop+0x94>
		if (player1turn){
 8000716:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <drop+0xa8>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d011      	beq.n	8000742 <drop+0x66>
			gameBoard[chipLoc][j-1] = 1;
 800071e:	4b17      	ldr	r3, [pc, #92]	@ (800077c <drop+0xa0>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	4618      	mov	r0, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	1e5a      	subs	r2, r3, #1
 8000728:	4915      	ldr	r1, [pc, #84]	@ (8000780 <drop+0xa4>)
 800072a:	4603      	mov	r3, r0
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	4403      	add	r3, r0
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	440b      	add	r3, r1
 8000734:	4413      	add	r3, r2
 8000736:	2201      	movs	r2, #1
 8000738:	701a      	strb	r2, [r3, #0]
			player1turn = false;
 800073a:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <drop+0xa8>)
 800073c:	2200      	movs	r2, #0
 800073e:	701a      	strb	r2, [r3, #0]
 8000740:	e010      	b.n	8000764 <drop+0x88>
		}
		else{
			gameBoard[chipLoc][j-1] = 2;
 8000742:	4b0e      	ldr	r3, [pc, #56]	@ (800077c <drop+0xa0>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	1e5a      	subs	r2, r3, #1
 800074c:	490c      	ldr	r1, [pc, #48]	@ (8000780 <drop+0xa4>)
 800074e:	4603      	mov	r3, r0
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	4403      	add	r3, r0
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	440b      	add	r3, r1
 8000758:	4413      	add	r3, r2
 800075a:	2202      	movs	r2, #2
 800075c:	701a      	strb	r2, [r3, #0]
			player1turn = true;
 800075e:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <drop+0xa8>)
 8000760:	2201      	movs	r2, #1
 8000762:	701a      	strb	r2, [r3, #0]
		}
		chipLoc = 3;
 8000764:	4b05      	ldr	r3, [pc, #20]	@ (800077c <drop+0xa0>)
 8000766:	2203      	movs	r2, #3
 8000768:	701a      	strb	r2, [r3, #0]
		dropped = true;
 800076a:	4b07      	ldr	r3, [pc, #28]	@ (8000788 <drop+0xac>)
 800076c:	2201      	movs	r2, #1
 800076e:	701a      	strb	r2, [r3, #0]
    }
}
 8000770:	bf00      	nop
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	20000000 	.word	0x20000000
 8000780:	20000058 	.word	0x20000058
 8000784:	20000001 	.word	0x20000001
 8000788:	20000055 	.word	0x20000055

0800078c <moveGyro>:
    }
}



void moveGyro(void) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
    int16_t gyroLoc = Gyro_GetYLoc();
 8000792:	f001 f80b 	bl	80017ac <Gyro_GetYLoc>
 8000796:	4603      	mov	r3, r0
 8000798:	80fb      	strh	r3, [r7, #6]
    uint32_t now = HAL_GetTick();
 800079a:	f003 f89d 	bl	80038d8 <HAL_GetTick>
 800079e:	6038      	str	r0, [r7, #0]

    if (now - lastMoveTime > DEBOUNCE_TIME) {
 80007a0:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <moveGyro+0x74>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	683a      	ldr	r2, [r7, #0]
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	2b50      	cmp	r3, #80	@ 0x50
 80007aa:	d924      	bls.n	80007f6 <moveGyro+0x6a>
        if (gyroLoc > MOVE_THRESHOLD && chipLoc < 6) {
 80007ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80007b4:	dd0d      	ble.n	80007d2 <moveGyro+0x46>
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <moveGyro+0x78>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b05      	cmp	r3, #5
 80007bc:	d809      	bhi.n	80007d2 <moveGyro+0x46>
            chipLoc++;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <moveGyro+0x78>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	3301      	adds	r3, #1
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <moveGyro+0x78>)
 80007c8:	701a      	strb	r2, [r3, #0]
            lastMoveTime = now;
 80007ca:	4a0d      	ldr	r2, [pc, #52]	@ (8000800 <moveGyro+0x74>)
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	6013      	str	r3, [r2, #0]
        } else if (gyroLoc < -MOVE_THRESHOLD && chipLoc > 0) {
            chipLoc--;
            lastMoveTime = now;
        }
    }
}
 80007d0:	e011      	b.n	80007f6 <moveGyro+0x6a>
        } else if (gyroLoc < -MOVE_THRESHOLD && chipLoc > 0) {
 80007d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007d6:	f513 6ffa 	cmn.w	r3, #2000	@ 0x7d0
 80007da:	da0c      	bge.n	80007f6 <moveGyro+0x6a>
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <moveGyro+0x78>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d008      	beq.n	80007f6 <moveGyro+0x6a>
            chipLoc--;
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <moveGyro+0x78>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	3b01      	subs	r3, #1
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	4b05      	ldr	r3, [pc, #20]	@ (8000804 <moveGyro+0x78>)
 80007ee:	701a      	strb	r2, [r3, #0]
            lastMoveTime = now;
 80007f0:	4a03      	ldr	r2, [pc, #12]	@ (8000800 <moveGyro+0x74>)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	6013      	str	r3, [r2, #0]
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20000084 	.word	0x20000084
 8000804:	20000000 	.word	0x20000000

08000808 <checkState>:

uint8_t checkState(uint8_t checkBoard[boardColumns][boardRows]){
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af02      	add	r7, sp, #8
 800080e:	6078      	str	r0, [r7, #4]
    int playerChecking = 0;
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
    dropped = false;
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <checkState+0xd0>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i< boardColumns; i++){
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
 800081e:	e053      	b.n	80008c8 <checkState+0xc0>
        for (int j = 0; j < boardRows; j++){
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	e04a      	b.n	80008bc <checkState+0xb4>
            playerChecking = checkBoard[i][j];
 8000826:	697a      	ldr	r2, [r7, #20]
 8000828:	4613      	mov	r3, r2
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	4413      	add	r3, r2
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	461a      	mov	r2, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	441a      	add	r2, r3
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	4413      	add	r3, r2
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	60fb      	str	r3, [r7, #12]
            if (playerChecking != 0){
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d038      	beq.n	80008b6 <checkState+0xae>
                if (checkDirection(checkBoard, i, j, 1, 0)|| //checking horizontal
 8000844:	2300      	movs	r3, #0
 8000846:	9300      	str	r3, [sp, #0]
 8000848:	2301      	movs	r3, #1
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	6979      	ldr	r1, [r7, #20]
 800084e:	6878      	ldr	r0, [r7, #4]
 8000850:	f000 f844 	bl	80008dc <checkDirection>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d121      	bne.n	800089e <checkState+0x96>
                    checkDirection(checkBoard, i, j, 0, 1)|| //checking vertical 
 800085a:	2301      	movs	r3, #1
 800085c:	9300      	str	r3, [sp, #0]
 800085e:	2300      	movs	r3, #0
 8000860:	693a      	ldr	r2, [r7, #16]
 8000862:	6979      	ldr	r1, [r7, #20]
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f000 f839 	bl	80008dc <checkDirection>
 800086a:	4603      	mov	r3, r0
                if (checkDirection(checkBoard, i, j, 1, 0)|| //checking horizontal
 800086c:	2b00      	cmp	r3, #0
 800086e:	d116      	bne.n	800089e <checkState+0x96>
                    checkDirection(checkBoard, i, j, 1, 1)|| //checking / diagonal
 8000870:	2301      	movs	r3, #1
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	2301      	movs	r3, #1
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	6979      	ldr	r1, [r7, #20]
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f000 f82e 	bl	80008dc <checkDirection>
 8000880:	4603      	mov	r3, r0
                    checkDirection(checkBoard, i, j, 0, 1)|| //checking vertical 
 8000882:	2b00      	cmp	r3, #0
 8000884:	d10b      	bne.n	800089e <checkState+0x96>
                    checkDirection(checkBoard, i, j, 1, -1)){ //checking \ diagonal
 8000886:	f04f 33ff 	mov.w	r3, #4294967295
 800088a:	9300      	str	r3, [sp, #0]
 800088c:	2301      	movs	r3, #1
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	6979      	ldr	r1, [r7, #20]
 8000892:	6878      	ldr	r0, [r7, #4]
 8000894:	f000 f822 	bl	80008dc <checkDirection>
 8000898:	4603      	mov	r3, r0
                    checkDirection(checkBoard, i, j, 1, 1)|| //checking / diagonal
 800089a:	2b00      	cmp	r3, #0
 800089c:	d00b      	beq.n	80008b6 <checkState+0xae>
                        return checkBoard[i][j];
 800089e:	697a      	ldr	r2, [r7, #20]
 80008a0:	4613      	mov	r3, r2
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	4413      	add	r3, r2
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	461a      	mov	r2, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	441a      	add	r2, r3
 80008ae:	693b      	ldr	r3, [r7, #16]
 80008b0:	4413      	add	r3, r2
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	e00c      	b.n	80008d0 <checkState+0xc8>
        for (int j = 0; j < boardRows; j++){
 80008b6:	693b      	ldr	r3, [r7, #16]
 80008b8:	3301      	adds	r3, #1
 80008ba:	613b      	str	r3, [r7, #16]
 80008bc:	693b      	ldr	r3, [r7, #16]
 80008be:	2b05      	cmp	r3, #5
 80008c0:	ddb1      	ble.n	8000826 <checkState+0x1e>
    for (int i = 0; i< boardColumns; i++){
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	3301      	adds	r3, #1
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	2b06      	cmp	r3, #6
 80008cc:	dda8      	ble.n	8000820 <checkState+0x18>
                }
            }
        }
    }
	return 0;
 80008ce:	2300      	movs	r3, #0
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3718      	adds	r7, #24
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000055 	.word	0x20000055

080008dc <checkDirection>:
bool checkDirection(uint8_t checkBoard[boardColumns][boardRows], int i, int j, int dir_i, int dir_j){
 80008dc:	b480      	push	{r7}
 80008de:	b087      	sub	sp, #28
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	603b      	str	r3, [r7, #0]
    for (int k = 1; k < 4; k++){
 80008ea:	2301      	movs	r3, #1
 80008ec:	617b      	str	r3, [r7, #20]
 80008ee:	e04a      	b.n	8000986 <checkDirection+0xaa>
        if ((i+dir_i*k)>=boardColumns || (i+dir_i*k)<0){
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	697a      	ldr	r2, [r7, #20]
 80008f4:	fb03 f202 	mul.w	r2, r3, r2
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	4413      	add	r3, r2
 80008fc:	2b06      	cmp	r3, #6
 80008fe:	dc07      	bgt.n	8000910 <checkDirection+0x34>
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	697a      	ldr	r2, [r7, #20]
 8000904:	fb03 f202 	mul.w	r2, r3, r2
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	4413      	add	r3, r2
 800090c:	2b00      	cmp	r3, #0
 800090e:	da01      	bge.n	8000914 <checkDirection+0x38>
            return false;
 8000910:	2300      	movs	r3, #0
 8000912:	e03c      	b.n	800098e <checkDirection+0xb2>
        } 
        if ((j+dir_j*k)>=boardRows || (j+dir_j*k)<0){
 8000914:	6a3b      	ldr	r3, [r7, #32]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	fb03 f202 	mul.w	r2, r3, r2
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4413      	add	r3, r2
 8000920:	2b05      	cmp	r3, #5
 8000922:	dc07      	bgt.n	8000934 <checkDirection+0x58>
 8000924:	6a3b      	ldr	r3, [r7, #32]
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	fb03 f202 	mul.w	r2, r3, r2
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4413      	add	r3, r2
 8000930:	2b00      	cmp	r3, #0
 8000932:	da01      	bge.n	8000938 <checkDirection+0x5c>
            return false;
 8000934:	2300      	movs	r3, #0
 8000936:	e02a      	b.n	800098e <checkDirection+0xb2>
        } 
        if (checkBoard[i][j] != checkBoard[i+dir_i*k][j+dir_j*k]){
 8000938:	68ba      	ldr	r2, [r7, #8]
 800093a:	4613      	mov	r3, r2
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	4413      	add	r3, r2
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	461a      	mov	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	441a      	add	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4413      	add	r3, r2
 800094c:	781a      	ldrb	r2, [r3, #0]
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	6979      	ldr	r1, [r7, #20]
 8000952:	fb03 f101 	mul.w	r1, r3, r1
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	440b      	add	r3, r1
 800095a:	4619      	mov	r1, r3
 800095c:	460b      	mov	r3, r1
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	440b      	add	r3, r1
 8000962:	005b      	lsls	r3, r3, #1
 8000964:	4619      	mov	r1, r3
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	4419      	add	r1, r3
 800096a:	6a3b      	ldr	r3, [r7, #32]
 800096c:	6978      	ldr	r0, [r7, #20]
 800096e:	fb03 f000 	mul.w	r0, r3, r0
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4403      	add	r3, r0
 8000976:	5ccb      	ldrb	r3, [r1, r3]
 8000978:	429a      	cmp	r2, r3
 800097a:	d001      	beq.n	8000980 <checkDirection+0xa4>
            return false;
 800097c:	2300      	movs	r3, #0
 800097e:	e006      	b.n	800098e <checkDirection+0xb2>
    for (int k = 1; k < 4; k++){
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	3301      	adds	r3, #1
 8000984:	617b      	str	r3, [r7, #20]
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	2b03      	cmp	r3, #3
 800098a:	ddb1      	ble.n	80008f0 <checkDirection+0x14>
        }

    }
    return true;
 800098c:	2301      	movs	r3, #1

}
 800098e:	4618      	mov	r0, r3
 8000990:	371c      	adds	r7, #28
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <startTimer>:

void startTimer(void){
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	startTime = HAL_GetTick();
 80009a0:	f002 ff9a 	bl	80038d8 <HAL_GetTick>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a02      	ldr	r2, [pc, #8]	@ (80009b0 <startTimer+0x14>)
 80009a8:	6013      	str	r3, [r2, #0]
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000048 	.word	0x20000048

080009b4 <endTimer>:

void endTimer(){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
    endTime = HAL_GetTick();
 80009b8:	f002 ff8e 	bl	80038d8 <HAL_GetTick>
 80009bc:	4603      	mov	r3, r0
 80009be:	4a05      	ldr	r2, [pc, #20]	@ (80009d4 <endTimer+0x20>)
 80009c0:	6013      	str	r3, [r2, #0]
	timePlayed = endTime-startTime;
 80009c2:	4b04      	ldr	r3, [pc, #16]	@ (80009d4 <endTimer+0x20>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	4b04      	ldr	r3, [pc, #16]	@ (80009d8 <endTimer+0x24>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	4a03      	ldr	r2, [pc, #12]	@ (80009dc <endTimer+0x28>)
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	2000004c 	.word	0x2000004c
 80009d8:	20000048 	.word	0x20000048
 80009dc:	20000050 	.word	0x20000050

080009e0 <Screen1_Display>:


void Screen1_Display(void){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 80009e4:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 80009e8:	2000      	movs	r0, #0
 80009ea:	f001 f973 	bl	8001cd4 <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 80009ee:	4857      	ldr	r0, [pc, #348]	@ (8000b4c <Screen1_Display+0x16c>)
 80009f0:	f001 f9a2 	bl	8001d38 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 80009f4:	2000      	movs	r0, #0
 80009f6:	f001 f98f 	bl	8001d18 <LCD_SetTextColor>
    LCD_DisplayChar(20, 25, 'C');
 80009fa:	2243      	movs	r2, #67	@ 0x43
 80009fc:	2119      	movs	r1, #25
 80009fe:	2014      	movs	r0, #20
 8000a00:	f001 fa18 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(40, 25, 'O');
 8000a04:	224f      	movs	r2, #79	@ 0x4f
 8000a06:	2119      	movs	r1, #25
 8000a08:	2028      	movs	r0, #40	@ 0x28
 8000a0a:	f001 fa13 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(60, 25, 'N');
 8000a0e:	224e      	movs	r2, #78	@ 0x4e
 8000a10:	2119      	movs	r1, #25
 8000a12:	203c      	movs	r0, #60	@ 0x3c
 8000a14:	f001 fa0e 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(80, 25, 'N');
 8000a18:	224e      	movs	r2, #78	@ 0x4e
 8000a1a:	2119      	movs	r1, #25
 8000a1c:	2050      	movs	r0, #80	@ 0x50
 8000a1e:	f001 fa09 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(100, 25, 'E');
 8000a22:	2245      	movs	r2, #69	@ 0x45
 8000a24:	2119      	movs	r1, #25
 8000a26:	2064      	movs	r0, #100	@ 0x64
 8000a28:	f001 fa04 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(120, 25, 'C');
 8000a2c:	2243      	movs	r2, #67	@ 0x43
 8000a2e:	2119      	movs	r1, #25
 8000a30:	2078      	movs	r0, #120	@ 0x78
 8000a32:	f001 f9ff 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(140, 25, 'T');
 8000a36:	2254      	movs	r2, #84	@ 0x54
 8000a38:	2119      	movs	r1, #25
 8000a3a:	208c      	movs	r0, #140	@ 0x8c
 8000a3c:	f001 f9fa 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(180, 25, '4');
 8000a40:	2234      	movs	r2, #52	@ 0x34
 8000a42:	2119      	movs	r1, #25
 8000a44:	20b4      	movs	r0, #180	@ 0xb4
 8000a46:	f001 f9f5 	bl	8001e34 <LCD_DisplayChar>

    LCD_SetFont(&Font12x12);
 8000a4a:	4841      	ldr	r0, [pc, #260]	@ (8000b50 <Screen1_Display+0x170>)
 8000a4c:	f001 f974 	bl	8001d38 <LCD_SetFont>
    LCD_DisplayChar(20, 110, '1');
 8000a50:	2231      	movs	r2, #49	@ 0x31
 8000a52:	216e      	movs	r1, #110	@ 0x6e
 8000a54:	2014      	movs	r0, #20
 8000a56:	f001 f9ed 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(35, 110, 'P');
 8000a5a:	2250      	movs	r2, #80	@ 0x50
 8000a5c:	216e      	movs	r1, #110	@ 0x6e
 8000a5e:	2023      	movs	r0, #35	@ 0x23
 8000a60:	f001 f9e8 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(45, 110, 'L');
 8000a64:	224c      	movs	r2, #76	@ 0x4c
 8000a66:	216e      	movs	r1, #110	@ 0x6e
 8000a68:	202d      	movs	r0, #45	@ 0x2d
 8000a6a:	f001 f9e3 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(55, 110, 'A');
 8000a6e:	2241      	movs	r2, #65	@ 0x41
 8000a70:	216e      	movs	r1, #110	@ 0x6e
 8000a72:	2037      	movs	r0, #55	@ 0x37
 8000a74:	f001 f9de 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(65, 110, 'Y');
 8000a78:	2259      	movs	r2, #89	@ 0x59
 8000a7a:	216e      	movs	r1, #110	@ 0x6e
 8000a7c:	2041      	movs	r0, #65	@ 0x41
 8000a7e:	f001 f9d9 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(75, 110, 'E');
 8000a82:	2245      	movs	r2, #69	@ 0x45
 8000a84:	216e      	movs	r1, #110	@ 0x6e
 8000a86:	204b      	movs	r0, #75	@ 0x4b
 8000a88:	f001 f9d4 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(85, 110, 'R');
 8000a8c:	2252      	movs	r2, #82	@ 0x52
 8000a8e:	216e      	movs	r1, #110	@ 0x6e
 8000a90:	2055      	movs	r0, #85	@ 0x55
 8000a92:	f001 f9cf 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(40, 125, 'M');
 8000a96:	224d      	movs	r2, #77	@ 0x4d
 8000a98:	217d      	movs	r1, #125	@ 0x7d
 8000a9a:	2028      	movs	r0, #40	@ 0x28
 8000a9c:	f001 f9ca 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(50, 125, 'O');
 8000aa0:	224f      	movs	r2, #79	@ 0x4f
 8000aa2:	217d      	movs	r1, #125	@ 0x7d
 8000aa4:	2032      	movs	r0, #50	@ 0x32
 8000aa6:	f001 f9c5 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(60, 125, 'D');
 8000aaa:	2244      	movs	r2, #68	@ 0x44
 8000aac:	217d      	movs	r1, #125	@ 0x7d
 8000aae:	203c      	movs	r0, #60	@ 0x3c
 8000ab0:	f001 f9c0 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(70, 125, 'E');
 8000ab4:	2245      	movs	r2, #69	@ 0x45
 8000ab6:	217d      	movs	r1, #125	@ 0x7d
 8000ab8:	2046      	movs	r0, #70	@ 0x46
 8000aba:	f001 f9bb 	bl	8001e34 <LCD_DisplayChar>

    LCD_DisplayChar(140, 110, '2');
 8000abe:	2232      	movs	r2, #50	@ 0x32
 8000ac0:	216e      	movs	r1, #110	@ 0x6e
 8000ac2:	208c      	movs	r0, #140	@ 0x8c
 8000ac4:	f001 f9b6 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(155, 110, 'P');
 8000ac8:	2250      	movs	r2, #80	@ 0x50
 8000aca:	216e      	movs	r1, #110	@ 0x6e
 8000acc:	209b      	movs	r0, #155	@ 0x9b
 8000ace:	f001 f9b1 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(165, 110, 'L');
 8000ad2:	224c      	movs	r2, #76	@ 0x4c
 8000ad4:	216e      	movs	r1, #110	@ 0x6e
 8000ad6:	20a5      	movs	r0, #165	@ 0xa5
 8000ad8:	f001 f9ac 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(175, 110, 'A');
 8000adc:	2241      	movs	r2, #65	@ 0x41
 8000ade:	216e      	movs	r1, #110	@ 0x6e
 8000ae0:	20af      	movs	r0, #175	@ 0xaf
 8000ae2:	f001 f9a7 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(185, 110, 'Y');
 8000ae6:	2259      	movs	r2, #89	@ 0x59
 8000ae8:	216e      	movs	r1, #110	@ 0x6e
 8000aea:	20b9      	movs	r0, #185	@ 0xb9
 8000aec:	f001 f9a2 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(195, 110, 'E');
 8000af0:	2245      	movs	r2, #69	@ 0x45
 8000af2:	216e      	movs	r1, #110	@ 0x6e
 8000af4:	20c3      	movs	r0, #195	@ 0xc3
 8000af6:	f001 f99d 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(205, 110, 'R');
 8000afa:	2252      	movs	r2, #82	@ 0x52
 8000afc:	216e      	movs	r1, #110	@ 0x6e
 8000afe:	20cd      	movs	r0, #205	@ 0xcd
 8000b00:	f001 f998 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(160, 125, 'M');
 8000b04:	224d      	movs	r2, #77	@ 0x4d
 8000b06:	217d      	movs	r1, #125	@ 0x7d
 8000b08:	20a0      	movs	r0, #160	@ 0xa0
 8000b0a:	f001 f993 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(170, 125, 'O');
 8000b0e:	224f      	movs	r2, #79	@ 0x4f
 8000b10:	217d      	movs	r1, #125	@ 0x7d
 8000b12:	20aa      	movs	r0, #170	@ 0xaa
 8000b14:	f001 f98e 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(180, 125, 'D');
 8000b18:	2244      	movs	r2, #68	@ 0x44
 8000b1a:	217d      	movs	r1, #125	@ 0x7d
 8000b1c:	20b4      	movs	r0, #180	@ 0xb4
 8000b1e:	f001 f989 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(190, 125, 'E');
 8000b22:	2245      	movs	r2, #69	@ 0x45
 8000b24:	217d      	movs	r1, #125	@ 0x7d
 8000b26:	20be      	movs	r0, #190	@ 0xbe
 8000b28:	f001 f984 	bl	8001e34 <LCD_DisplayChar>


    LCD_Draw_Circle_Fill(60, (LCD_PIXEL_HEIGHT/2)+20, 40, LCD_COLOR_RED);
 8000b2c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000b30:	2228      	movs	r2, #40	@ 0x28
 8000b32:	21b4      	movs	r1, #180	@ 0xb4
 8000b34:	203c      	movs	r0, #60	@ 0x3c
 8000b36:	f001 f879 	bl	8001c2c <LCD_Draw_Circle_Fill>
    LCD_Draw_Circle_Fill(LCD_PIXEL_WIDTH-60, (LCD_PIXEL_HEIGHT/2)+20, 40, LCD_COLOR_BLUE);
 8000b3a:	231f      	movs	r3, #31
 8000b3c:	2228      	movs	r2, #40	@ 0x28
 8000b3e:	21b4      	movs	r1, #180	@ 0xb4
 8000b40:	20b4      	movs	r0, #180	@ 0xb4
 8000b42:	f001 f873 	bl	8001c2c <LCD_Draw_Circle_Fill>
}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	20000008 	.word	0x20000008
 8000b50:	20000010 	.word	0x20000010

08000b54 <Screen2_DisplayBoard>:

void Screen2_DisplayBoard(void){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000b5a:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f001 f8b8 	bl	8001cd4 <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000b64:	484f      	ldr	r0, [pc, #316]	@ (8000ca4 <Screen2_DisplayBoard+0x150>)
 8000b66:	f001 f8e7 	bl	8001d38 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000b6a:	2000      	movs	r0, #0
 8000b6c:	f001 f8d4 	bl	8001d18 <LCD_SetTextColor>
    LCD_DisplayChar(20, 25, 'C');
 8000b70:	2243      	movs	r2, #67	@ 0x43
 8000b72:	2119      	movs	r1, #25
 8000b74:	2014      	movs	r0, #20
 8000b76:	f001 f95d 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(40, 25, 'O');
 8000b7a:	224f      	movs	r2, #79	@ 0x4f
 8000b7c:	2119      	movs	r1, #25
 8000b7e:	2028      	movs	r0, #40	@ 0x28
 8000b80:	f001 f958 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(60, 25, 'N');
 8000b84:	224e      	movs	r2, #78	@ 0x4e
 8000b86:	2119      	movs	r1, #25
 8000b88:	203c      	movs	r0, #60	@ 0x3c
 8000b8a:	f001 f953 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(80, 25, 'N');
 8000b8e:	224e      	movs	r2, #78	@ 0x4e
 8000b90:	2119      	movs	r1, #25
 8000b92:	2050      	movs	r0, #80	@ 0x50
 8000b94:	f001 f94e 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(100, 25, 'E');
 8000b98:	2245      	movs	r2, #69	@ 0x45
 8000b9a:	2119      	movs	r1, #25
 8000b9c:	2064      	movs	r0, #100	@ 0x64
 8000b9e:	f001 f949 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(120, 25, 'C');
 8000ba2:	2243      	movs	r2, #67	@ 0x43
 8000ba4:	2119      	movs	r1, #25
 8000ba6:	2078      	movs	r0, #120	@ 0x78
 8000ba8:	f001 f944 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(140, 25, 'T');
 8000bac:	2254      	movs	r2, #84	@ 0x54
 8000bae:	2119      	movs	r1, #25
 8000bb0:	208c      	movs	r0, #140	@ 0x8c
 8000bb2:	f001 f93f 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(180, 25, '4');
 8000bb6:	2234      	movs	r2, #52	@ 0x34
 8000bb8:	2119      	movs	r1, #25
 8000bba:	20b4      	movs	r0, #180	@ 0xb4
 8000bbc:	f001 f93a 	bl	8001e34 <LCD_DisplayChar>

    for (int i = 0; i<boardColumns; i++){
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	e065      	b.n	8000c92 <Screen2_DisplayBoard+0x13e>
        for (int j = 0; j<boardRows; j++){
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	e05c      	b.n	8000c86 <Screen2_DisplayBoard+0x132>
            if (gameBoard[i][j] == 1){
 8000bcc:	4936      	ldr	r1, [pc, #216]	@ (8000ca8 <Screen2_DisplayBoard+0x154>)
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	18ca      	adds	r2, r1, r3
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	4413      	add	r3, r2
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d115      	bne.n	8000c10 <Screen2_DisplayBoard+0xbc>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLUE);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3301      	adds	r3, #1
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	461a      	mov	r2, r3
 8000bec:	0112      	lsls	r2, r2, #4
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	b298      	uxth	r0, r3
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	3373      	adds	r3, #115	@ 0x73
 8000c04:	b299      	uxth	r1, r3
 8000c06:	231f      	movs	r3, #31
 8000c08:	220c      	movs	r2, #12
 8000c0a:	f001 f80f 	bl	8001c2c <LCD_Draw_Circle_Fill>
 8000c0e:	e037      	b.n	8000c80 <Screen2_DisplayBoard+0x12c>
            }
            else if (gameBoard[i][j] == 2){
 8000c10:	4925      	ldr	r1, [pc, #148]	@ (8000ca8 <Screen2_DisplayBoard+0x154>)
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	4613      	mov	r3, r2
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	4413      	add	r3, r2
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	18ca      	adds	r2, r1, r3
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	4413      	add	r3, r2
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d116      	bne.n	8000c56 <Screen2_DisplayBoard+0x102>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_RED);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	461a      	mov	r2, r3
 8000c30:	0112      	lsls	r2, r2, #4
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	b298      	uxth	r0, r3
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	0112      	lsls	r2, r2, #4
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	3373      	adds	r3, #115	@ 0x73
 8000c48:	b299      	uxth	r1, r3
 8000c4a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c4e:	220c      	movs	r2, #12
 8000c50:	f000 ffec 	bl	8001c2c <LCD_Draw_Circle_Fill>
 8000c54:	e014      	b.n	8000c80 <Screen2_DisplayBoard+0x12c>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLACK);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	0112      	lsls	r2, r2, #4
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	b298      	uxth	r0, r3
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	0112      	lsls	r2, r2, #4
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	3373      	adds	r3, #115	@ 0x73
 8000c76:	b299      	uxth	r1, r3
 8000c78:	2300      	movs	r3, #0
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	f000 ffd6 	bl	8001c2c <LCD_Draw_Circle_Fill>
        for (int j = 0; j<boardRows; j++){
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	3301      	adds	r3, #1
 8000c84:	603b      	str	r3, [r7, #0]
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	2b05      	cmp	r3, #5
 8000c8a:	dd9f      	ble.n	8000bcc <Screen2_DisplayBoard+0x78>
    for (int i = 0; i<boardColumns; i++){
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	607b      	str	r3, [r7, #4]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2b06      	cmp	r3, #6
 8000c96:	dd96      	ble.n	8000bc6 <Screen2_DisplayBoard+0x72>
            }
        }
    }
}
 8000c98:	bf00      	nop
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000058 	.word	0x20000058

08000cac <Screen2_DisplayMoveChip>:

void Screen2_DisplayMoveChip(void){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
    for (int i = 0; i<boardColumns; i++){
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	607b      	str	r3, [r7, #4]
 8000cb6:	e037      	b.n	8000d28 <Screen2_DisplayMoveChip+0x7c>
        if (i == chipLoc){
 8000cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d38 <Screen2_DisplayMoveChip+0x8c>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d120      	bne.n	8000d06 <Screen2_DisplayMoveChip+0x5a>
            if (player1turn){
 8000cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <Screen2_DisplayMoveChip+0x90>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d00d      	beq.n	8000ce8 <Screen2_DisplayMoveChip+0x3c>
                LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_BLUE);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	0112      	lsls	r2, r2, #4
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	b298      	uxth	r0, r3
 8000cdc:	231f      	movs	r3, #31
 8000cde:	220c      	movs	r2, #12
 8000ce0:	2150      	movs	r1, #80	@ 0x50
 8000ce2:	f000 ffa3 	bl	8001c2c <LCD_Draw_Circle_Fill>
 8000ce6:	e01c      	b.n	8000d22 <Screen2_DisplayMoveChip+0x76>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_RED);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3301      	adds	r3, #1
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	461a      	mov	r2, r3
 8000cf0:	0112      	lsls	r2, r2, #4
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	b298      	uxth	r0, r3
 8000cf8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000cfc:	220c      	movs	r2, #12
 8000cfe:	2150      	movs	r1, #80	@ 0x50
 8000d00:	f000 ff94 	bl	8001c2c <LCD_Draw_Circle_Fill>
 8000d04:	e00d      	b.n	8000d22 <Screen2_DisplayMoveChip+0x76>
            }
        }
        else{
            LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_GREY);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	b29b      	uxth	r3, r3
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	0112      	lsls	r2, r2, #4
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	b298      	uxth	r0, r3
 8000d16:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	2150      	movs	r1, #80	@ 0x50
 8000d1e:	f000 ff85 	bl	8001c2c <LCD_Draw_Circle_Fill>
    for (int i = 0; i<boardColumns; i++){
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3301      	adds	r3, #1
 8000d26:	607b      	str	r3, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b06      	cmp	r3, #6
 8000d2c:	ddc4      	ble.n	8000cb8 <Screen2_DisplayMoveChip+0xc>
        }
    }

}
 8000d2e:	bf00      	nop
 8000d30:	bf00      	nop
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	20000001 	.word	0x20000001

08000d40 <Screen3_Display>:

void Screen3_Display(void){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000d46:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f000 ffc2 	bl	8001cd4 <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000d50:	48e3      	ldr	r0, [pc, #908]	@ (80010e0 <Screen3_Display+0x3a0>)
 8000d52:	f000 fff1 	bl	8001d38 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f000 ffde 	bl	8001d18 <LCD_SetTextColor>
    LCD_DisplayChar(20, 15, 'C');
 8000d5c:	2243      	movs	r2, #67	@ 0x43
 8000d5e:	210f      	movs	r1, #15
 8000d60:	2014      	movs	r0, #20
 8000d62:	f001 f867 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(40, 15, 'O');
 8000d66:	224f      	movs	r2, #79	@ 0x4f
 8000d68:	210f      	movs	r1, #15
 8000d6a:	2028      	movs	r0, #40	@ 0x28
 8000d6c:	f001 f862 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(60, 15, 'N');
 8000d70:	224e      	movs	r2, #78	@ 0x4e
 8000d72:	210f      	movs	r1, #15
 8000d74:	203c      	movs	r0, #60	@ 0x3c
 8000d76:	f001 f85d 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(80, 15, 'N');
 8000d7a:	224e      	movs	r2, #78	@ 0x4e
 8000d7c:	210f      	movs	r1, #15
 8000d7e:	2050      	movs	r0, #80	@ 0x50
 8000d80:	f001 f858 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(100, 15, 'E');
 8000d84:	2245      	movs	r2, #69	@ 0x45
 8000d86:	210f      	movs	r1, #15
 8000d88:	2064      	movs	r0, #100	@ 0x64
 8000d8a:	f001 f853 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(120, 15, 'C');
 8000d8e:	2243      	movs	r2, #67	@ 0x43
 8000d90:	210f      	movs	r1, #15
 8000d92:	2078      	movs	r0, #120	@ 0x78
 8000d94:	f001 f84e 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(140, 15, 'T');
 8000d98:	2254      	movs	r2, #84	@ 0x54
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	208c      	movs	r0, #140	@ 0x8c
 8000d9e:	f001 f849 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(180, 15, '4');
 8000da2:	2234      	movs	r2, #52	@ 0x34
 8000da4:	210f      	movs	r1, #15
 8000da6:	20b4      	movs	r0, #180	@ 0xb4
 8000da8:	f001 f844 	bl	8001e34 <LCD_DisplayChar>

    char score1 = (char)(player1_Score+48);
 8000dac:	4bcd      	ldr	r3, [pc, #820]	@ (80010e4 <Screen3_Display+0x3a4>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	3330      	adds	r3, #48	@ 0x30
 8000db2:	73fb      	strb	r3, [r7, #15]
	char score2 = (char)(player2_Score+48);
 8000db4:	4bcc      	ldr	r3, [pc, #816]	@ (80010e8 <Screen3_Display+0x3a8>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	3330      	adds	r3, #48	@ 0x30
 8000dba:	73bb      	strb	r3, [r7, #14]

    LCD_SetFont(&Font12x12);
 8000dbc:	48cb      	ldr	r0, [pc, #812]	@ (80010ec <Screen3_Display+0x3ac>)
 8000dbe:	f000 ffbb 	bl	8001d38 <LCD_SetFont>
	LCD_DisplayChar(20, 40, 'P');
 8000dc2:	2250      	movs	r2, #80	@ 0x50
 8000dc4:	2128      	movs	r1, #40	@ 0x28
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f001 f834 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(30, 40, 'L');
 8000dcc:	224c      	movs	r2, #76	@ 0x4c
 8000dce:	2128      	movs	r1, #40	@ 0x28
 8000dd0:	201e      	movs	r0, #30
 8000dd2:	f001 f82f 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(40, 40, 'A');
 8000dd6:	2241      	movs	r2, #65	@ 0x41
 8000dd8:	2128      	movs	r1, #40	@ 0x28
 8000dda:	2028      	movs	r0, #40	@ 0x28
 8000ddc:	f001 f82a 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(50, 40, 'Y');
 8000de0:	2259      	movs	r2, #89	@ 0x59
 8000de2:	2128      	movs	r1, #40	@ 0x28
 8000de4:	2032      	movs	r0, #50	@ 0x32
 8000de6:	f001 f825 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(60, 40, 'E');
 8000dea:	2245      	movs	r2, #69	@ 0x45
 8000dec:	2128      	movs	r1, #40	@ 0x28
 8000dee:	203c      	movs	r0, #60	@ 0x3c
 8000df0:	f001 f820 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(70, 40, 'R');
 8000df4:	2252      	movs	r2, #82	@ 0x52
 8000df6:	2128      	movs	r1, #40	@ 0x28
 8000df8:	2046      	movs	r0, #70	@ 0x46
 8000dfa:	f001 f81b 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(85, 40, '1');
 8000dfe:	2231      	movs	r2, #49	@ 0x31
 8000e00:	2128      	movs	r1, #40	@ 0x28
 8000e02:	2055      	movs	r0, #85	@ 0x55
 8000e04:	f001 f816 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(25, 55, 'S');
 8000e08:	2253      	movs	r2, #83	@ 0x53
 8000e0a:	2137      	movs	r1, #55	@ 0x37
 8000e0c:	2019      	movs	r0, #25
 8000e0e:	f001 f811 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(35, 55, 'C');
 8000e12:	2243      	movs	r2, #67	@ 0x43
 8000e14:	2137      	movs	r1, #55	@ 0x37
 8000e16:	2023      	movs	r0, #35	@ 0x23
 8000e18:	f001 f80c 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(45, 55, 'O');
 8000e1c:	224f      	movs	r2, #79	@ 0x4f
 8000e1e:	2137      	movs	r1, #55	@ 0x37
 8000e20:	202d      	movs	r0, #45	@ 0x2d
 8000e22:	f001 f807 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(55, 55, 'R');
 8000e26:	2252      	movs	r2, #82	@ 0x52
 8000e28:	2137      	movs	r1, #55	@ 0x37
 8000e2a:	2037      	movs	r0, #55	@ 0x37
 8000e2c:	f001 f802 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(65, 55, 'E');
 8000e30:	2245      	movs	r2, #69	@ 0x45
 8000e32:	2137      	movs	r1, #55	@ 0x37
 8000e34:	2041      	movs	r0, #65	@ 0x41
 8000e36:	f000 fffd 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(75, 55, ':');
 8000e3a:	223a      	movs	r2, #58	@ 0x3a
 8000e3c:	2137      	movs	r1, #55	@ 0x37
 8000e3e:	204b      	movs	r0, #75	@ 0x4b
 8000e40:	f000 fff8 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(85, 55, score1);
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	461a      	mov	r2, r3
 8000e48:	2137      	movs	r1, #55	@ 0x37
 8000e4a:	2055      	movs	r0, #85	@ 0x55
 8000e4c:	f000 fff2 	bl	8001e34 <LCD_DisplayChar>

    LCD_DisplayChar(140, 40, 'P');
 8000e50:	2250      	movs	r2, #80	@ 0x50
 8000e52:	2128      	movs	r1, #40	@ 0x28
 8000e54:	208c      	movs	r0, #140	@ 0x8c
 8000e56:	f000 ffed 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(150, 40, 'L');
 8000e5a:	224c      	movs	r2, #76	@ 0x4c
 8000e5c:	2128      	movs	r1, #40	@ 0x28
 8000e5e:	2096      	movs	r0, #150	@ 0x96
 8000e60:	f000 ffe8 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(160, 40, 'A');
 8000e64:	2241      	movs	r2, #65	@ 0x41
 8000e66:	2128      	movs	r1, #40	@ 0x28
 8000e68:	20a0      	movs	r0, #160	@ 0xa0
 8000e6a:	f000 ffe3 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(170, 40, 'Y');
 8000e6e:	2259      	movs	r2, #89	@ 0x59
 8000e70:	2128      	movs	r1, #40	@ 0x28
 8000e72:	20aa      	movs	r0, #170	@ 0xaa
 8000e74:	f000 ffde 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(180, 40, 'E');
 8000e78:	2245      	movs	r2, #69	@ 0x45
 8000e7a:	2128      	movs	r1, #40	@ 0x28
 8000e7c:	20b4      	movs	r0, #180	@ 0xb4
 8000e7e:	f000 ffd9 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(190, 40, 'R');
 8000e82:	2252      	movs	r2, #82	@ 0x52
 8000e84:	2128      	movs	r1, #40	@ 0x28
 8000e86:	20be      	movs	r0, #190	@ 0xbe
 8000e88:	f000 ffd4 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(205, 40, '2');
 8000e8c:	2232      	movs	r2, #50	@ 0x32
 8000e8e:	2128      	movs	r1, #40	@ 0x28
 8000e90:	20cd      	movs	r0, #205	@ 0xcd
 8000e92:	f000 ffcf 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(145, 55, 'S');
 8000e96:	2253      	movs	r2, #83	@ 0x53
 8000e98:	2137      	movs	r1, #55	@ 0x37
 8000e9a:	2091      	movs	r0, #145	@ 0x91
 8000e9c:	f000 ffca 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(155, 55, 'C');
 8000ea0:	2243      	movs	r2, #67	@ 0x43
 8000ea2:	2137      	movs	r1, #55	@ 0x37
 8000ea4:	209b      	movs	r0, #155	@ 0x9b
 8000ea6:	f000 ffc5 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(165, 55, 'O');
 8000eaa:	224f      	movs	r2, #79	@ 0x4f
 8000eac:	2137      	movs	r1, #55	@ 0x37
 8000eae:	20a5      	movs	r0, #165	@ 0xa5
 8000eb0:	f000 ffc0 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(175, 55, 'R');
 8000eb4:	2252      	movs	r2, #82	@ 0x52
 8000eb6:	2137      	movs	r1, #55	@ 0x37
 8000eb8:	20af      	movs	r0, #175	@ 0xaf
 8000eba:	f000 ffbb 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(185, 55, 'E');
 8000ebe:	2245      	movs	r2, #69	@ 0x45
 8000ec0:	2137      	movs	r1, #55	@ 0x37
 8000ec2:	20b9      	movs	r0, #185	@ 0xb9
 8000ec4:	f000 ffb6 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(195, 55, ':');
 8000ec8:	223a      	movs	r2, #58	@ 0x3a
 8000eca:	2137      	movs	r1, #55	@ 0x37
 8000ecc:	20c3      	movs	r0, #195	@ 0xc3
 8000ece:	f000 ffb1 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(205, 55, score2);
 8000ed2:	7bbb      	ldrb	r3, [r7, #14]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	2137      	movs	r1, #55	@ 0x37
 8000ed8:	20cd      	movs	r0, #205	@ 0xcd
 8000eda:	f000 ffab 	bl	8001e34 <LCD_DisplayChar>

	LCD_DisplayChar(40, 70, 'T');
 8000ede:	2254      	movs	r2, #84	@ 0x54
 8000ee0:	2146      	movs	r1, #70	@ 0x46
 8000ee2:	2028      	movs	r0, #40	@ 0x28
 8000ee4:	f000 ffa6 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(50, 70, 'I');
 8000ee8:	2249      	movs	r2, #73	@ 0x49
 8000eea:	2146      	movs	r1, #70	@ 0x46
 8000eec:	2032      	movs	r0, #50	@ 0x32
 8000eee:	f000 ffa1 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(55, 70, 'M');
 8000ef2:	224d      	movs	r2, #77	@ 0x4d
 8000ef4:	2146      	movs	r1, #70	@ 0x46
 8000ef6:	2037      	movs	r0, #55	@ 0x37
 8000ef8:	f000 ff9c 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(65, 70, 'E');
 8000efc:	2245      	movs	r2, #69	@ 0x45
 8000efe:	2146      	movs	r1, #70	@ 0x46
 8000f00:	2041      	movs	r0, #65	@ 0x41
 8000f02:	f000 ff97 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(80, 70, 'P');
 8000f06:	2250      	movs	r2, #80	@ 0x50
 8000f08:	2146      	movs	r1, #70	@ 0x46
 8000f0a:	2050      	movs	r0, #80	@ 0x50
 8000f0c:	f000 ff92 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(90, 70, 'L');
 8000f10:	224c      	movs	r2, #76	@ 0x4c
 8000f12:	2146      	movs	r1, #70	@ 0x46
 8000f14:	205a      	movs	r0, #90	@ 0x5a
 8000f16:	f000 ff8d 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(100, 70, 'A');
 8000f1a:	2241      	movs	r2, #65	@ 0x41
 8000f1c:	2146      	movs	r1, #70	@ 0x46
 8000f1e:	2064      	movs	r0, #100	@ 0x64
 8000f20:	f000 ff88 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(110, 70, 'Y');
 8000f24:	2259      	movs	r2, #89	@ 0x59
 8000f26:	2146      	movs	r1, #70	@ 0x46
 8000f28:	206e      	movs	r0, #110	@ 0x6e
 8000f2a:	f000 ff83 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(120, 70, 'E');
 8000f2e:	2245      	movs	r2, #69	@ 0x45
 8000f30:	2146      	movs	r1, #70	@ 0x46
 8000f32:	2078      	movs	r0, #120	@ 0x78
 8000f34:	f000 ff7e 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(130, 70, 'D');
 8000f38:	2244      	movs	r2, #68	@ 0x44
 8000f3a:	2146      	movs	r1, #70	@ 0x46
 8000f3c:	2082      	movs	r0, #130	@ 0x82
 8000f3e:	f000 ff79 	bl	8001e34 <LCD_DisplayChar>

	uint32_t seconds = timePlayed/1000;
 8000f42:	4b6b      	ldr	r3, [pc, #428]	@ (80010f0 <Screen3_Display+0x3b0>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a6b      	ldr	r2, [pc, #428]	@ (80010f4 <Screen3_Display+0x3b4>)
 8000f48:	fba2 2303 	umull	r2, r3, r2, r3
 8000f4c:	099b      	lsrs	r3, r3, #6
 8000f4e:	60bb      	str	r3, [r7, #8]
	uint32_t minutes = seconds/60;
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	4a69      	ldr	r2, [pc, #420]	@ (80010f8 <Screen3_Display+0x3b8>)
 8000f54:	fba2 2303 	umull	r2, r3, r2, r3
 8000f58:	095b      	lsrs	r3, r3, #5
 8000f5a:	607b      	str	r3, [r7, #4]
	seconds = seconds-(minutes*60);
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	011b      	lsls	r3, r3, #4
 8000f62:	1a9b      	subs	r3, r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	461a      	mov	r2, r3
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	1a9b      	subs	r3, r3, r2
 8000f6c:	60bb      	str	r3, [r7, #8]
	char msb_min = (char)((minutes/10)+48);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a62      	ldr	r2, [pc, #392]	@ (80010fc <Screen3_Display+0x3bc>)
 8000f72:	fba2 2303 	umull	r2, r3, r2, r3
 8000f76:	08db      	lsrs	r3, r3, #3
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	3330      	adds	r3, #48	@ 0x30
 8000f7c:	70fb      	strb	r3, [r7, #3]
	char lsb_min = (char)((minutes-((minutes/10)*10))+48);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	495d      	ldr	r1, [pc, #372]	@ (80010fc <Screen3_Display+0x3bc>)
 8000f86:	fba1 1303 	umull	r1, r3, r1, r3
 8000f8a:	08db      	lsrs	r3, r3, #3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	4619      	mov	r1, r3
 8000f90:	0089      	lsls	r1, r1, #2
 8000f92:	440b      	add	r3, r1
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	3330      	adds	r3, #48	@ 0x30
 8000f9e:	70bb      	strb	r3, [r7, #2]
	char msb_sec = (char)((seconds/10)+48);
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4a56      	ldr	r2, [pc, #344]	@ (80010fc <Screen3_Display+0x3bc>)
 8000fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa8:	08db      	lsrs	r3, r3, #3
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	3330      	adds	r3, #48	@ 0x30
 8000fae:	707b      	strb	r3, [r7, #1]
	char lsb_sec = (char)((seconds-((seconds/10)*10))+48);
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	4951      	ldr	r1, [pc, #324]	@ (80010fc <Screen3_Display+0x3bc>)
 8000fb8:	fba1 1303 	umull	r1, r3, r1, r3
 8000fbc:	08db      	lsrs	r3, r3, #3
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	0089      	lsls	r1, r1, #2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	3330      	adds	r3, #48	@ 0x30
 8000fd0:	703b      	strb	r3, [r7, #0]
	LCD_DisplayChar(150, 70, msb_min);
 8000fd2:	78fb      	ldrb	r3, [r7, #3]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	2146      	movs	r1, #70	@ 0x46
 8000fd8:	2096      	movs	r0, #150	@ 0x96
 8000fda:	f000 ff2b 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(160, 70, lsb_min);
 8000fde:	78bb      	ldrb	r3, [r7, #2]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	2146      	movs	r1, #70	@ 0x46
 8000fe4:	20a0      	movs	r0, #160	@ 0xa0
 8000fe6:	f000 ff25 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(167, 70, ':');
 8000fea:	223a      	movs	r2, #58	@ 0x3a
 8000fec:	2146      	movs	r1, #70	@ 0x46
 8000fee:	20a7      	movs	r0, #167	@ 0xa7
 8000ff0:	f000 ff20 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(170, 70, msb_sec);
 8000ff4:	787b      	ldrb	r3, [r7, #1]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	2146      	movs	r1, #70	@ 0x46
 8000ffa:	20aa      	movs	r0, #170	@ 0xaa
 8000ffc:	f000 ff1a 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(180, 70, lsb_sec);
 8001000:	783b      	ldrb	r3, [r7, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	2146      	movs	r1, #70	@ 0x46
 8001006:	20b4      	movs	r0, #180	@ 0xb4
 8001008:	f000 ff14 	bl	8001e34 <LCD_DisplayChar>
    
    LCD_DisplayChar(15, 85, 'P');
 800100c:	2250      	movs	r2, #80	@ 0x50
 800100e:	2155      	movs	r1, #85	@ 0x55
 8001010:	200f      	movs	r0, #15
 8001012:	f000 ff0f 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(25, 85, 'R');
 8001016:	2252      	movs	r2, #82	@ 0x52
 8001018:	2155      	movs	r1, #85	@ 0x55
 800101a:	2019      	movs	r0, #25
 800101c:	f000 ff0a 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(35, 85, 'E');
 8001020:	2245      	movs	r2, #69	@ 0x45
 8001022:	2155      	movs	r1, #85	@ 0x55
 8001024:	2023      	movs	r0, #35	@ 0x23
 8001026:	f000 ff05 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(45, 85, 'S');
 800102a:	2253      	movs	r2, #83	@ 0x53
 800102c:	2155      	movs	r1, #85	@ 0x55
 800102e:	202d      	movs	r0, #45	@ 0x2d
 8001030:	f000 ff00 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(55, 85, 'S');
 8001034:	2253      	movs	r2, #83	@ 0x53
 8001036:	2155      	movs	r1, #85	@ 0x55
 8001038:	2037      	movs	r0, #55	@ 0x37
 800103a:	f000 fefb 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(70, 85, 'B');
 800103e:	2242      	movs	r2, #66	@ 0x42
 8001040:	2155      	movs	r1, #85	@ 0x55
 8001042:	2046      	movs	r0, #70	@ 0x46
 8001044:	f000 fef6 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(80, 85, 'U');
 8001048:	2255      	movs	r2, #85	@ 0x55
 800104a:	2155      	movs	r1, #85	@ 0x55
 800104c:	2050      	movs	r0, #80	@ 0x50
 800104e:	f000 fef1 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(90, 85, 'T');
 8001052:	2254      	movs	r2, #84	@ 0x54
 8001054:	2155      	movs	r1, #85	@ 0x55
 8001056:	205a      	movs	r0, #90	@ 0x5a
 8001058:	f000 feec 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(100, 85, 'T');
 800105c:	2254      	movs	r2, #84	@ 0x54
 800105e:	2155      	movs	r1, #85	@ 0x55
 8001060:	2064      	movs	r0, #100	@ 0x64
 8001062:	f000 fee7 	bl	8001e34 <LCD_DisplayChar>
	LCD_DisplayChar(110, 85, 'O');
 8001066:	224f      	movs	r2, #79	@ 0x4f
 8001068:	2155      	movs	r1, #85	@ 0x55
 800106a:	206e      	movs	r0, #110	@ 0x6e
 800106c:	f000 fee2 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(120, 85, 'N');
 8001070:	224e      	movs	r2, #78	@ 0x4e
 8001072:	2155      	movs	r1, #85	@ 0x55
 8001074:	2078      	movs	r0, #120	@ 0x78
 8001076:	f000 fedd 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(135, 85, 'T');
 800107a:	2254      	movs	r2, #84	@ 0x54
 800107c:	2155      	movs	r1, #85	@ 0x55
 800107e:	2087      	movs	r0, #135	@ 0x87
 8001080:	f000 fed8 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(145, 85, 'O');
 8001084:	224f      	movs	r2, #79	@ 0x4f
 8001086:	2155      	movs	r1, #85	@ 0x55
 8001088:	2091      	movs	r0, #145	@ 0x91
 800108a:	f000 fed3 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(160, 85, 'R');
 800108e:	2252      	movs	r2, #82	@ 0x52
 8001090:	2155      	movs	r1, #85	@ 0x55
 8001092:	20a0      	movs	r0, #160	@ 0xa0
 8001094:	f000 fece 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(170, 85, 'E');
 8001098:	2245      	movs	r2, #69	@ 0x45
 800109a:	2155      	movs	r1, #85	@ 0x55
 800109c:	20aa      	movs	r0, #170	@ 0xaa
 800109e:	f000 fec9 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(180, 85, 'S');
 80010a2:	2253      	movs	r2, #83	@ 0x53
 80010a4:	2155      	movs	r1, #85	@ 0x55
 80010a6:	20b4      	movs	r0, #180	@ 0xb4
 80010a8:	f000 fec4 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(190, 85, 'T');
 80010ac:	2254      	movs	r2, #84	@ 0x54
 80010ae:	2155      	movs	r1, #85	@ 0x55
 80010b0:	20be      	movs	r0, #190	@ 0xbe
 80010b2:	f000 febf 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(200, 85, 'A');
 80010b6:	2241      	movs	r2, #65	@ 0x41
 80010b8:	2155      	movs	r1, #85	@ 0x55
 80010ba:	20c8      	movs	r0, #200	@ 0xc8
 80010bc:	f000 feba 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(210, 85, 'R');
 80010c0:	2252      	movs	r2, #82	@ 0x52
 80010c2:	2155      	movs	r1, #85	@ 0x55
 80010c4:	20d2      	movs	r0, #210	@ 0xd2
 80010c6:	f000 feb5 	bl	8001e34 <LCD_DisplayChar>
    LCD_DisplayChar(220, 85, 'T');
 80010ca:	2254      	movs	r2, #84	@ 0x54
 80010cc:	2155      	movs	r1, #85	@ 0x55
 80010ce:	20dc      	movs	r0, #220	@ 0xdc
 80010d0:	f000 feb0 	bl	8001e34 <LCD_DisplayChar>

    for (int i = 0; i<boardColumns; i++){
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	e075      	b.n	80011c6 <Screen3_Display+0x486>
        for (int j = 0; j<boardRows; j++){
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	e06c      	b.n	80011ba <Screen3_Display+0x47a>
 80010e0:	20000008 	.word	0x20000008
 80010e4:	20000045 	.word	0x20000045
 80010e8:	20000046 	.word	0x20000046
 80010ec:	20000010 	.word	0x20000010
 80010f0:	20000050 	.word	0x20000050
 80010f4:	10624dd3 	.word	0x10624dd3
 80010f8:	88888889 	.word	0x88888889
 80010fc:	cccccccd 	.word	0xcccccccd
            if (gameBoard[i][j] == 1){
 8001100:	4938      	ldr	r1, [pc, #224]	@ (80011e4 <Screen3_Display+0x4a4>)
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	4613      	mov	r3, r2
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	4413      	add	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	18ca      	adds	r2, r1, r3
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d115      	bne.n	8001144 <Screen3_Display+0x404>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLUE);
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	3301      	adds	r3, #1
 800111c:	b29b      	uxth	r3, r3
 800111e:	461a      	mov	r2, r3
 8001120:	0112      	lsls	r2, r2, #4
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	b298      	uxth	r0, r3
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	b29b      	uxth	r3, r3
 800112c:	461a      	mov	r2, r3
 800112e:	0112      	lsls	r2, r2, #4
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	b29b      	uxth	r3, r3
 8001136:	3373      	adds	r3, #115	@ 0x73
 8001138:	b299      	uxth	r1, r3
 800113a:	231f      	movs	r3, #31
 800113c:	220c      	movs	r2, #12
 800113e:	f000 fd75 	bl	8001c2c <LCD_Draw_Circle_Fill>
 8001142:	e037      	b.n	80011b4 <Screen3_Display+0x474>
            }
            else if (gameBoard[i][j] == 2){
 8001144:	4927      	ldr	r1, [pc, #156]	@ (80011e4 <Screen3_Display+0x4a4>)
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	4613      	mov	r3, r2
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4413      	add	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	18ca      	adds	r2, r1, r3
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4413      	add	r3, r2
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b02      	cmp	r3, #2
 800115a:	d116      	bne.n	800118a <Screen3_Display+0x44a>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_RED);
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	b29b      	uxth	r3, r3
 8001162:	461a      	mov	r2, r3
 8001164:	0112      	lsls	r2, r2, #4
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	b298      	uxth	r0, r3
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	b29b      	uxth	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	b29b      	uxth	r3, r3
 800117a:	3373      	adds	r3, #115	@ 0x73
 800117c:	b299      	uxth	r1, r3
 800117e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001182:	220c      	movs	r2, #12
 8001184:	f000 fd52 	bl	8001c2c <LCD_Draw_Circle_Fill>
 8001188:	e014      	b.n	80011b4 <Screen3_Display+0x474>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLACK);
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	3301      	adds	r3, #1
 800118e:	b29b      	uxth	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	0112      	lsls	r2, r2, #4
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	b298      	uxth	r0, r3
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	b29b      	uxth	r3, r3
 800119e:	461a      	mov	r2, r3
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	3373      	adds	r3, #115	@ 0x73
 80011aa:	b299      	uxth	r1, r3
 80011ac:	2300      	movs	r3, #0
 80011ae:	220c      	movs	r2, #12
 80011b0:	f000 fd3c 	bl	8001c2c <LCD_Draw_Circle_Fill>
        for (int j = 0; j<boardRows; j++){
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	3301      	adds	r3, #1
 80011b8:	613b      	str	r3, [r7, #16]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	2b05      	cmp	r3, #5
 80011be:	dd9f      	ble.n	8001100 <Screen3_Display+0x3c0>
    for (int i = 0; i<boardColumns; i++){
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b06      	cmp	r3, #6
 80011ca:	dd86      	ble.n	80010da <Screen3_Display+0x39a>
            }
        }
    }
    while (winner != 0);
 80011cc:	bf00      	nop
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <Screen3_Display+0x4a8>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1fb      	bne.n	80011ce <Screen3_Display+0x48e>
    playGame();
 80011d6:	f7ff f9cf 	bl	8000578 <playGame>
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000058 	.word	0x20000058
 80011e8:	20000044 	.word	0x20000044

080011ec <scoreDirection>:

int scoreDirection(uint8_t board[boardColumns][boardRows], int i, int j, int dir_i, int dir_j){
 80011ec:	b480      	push	{r7}
 80011ee:	b089      	sub	sp, #36	@ 0x24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
 80011f8:	603b      	str	r3, [r7, #0]
    int count = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
    int empty = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
    int dirScore =0;
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
    // score winability of the direction
    for (int k = 0; k < 4; k++) {
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	e062      	b.n	80012d2 <scoreDirection+0xe6>
        if (!((i+dir_i*k)>=boardColumns || (i+dir_i*k)<0||(j+dir_j*k)>=boardRows || (j+dir_j*k)<0)){
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	fb03 f202 	mul.w	r2, r3, r2
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	4413      	add	r3, r2
 8001218:	2b06      	cmp	r3, #6
 800121a:	dc57      	bgt.n	80012cc <scoreDirection+0xe0>
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	fb03 f202 	mul.w	r2, r3, r2
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	4413      	add	r3, r2
 8001228:	2b00      	cmp	r3, #0
 800122a:	db4f      	blt.n	80012cc <scoreDirection+0xe0>
 800122c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	fb03 f202 	mul.w	r2, r3, r2
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4413      	add	r3, r2
 8001238:	2b05      	cmp	r3, #5
 800123a:	dc47      	bgt.n	80012cc <scoreDirection+0xe0>
 800123c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	fb03 f202 	mul.w	r2, r3, r2
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4413      	add	r3, r2
 8001248:	2b00      	cmp	r3, #0
 800124a:	db3f      	blt.n	80012cc <scoreDirection+0xe0>
            if(board[i+dir_i*k][j+dir_j*k] == board[i][j]){
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	fb03 f202 	mul.w	r2, r3, r2
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	4413      	add	r3, r2
 8001258:	461a      	mov	r2, r3
 800125a:	4613      	mov	r3, r2
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	4413      	add	r3, r2
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	441a      	add	r2, r3
 8001268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800126a:	6939      	ldr	r1, [r7, #16]
 800126c:	fb03 f101 	mul.w	r1, r3, r1
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	440b      	add	r3, r1
 8001274:	5cd1      	ldrb	r1, [r2, r3]
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	4613      	mov	r3, r2
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	4413      	add	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	461a      	mov	r2, r3
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	441a      	add	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4299      	cmp	r1, r3
 800128e:	d103      	bne.n	8001298 <scoreDirection+0xac>
                count++;
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	3301      	adds	r3, #1
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	e019      	b.n	80012cc <scoreDirection+0xe0>
            }
            else if (board[i+dir_i*k][j+dir_j*k] == 0){
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	fb03 f202 	mul.w	r2, r3, r2
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	4413      	add	r3, r2
 80012a4:	461a      	mov	r2, r3
 80012a6:	4613      	mov	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	461a      	mov	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	441a      	add	r2, r3
 80012b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012b6:	6939      	ldr	r1, [r7, #16]
 80012b8:	fb03 f101 	mul.w	r1, r3, r1
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	440b      	add	r3, r1
 80012c0:	5cd3      	ldrb	r3, [r2, r3]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d102      	bne.n	80012cc <scoreDirection+0xe0>
                empty++;
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	3301      	adds	r3, #1
 80012ca:	61bb      	str	r3, [r7, #24]
    for (int k = 0; k < 4; k++) {
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	3301      	adds	r3, #1
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	2b03      	cmp	r3, #3
 80012d6:	dd99      	ble.n	800120c <scoreDirection+0x20>
            }
        }
    }
    if (count == 3 && empty == 1) dirScore += 50;
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	2b03      	cmp	r3, #3
 80012dc:	d106      	bne.n	80012ec <scoreDirection+0x100>
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d103      	bne.n	80012ec <scoreDirection+0x100>
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	3332      	adds	r3, #50	@ 0x32
 80012e8:	617b      	str	r3, [r7, #20]
 80012ea:	e008      	b.n	80012fe <scoreDirection+0x112>
    else if (count == 2 && empty == 2) dirScore += 10;
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d105      	bne.n	80012fe <scoreDirection+0x112>
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d102      	bne.n	80012fe <scoreDirection+0x112>
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	330a      	adds	r3, #10
 80012fc:	617b      	str	r3, [r7, #20]
    return dirScore;
 80012fe:	697b      	ldr	r3, [r7, #20]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3724      	adds	r7, #36	@ 0x24
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <scorePosition>:
int scorePosition(uint8_t board[boardColumns][boardRows], int i, int j){
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af02      	add	r7, sp, #8
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
    int posScore = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
    //score winability of the position
    posScore += scoreDirection(board, i, j, 1,0);
 800131c:	2300      	movs	r3, #0
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2301      	movs	r3, #1
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	68b9      	ldr	r1, [r7, #8]
 8001326:	68f8      	ldr	r0, [r7, #12]
 8001328:	f7ff ff60 	bl	80011ec <scoreDirection>
 800132c:	4602      	mov	r2, r0
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	4413      	add	r3, r2
 8001332:	617b      	str	r3, [r7, #20]
    posScore += scoreDirection(board, i, j, 0,1);
 8001334:	2301      	movs	r3, #1
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2300      	movs	r3, #0
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f7ff ff54 	bl	80011ec <scoreDirection>
 8001344:	4602      	mov	r2, r0
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	4413      	add	r3, r2
 800134a:	617b      	str	r3, [r7, #20]
    posScore += scoreDirection(board, i, j, 1,1);
 800134c:	2301      	movs	r3, #1
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	2301      	movs	r3, #1
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	68b9      	ldr	r1, [r7, #8]
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f7ff ff48 	bl	80011ec <scoreDirection>
 800135c:	4602      	mov	r2, r0
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	4413      	add	r3, r2
 8001362:	617b      	str	r3, [r7, #20]
    posScore += scoreDirection(board, i, j, 1,-1);
 8001364:	f04f 33ff 	mov.w	r3, #4294967295
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2301      	movs	r3, #1
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	68b9      	ldr	r1, [r7, #8]
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f7ff ff3b 	bl	80011ec <scoreDirection>
 8001376:	4602      	mov	r2, r0
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	4413      	add	r3, r2
 800137c:	617b      	str	r3, [r7, #20]
    return posScore;
 800137e:	697b      	ldr	r3, [r7, #20]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <scoreMove>:

int scoreMove(uint8_t board[boardColumns][boardRows]) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    int score = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
    // prefers the center columns
    int center_col = boardColumns / 2;
 8001394:	2303      	movs	r3, #3
 8001396:	60fb      	str	r3, [r7, #12]
    for (int row = 0; row < boardRows; row++) {
 8001398:	2300      	movs	r3, #0
 800139a:	61bb      	str	r3, [r7, #24]
 800139c:	e012      	b.n	80013c4 <scoreMove+0x3c>
        if (board[center_col][row] == AI)
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	4613      	mov	r3, r2
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	4413      	add	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	461a      	mov	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	441a      	add	r2, r3
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	4413      	add	r3, r2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d102      	bne.n	80013be <scoreMove+0x36>
            score += 6; 
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	3306      	adds	r3, #6
 80013bc:	61fb      	str	r3, [r7, #28]
    for (int row = 0; row < boardRows; row++) {
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	3301      	adds	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	2b05      	cmp	r3, #5
 80013c8:	dde9      	ble.n	800139e <scoreMove+0x16>
    }
    //score winability of the temp board
    for (int r = 0; r < boardRows; r++) {
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	e014      	b.n	80013fa <scoreMove+0x72>
        for (int c = 0; c < boardColumns; c++) {
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	e00b      	b.n	80013ee <scoreMove+0x66>
            score += scorePosition(board, c, r);
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	6939      	ldr	r1, [r7, #16]
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ff96 	bl	800130c <scorePosition>
 80013e0:	4602      	mov	r2, r0
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	4413      	add	r3, r2
 80013e6:	61fb      	str	r3, [r7, #28]
        for (int c = 0; c < boardColumns; c++) {
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	3301      	adds	r3, #1
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	2b06      	cmp	r3, #6
 80013f2:	ddf0      	ble.n	80013d6 <scoreMove+0x4e>
    for (int r = 0; r < boardRows; r++) {
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	3301      	adds	r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	2b05      	cmp	r3, #5
 80013fe:	dde7      	ble.n	80013d0 <scoreMove+0x48>
        }
    }

    return score;
 8001400:	69fb      	ldr	r3, [r7, #28]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3720      	adds	r7, #32
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <moveAI>:

int moveAI() {
 800140c:	b580      	push	{r7, lr}
 800140e:	b092      	sub	sp, #72	@ 0x48
 8001410:	af00      	add	r7, sp, #0
    int best_col = -1;
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	647b      	str	r3, [r7, #68]	@ 0x44
    int best_score = -1;
 8001418:	f04f 33ff 	mov.w	r3, #4294967295
 800141c:	643b      	str	r3, [r7, #64]	@ 0x40

    for (int col = 0; col < boardColumns; col++) {
 800141e:	2300      	movs	r3, #0
 8001420:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001422:	e095      	b.n	8001550 <moveAI+0x144>
        if (gameBoard[col][0] == 0) {
 8001424:	494f      	ldr	r1, [pc, #316]	@ (8001564 <moveAI+0x158>)
 8001426:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001428:	4613      	mov	r3, r2
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4413      	add	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	440b      	add	r3, r1
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	f040 8088 	bne.w	800154a <moveAI+0x13e>
            int row = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	63bb      	str	r3, [r7, #56]	@ 0x38
            while (row < boardRows && gameBoard[col][row] == 0) {
 800143e:	e002      	b.n	8001446 <moveAI+0x3a>
                row++;
 8001440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001442:	3301      	adds	r3, #1
 8001444:	63bb      	str	r3, [r7, #56]	@ 0x38
            while (row < boardRows && gameBoard[col][row] == 0) {
 8001446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001448:	2b05      	cmp	r3, #5
 800144a:	dc0b      	bgt.n	8001464 <moveAI+0x58>
 800144c:	4945      	ldr	r1, [pc, #276]	@ (8001564 <moveAI+0x158>)
 800144e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001450:	4613      	mov	r3, r2
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	4413      	add	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	18ca      	adds	r2, r1, r3
 800145a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0ed      	beq.n	8001440 <moveAI+0x34>
            }
            if (row == 0) continue; 
 8001464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001466:	2b00      	cmp	r3, #0
 8001468:	d06e      	beq.n	8001548 <moveAI+0x13c>
            row--;  // simulated row drop
 800146a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800146c:	3b01      	subs	r3, #1
 800146e:	63bb      	str	r3, [r7, #56]	@ 0x38
        
            //check win
            uint8_t tempBoard[boardColumns][boardRows];
            for (int i = 0; i < boardColumns; i++) {
 8001470:	2300      	movs	r3, #0
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
 8001474:	e021      	b.n	80014ba <moveAI+0xae>
                for (int j = 0; j < boardRows; j++) {
 8001476:	2300      	movs	r3, #0
 8001478:	633b      	str	r3, [r7, #48]	@ 0x30
 800147a:	e018      	b.n	80014ae <moveAI+0xa2>
                    tempBoard[i][j] = gameBoard[i][j];
 800147c:	4939      	ldr	r1, [pc, #228]	@ (8001564 <moveAI+0x158>)
 800147e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	18ca      	adds	r2, r1, r3
 800148a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800148c:	4413      	add	r3, r2
 800148e:	7819      	ldrb	r1, [r3, #0]
 8001490:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001492:	4613      	mov	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	3348      	adds	r3, #72	@ 0x48
 800149c:	19da      	adds	r2, r3, r7
 800149e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014a0:	4413      	add	r3, r2
 80014a2:	3b48      	subs	r3, #72	@ 0x48
 80014a4:	460a      	mov	r2, r1
 80014a6:	701a      	strb	r2, [r3, #0]
                for (int j = 0; j < boardRows; j++) {
 80014a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014aa:	3301      	adds	r3, #1
 80014ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80014ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014b0:	2b05      	cmp	r3, #5
 80014b2:	dde3      	ble.n	800147c <moveAI+0x70>
            for (int i = 0; i < boardColumns; i++) {
 80014b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b6:	3301      	adds	r3, #1
 80014b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80014ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014bc:	2b06      	cmp	r3, #6
 80014be:	ddda      	ble.n	8001476 <moveAI+0x6a>
                }
            }
            tempBoard[col][row] = 2;
 80014c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014c2:	4613      	mov	r3, r2
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4413      	add	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	3348      	adds	r3, #72	@ 0x48
 80014cc:	19da      	adds	r2, r3, r7
 80014ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014d0:	4413      	add	r3, r2
 80014d2:	3b48      	subs	r3, #72	@ 0x48
 80014d4:	2202      	movs	r2, #2
 80014d6:	701a      	strb	r2, [r3, #0]
            if (checkState(tempBoard) == 2) return col;
 80014d8:	463b      	mov	r3, r7
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff f994 	bl	8000808 <checkState>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d101      	bne.n	80014ea <moveAI+0xde>
 80014e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014e8:	e037      	b.n	800155a <moveAI+0x14e>
        
            //check block
            tempBoard[col][row] = 1;
 80014ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014ec:	4613      	mov	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	3348      	adds	r3, #72	@ 0x48
 80014f6:	19da      	adds	r2, r3, r7
 80014f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014fa:	4413      	add	r3, r2
 80014fc:	3b48      	subs	r3, #72	@ 0x48
 80014fe:	2201      	movs	r2, #1
 8001500:	701a      	strb	r2, [r3, #0]
            if (checkState(tempBoard) == 1) return col;
 8001502:	463b      	mov	r3, r7
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff f97f 	bl	8000808 <checkState>
 800150a:	4603      	mov	r3, r0
 800150c:	2b01      	cmp	r3, #1
 800150e:	d101      	bne.n	8001514 <moveAI+0x108>
 8001510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001512:	e022      	b.n	800155a <moveAI+0x14e>
        
            //otherwise score move
            tempBoard[col][row] = 2;
 8001514:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	3348      	adds	r3, #72	@ 0x48
 8001520:	19da      	adds	r2, r3, r7
 8001522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001524:	4413      	add	r3, r2
 8001526:	3b48      	subs	r3, #72	@ 0x48
 8001528:	2202      	movs	r2, #2
 800152a:	701a      	strb	r2, [r3, #0]
            int score = scoreMove(tempBoard);
 800152c:	463b      	mov	r3, r7
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff2a 	bl	8001388 <scoreMove>
 8001534:	62f8      	str	r0, [r7, #44]	@ 0x2c
            if (score > best_score) {
 8001536:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800153a:	429a      	cmp	r2, r3
 800153c:	dd05      	ble.n	800154a <moveAI+0x13e>
                best_score = score;
 800153e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001540:	643b      	str	r3, [r7, #64]	@ 0x40
                best_col = col;
 8001542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001544:	647b      	str	r3, [r7, #68]	@ 0x44
 8001546:	e000      	b.n	800154a <moveAI+0x13e>
            if (row == 0) continue; 
 8001548:	bf00      	nop
    for (int col = 0; col < boardColumns; col++) {
 800154a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800154c:	3301      	adds	r3, #1
 800154e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001552:	2b06      	cmp	r3, #6
 8001554:	f77f af66 	ble.w	8001424 <moveAI+0x18>
            }
        }
    }

    return best_col;
 8001558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800155a:	4618      	mov	r0, r3
 800155c:	3748      	adds	r7, #72	@ 0x48
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000058 	.word	0x20000058

08001568 <EXTI0_IRQHandler>:




	
void EXTI0_IRQHandler(){
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 800156c:	2006      	movs	r0, #6
 800156e:	f002 fb0c 	bl	8003b8a <HAL_NVIC_DisableIRQ>
	if(winner == 0){
 8001572:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <EXTI0_IRQHandler+0x30>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d104      	bne.n	8001584 <EXTI0_IRQHandler+0x1c>
		drop();
 800157a:	f7ff f8af 	bl	80006dc <drop>
        Screen2_DisplayBoard();
 800157e:	f7ff fae9 	bl	8000b54 <Screen2_DisplayBoard>
 8001582:	e001      	b.n	8001588 <EXTI0_IRQHandler+0x20>
	}
	else{
		newGame();
 8001584:	f7ff f868 	bl	8000658 <newGame>
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8001588:	4b04      	ldr	r3, [pc, #16]	@ (800159c <EXTI0_IRQHandler+0x34>)
 800158a:	2201      	movs	r2, #1
 800158c:	615a      	str	r2, [r3, #20]
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800158e:	2006      	movs	r0, #6
 8001590:	f002 faed 	bl	8003b6e <HAL_NVIC_EnableIRQ>
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000044 	.word	0x20000044
 800159c:	40013c00 	.word	0x40013c00

080015a0 <Button_Init_Interrupt>:
#include "Button_Driver.h"



void Button_Init_Interrupt(){
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef PinConfig;
	PinConfig.Mode = GPIO_MODE_IT_RISING;
 80015a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015aa:	60bb      	str	r3, [r7, #8]
	PinConfig.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80015ac:	2301      	movs	r3, #1
 80015ae:	613b      	str	r3, [r7, #16]
	PinConfig.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
	PinConfig.Pin = GPIO_PIN_0;
 80015b4:	2301      	movs	r3, #1
 80015b6:	607b      	str	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <Button_Init_Interrupt+0x4c>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c0:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <Button_Init_Interrupt+0x4c>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c8:	4b08      	ldr	r3, [pc, #32]	@ (80015ec <Button_Init_Interrupt+0x4c>)
 80015ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	603b      	str	r3, [r7, #0]
 80015d2:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_Init(GPIOA, &PinConfig);
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	4619      	mov	r1, r3
 80015d8:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <Button_Init_Interrupt+0x50>)
 80015da:	f002 faf1 	bl	8003bc0 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015de:	2006      	movs	r0, #6
 80015e0:	f002 fac5 	bl	8003b6e <HAL_NVIC_EnableIRQ>
}
 80015e4:	bf00      	nop
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40020000 	.word	0x40020000

080015f4 <Gyro_Init>:

static HAL_StatusTypeDef HAL_Status;

static SPI_HandleTypeDef hspi5;

void Gyro_Init(){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b098      	sub	sp, #96	@ 0x60
 80015f8:	af00      	add	r7, sp, #0
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	4b65      	ldr	r3, [pc, #404]	@ (8001794 <Gyro_Init+0x1a0>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	4a64      	ldr	r2, [pc, #400]	@ (8001794 <Gyro_Init+0x1a0>)
 8001604:	f043 0320 	orr.w	r3, r3, #32
 8001608:	6313      	str	r3, [r2, #48]	@ 0x30
 800160a:	4b62      	ldr	r3, [pc, #392]	@ (8001794 <Gyro_Init+0x1a0>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	f003 0320 	and.w	r3, r3, #32
 8001612:	60bb      	str	r3, [r7, #8]
 8001614:	68bb      	ldr	r3, [r7, #8]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	4b5e      	ldr	r3, [pc, #376]	@ (8001794 <Gyro_Init+0x1a0>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	4a5d      	ldr	r2, [pc, #372]	@ (8001794 <Gyro_Init+0x1a0>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	6313      	str	r3, [r2, #48]	@ 0x30
 8001626:	4b5b      	ldr	r3, [pc, #364]	@ (8001794 <Gyro_Init+0x1a0>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]
		__HAL_RCC_SPI5_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	603b      	str	r3, [r7, #0]
 8001636:	4b57      	ldr	r3, [pc, #348]	@ (8001794 <Gyro_Init+0x1a0>)
 8001638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800163a:	4a56      	ldr	r2, [pc, #344]	@ (8001794 <Gyro_Init+0x1a0>)
 800163c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001640:	6453      	str	r3, [r2, #68]	@ 0x44
 8001642:	4b54      	ldr	r3, [pc, #336]	@ (8001794 <Gyro_Init+0x1a0>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef PinConfig0;
	PinConfig0.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	64fb      	str	r3, [r7, #76]	@ 0x4c
	PinConfig0.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	653b      	str	r3, [r7, #80]	@ 0x50
	PinConfig0.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001656:	2301      	movs	r3, #1
 8001658:	657b      	str	r3, [r7, #84]	@ 0x54
	PinConfig0.Alternate = GPIO_AF5_SPI5;
 800165a:	2305      	movs	r3, #5
 800165c:	65bb      	str	r3, [r7, #88]	@ 0x58
	PinConfig0.Pin = GPIO_PIN_7;
 800165e:	2380      	movs	r3, #128	@ 0x80
 8001660:	64bb      	str	r3, [r7, #72]	@ 0x48
	HAL_GPIO_Init(GPIOF, &PinConfig0);
 8001662:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001666:	4619      	mov	r1, r3
 8001668:	484b      	ldr	r0, [pc, #300]	@ (8001798 <Gyro_Init+0x1a4>)
 800166a:	f002 faa9 	bl	8003bc0 <HAL_GPIO_Init>

	GPIO_InitTypeDef PinConfig1;
	PinConfig1.Mode = GPIO_MODE_AF_PP;
 800166e:	2302      	movs	r3, #2
 8001670:	63bb      	str	r3, [r7, #56]	@ 0x38
	PinConfig1.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	63fb      	str	r3, [r7, #60]	@ 0x3c
	PinConfig1.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001676:	2301      	movs	r3, #1
 8001678:	643b      	str	r3, [r7, #64]	@ 0x40
	PinConfig1.Alternate = GPIO_AF5_SPI5;
 800167a:	2305      	movs	r3, #5
 800167c:	647b      	str	r3, [r7, #68]	@ 0x44
	PinConfig1.Pin = GPIO_PIN_8;
 800167e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001682:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOF, &PinConfig1);
 8001684:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001688:	4619      	mov	r1, r3
 800168a:	4843      	ldr	r0, [pc, #268]	@ (8001798 <Gyro_Init+0x1a4>)
 800168c:	f002 fa98 	bl	8003bc0 <HAL_GPIO_Init>

	GPIO_InitTypeDef PinConfig2;
	PinConfig2.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
	PinConfig2.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
	PinConfig2.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001698:	2301      	movs	r3, #1
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PinConfig2.Alternate = GPIO_AF5_SPI5;
 800169c:	2305      	movs	r3, #5
 800169e:	633b      	str	r3, [r7, #48]	@ 0x30
	PinConfig2.Pin = GPIO_PIN_9;
 80016a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016a4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOF, &PinConfig2);
 80016a6:	f107 0320 	add.w	r3, r7, #32
 80016aa:	4619      	mov	r1, r3
 80016ac:	483a      	ldr	r0, [pc, #232]	@ (8001798 <Gyro_Init+0x1a4>)
 80016ae:	f002 fa87 	bl	8003bc0 <HAL_GPIO_Init>

	GPIO_InitTypeDef PinConfig3;
	PinConfig3.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	613b      	str	r3, [r7, #16]
	PinConfig3.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
	PinConfig3.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80016ba:	2301      	movs	r3, #1
 80016bc:	61bb      	str	r3, [r7, #24]
	PinConfig3.Pin = GPIO_PIN_1;
 80016be:	2302      	movs	r3, #2
 80016c0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &PinConfig3);
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	4619      	mov	r1, r3
 80016c8:	4834      	ldr	r0, [pc, #208]	@ (800179c <Gyro_Init+0x1a8>)
 80016ca:	f002 fa79 	bl	8003bc0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 80016ce:	2201      	movs	r2, #1
 80016d0:	2102      	movs	r1, #2
 80016d2:	4832      	ldr	r0, [pc, #200]	@ (800179c <Gyro_Init+0x1a8>)
 80016d4:	f002 fd44 	bl	8004160 <HAL_GPIO_WritePin>

	hspi5.Instance = SPI5;
 80016d8:	4b31      	ldr	r3, [pc, #196]	@ (80017a0 <Gyro_Init+0x1ac>)
 80016da:	4a32      	ldr	r2, [pc, #200]	@ (80017a4 <Gyro_Init+0x1b0>)
 80016dc:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 80016de:	4b30      	ldr	r3, [pc, #192]	@ (80017a0 <Gyro_Init+0x1ac>)
 80016e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016e4:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80016e6:	4b2e      	ldr	r3, [pc, #184]	@ (80017a0 <Gyro_Init+0x1ac>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80016ec:	4b2c      	ldr	r3, [pc, #176]	@ (80017a0 <Gyro_Init+0x1ac>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80016f2:	4b2b      	ldr	r3, [pc, #172]	@ (80017a0 <Gyro_Init+0x1ac>)
 80016f4:	2202      	movs	r2, #2
 80016f6:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80016f8:	4b29      	ldr	r3, [pc, #164]	@ (80017a0 <Gyro_Init+0x1ac>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 80016fe:	4b28      	ldr	r3, [pc, #160]	@ (80017a0 <Gyro_Init+0x1ac>)
 8001700:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001704:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001706:	4b26      	ldr	r3, [pc, #152]	@ (80017a0 <Gyro_Init+0x1ac>)
 8001708:	2210      	movs	r2, #16
 800170a:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800170c:	4b24      	ldr	r3, [pc, #144]	@ (80017a0 <Gyro_Init+0x1ac>)
 800170e:	2200      	movs	r2, #0
 8001710:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001712:	4b23      	ldr	r3, [pc, #140]	@ (80017a0 <Gyro_Init+0x1ac>)
 8001714:	2200      	movs	r2, #0
 8001716:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_Status = HAL_SPI_Init(&hspi5);
 8001718:	4821      	ldr	r0, [pc, #132]	@ (80017a0 <Gyro_Init+0x1ac>)
 800171a:	f004 feef 	bl	80064fc <HAL_SPI_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	4b21      	ldr	r3, [pc, #132]	@ (80017a8 <Gyro_Init+0x1b4>)
 8001724:	701a      	strb	r2, [r3, #0]

	Gyro_Power();
 8001726:	f000 f85d 	bl	80017e4 <Gyro_Power>
	uint8_t CR5_Config = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	CR5_Config |= (GYRO_CR5_REBOOTMEMCONTENT);
 8001730:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001734:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001738:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	CR5_Config |= (GYRO_CR5_FIFO);
 800173c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001740:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001744:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	Gyro_ConfigureReg(GYRO_CR5, CR5_Config);
 8001748:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800174c:	4619      	mov	r1, r3
 800174e:	2024      	movs	r0, #36	@ 0x24
 8001750:	f000 f85e 	bl	8001810 <Gyro_ConfigureReg>
	uint8_t CR1_Config = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	CR1_Config |= GYRO_CR1_POWERDOWN_NORMAL_ENABLE;
 800175a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800175e:	f043 0308 	orr.w	r3, r3, #8
 8001762:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	CR1_Config |= GYRO_CR1_BANDWIDTH_SET;
 8001766:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800176a:	f043 0310 	orr.w	r3, r3, #16
 800176e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	CR1_Config |= GYRO_CR1_Y_ENABLE;
 8001772:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8001776:	f043 0302 	orr.w	r3, r3, #2
 800177a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	Gyro_ConfigureReg(GYRO_CR1, CR1_Config);
 800177e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8001782:	4619      	mov	r1, r3
 8001784:	2020      	movs	r0, #32
 8001786:	f000 f843 	bl	8001810 <Gyro_ConfigureReg>
}
 800178a:	bf00      	nop
 800178c:	3760      	adds	r7, #96	@ 0x60
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	40021400 	.word	0x40021400
 800179c:	40020800 	.word	0x40020800
 80017a0:	2000008c 	.word	0x2000008c
 80017a4:	40015000 	.word	0x40015000
 80017a8:	20000088 	.word	0x20000088

080017ac <Gyro_GetYLoc>:
int16_t Gyro_GetYLoc(){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
	uint8_t yLow = Gyro_ReadReg(GYRO_OUT_Y_L);
 80017b2:	202a      	movs	r0, #42	@ 0x2a
 80017b4:	f000 f854 	bl	8001860 <Gyro_ReadReg>
 80017b8:	4603      	mov	r3, r0
 80017ba:	71fb      	strb	r3, [r7, #7]
	uint16_t yHigh = Gyro_ReadReg(GYRO_OUT_Y_H);
 80017bc:	202b      	movs	r0, #43	@ 0x2b
 80017be:	f000 f84f 	bl	8001860 <Gyro_ReadReg>
 80017c2:	4603      	mov	r3, r0
 80017c4:	80bb      	strh	r3, [r7, #4]
	yHigh = yHigh << 8;
 80017c6:	88bb      	ldrh	r3, [r7, #4]
 80017c8:	021b      	lsls	r3, r3, #8
 80017ca:	80bb      	strh	r3, [r7, #4]
	int16_t yLoc = (int16_t)(yLow | yHigh);
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	88bb      	ldrh	r3, [r7, #4]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	807b      	strh	r3, [r7, #2]
	return yLoc;
 80017d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <Gyro_Power>:
void Gyro_GetPrintID	(){
	uint8_t ID = Gyro_ReadReg(GYRO_WHO_AM_I);
	printf("Gyro ID: 0x%02X\n", ID);
}

void Gyro_Power(){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
	uint8_t CR1_Config = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	71fb      	strb	r3, [r7, #7]
	CR1_Config |= GYRO_CR1_POWERDOWN_NORMAL_ENABLE;
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	f043 0308 	orr.w	r3, r3, #8
 80017f4:	71fb      	strb	r3, [r7, #7]
	Gyro_ConfigureReg(GYRO_CR1, CR1_Config);
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	4619      	mov	r1, r3
 80017fa:	2020      	movs	r0, #32
 80017fc:	f000 f808 	bl	8001810 <Gyro_ConfigureReg>
	HAL_Delay(100);
 8001800:	2064      	movs	r0, #100	@ 0x64
 8001802:	f002 f875 	bl	80038f0 <HAL_Delay>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <Gyro_ConfigureReg>:
void Gyro_GetPrintTemp(){
	uint8_t Temp = Gyro_ReadReg(GYRO_OUT_TEMP);
	printf("Temperature: %d\n", Temp);
}

void Gyro_ConfigureReg(uint16_t Reg, uint8_t data){
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	460a      	mov	r2, r1
 800181a:	80fb      	strh	r3, [r7, #6]
 800181c:	4613      	mov	r3, r2
 800181e:	717b      	strb	r3, [r7, #5]
	uint16_t package = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	81fb      	strh	r3, [r7, #14]
	package = SPI_WRITE | Reg ;
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	81fb      	strh	r3, [r7, #14]
	package |= (data << SPI_DATA_OFFSET);
 8001828:	797b      	ldrb	r3, [r7, #5]
 800182a:	b21b      	sxth	r3, r3
 800182c:	021b      	lsls	r3, r3, #8
 800182e:	b21a      	sxth	r2, r3
 8001830:	89fb      	ldrh	r3, [r7, #14]
 8001832:	b21b      	sxth	r3, r3
 8001834:	4313      	orrs	r3, r2
 8001836:	b21b      	sxth	r3, r3
 8001838:	b29b      	uxth	r3, r3
 800183a:	81fb      	strh	r3, [r7, #14]
	Gyro_EnableSlaveConnection();
 800183c:	f000 f85a 	bl	80018f4 <Gyro_EnableSlaveConnection>

	HAL_SPI_Transmit(&hspi5, (uint8_t*) &package, 2, timeout);
 8001840:	f107 010e 	add.w	r1, r7, #14
 8001844:	f640 2328 	movw	r3, #2600	@ 0xa28
 8001848:	2202      	movs	r2, #2
 800184a:	4804      	ldr	r0, [pc, #16]	@ (800185c <Gyro_ConfigureReg+0x4c>)
 800184c:	f004 ff07 	bl	800665e <HAL_SPI_Transmit>

	Gyro_DisableSlaveConnection();
 8001850:	f000 f85c 	bl	800190c <Gyro_DisableSlaveConnection>

}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	2000008c 	.word	0x2000008c

08001860 <Gyro_ReadReg>:

uint16_t Gyro_ReadReg(uint16_t Reg){
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af02      	add	r7, sp, #8
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
	uint8_t package = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	737b      	strb	r3, [r7, #13]
	package = SPI_READ | Reg;
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001876:	b2db      	uxtb	r3, r3
 8001878:	737b      	strb	r3, [r7, #13]
	uint16_t data = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	817b      	strh	r3, [r7, #10]
	Gyro_EnableSlaveConnection();
 800187e:	f000 f839 	bl	80018f4 <Gyro_EnableSlaveConnection>

	while (HAL_GPIO_ReadPin(GYRO_CS_PORT, GYRO_CS_PIN) != GPIO_PIN_RESET);
 8001882:	bf00      	nop
 8001884:	2102      	movs	r1, #2
 8001886:	4810      	ldr	r0, [pc, #64]	@ (80018c8 <Gyro_ReadReg+0x68>)
 8001888:	f002 fc52 	bl	8004130 <HAL_GPIO_ReadPin>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f8      	bne.n	8001884 <Gyro_ReadReg+0x24>
	HAL_Status = HAL_SPI_TransmitReceive(&hspi5, &package,(uint8_t*) &data, 2, timeout);
 8001892:	f107 020a 	add.w	r2, r7, #10
 8001896:	f107 010d 	add.w	r1, r7, #13
 800189a:	f640 2328 	movw	r3, #2600	@ 0xa28
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2302      	movs	r3, #2
 80018a2:	480a      	ldr	r0, [pc, #40]	@ (80018cc <Gyro_ReadReg+0x6c>)
 80018a4:	f005 f81f 	bl	80068e6 <HAL_SPI_TransmitReceive>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <Gyro_ReadReg+0x70>)
 80018ae:	701a      	strb	r2, [r3, #0]
	Gyro_VerifyHAL();
 80018b0:	f000 f810 	bl	80018d4 <Gyro_VerifyHAL>
	uint16_t DataReturned = (0xFF00 & data) >> 8;
 80018b4:	897b      	ldrh	r3, [r7, #10]
 80018b6:	0a1b      	lsrs	r3, r3, #8
 80018b8:	81fb      	strh	r3, [r7, #14]
	Gyro_DisableSlaveConnection();
 80018ba:	f000 f827 	bl	800190c <Gyro_DisableSlaveConnection>
	return DataReturned;
 80018be:	89fb      	ldrh	r3, [r7, #14]

}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40020800 	.word	0x40020800
 80018cc:	2000008c 	.word	0x2000008c
 80018d0:	20000088 	.word	0x20000088

080018d4 <Gyro_VerifyHAL>:

void Gyro_VerifyHAL(){
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
	while(HAL_Status != HAL_OK);
 80018d8:	bf00      	nop
 80018da:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <Gyro_VerifyHAL+0x1c>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1fb      	bne.n	80018da <Gyro_VerifyHAL+0x6>
}
 80018e2:	bf00      	nop
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000088 	.word	0x20000088

080018f4 <Gyro_EnableSlaveConnection>:

void Gyro_EnableSlaveConnection(){
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2102      	movs	r1, #2
 80018fc:	4802      	ldr	r0, [pc, #8]	@ (8001908 <Gyro_EnableSlaveConnection+0x14>)
 80018fe:	f002 fc2f 	bl	8004160 <HAL_GPIO_WritePin>
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40020800 	.word	0x40020800

0800190c <Gyro_DisableSlaveConnection>:

void Gyro_DisableSlaveConnection(){
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, 1);
 8001910:	2201      	movs	r2, #1
 8001912:	2102      	movs	r1, #2
 8001914:	4802      	ldr	r0, [pc, #8]	@ (8001920 <Gyro_DisableSlaveConnection+0x14>)
 8001916:	f002 fc23 	bl	8004160 <HAL_GPIO_WritePin>
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40020800 	.word	0x40020800

08001924 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08c      	sub	sp, #48	@ 0x30
 8001928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	61bb      	str	r3, [r7, #24]
 800192e:	4b5a      	ldr	r3, [pc, #360]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	4a59      	ldr	r2, [pc, #356]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001934:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001938:	6453      	str	r3, [r2, #68]	@ 0x44
 800193a:	4b57      	ldr	r3, [pc, #348]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001942:	61bb      	str	r3, [r7, #24]
 8001944:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	4b53      	ldr	r3, [pc, #332]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a52      	ldr	r2, [pc, #328]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b50      	ldr	r3, [pc, #320]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b4c      	ldr	r3, [pc, #304]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a4b      	ldr	r2, [pc, #300]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 800196c:	f043 0302 	orr.w	r3, r3, #2
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b49      	ldr	r3, [pc, #292]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b45      	ldr	r3, [pc, #276]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a44      	ldr	r2, [pc, #272]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001988:	f043 0304 	orr.w	r3, r3, #4
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b42      	ldr	r3, [pc, #264]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a3d      	ldr	r2, [pc, #244]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019a4:	f043 0308 	orr.w	r3, r3, #8
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	4b37      	ldr	r3, [pc, #220]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	4a36      	ldr	r2, [pc, #216]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019c0:	f043 0320 	orr.w	r3, r3, #32
 80019c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c6:	4b34      	ldr	r3, [pc, #208]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	f003 0320 	and.w	r3, r3, #32
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	4b30      	ldr	r3, [pc, #192]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a2f      	ldr	r2, [pc, #188]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a98 <LCD_GPIO_Init+0x174>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80019ee:	f641 0358 	movw	r3, #6232	@ 0x1858
 80019f2:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80019fc:	2302      	movs	r3, #2
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8001a00:	230e      	movs	r3, #14
 8001a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001a04:	f107 031c 	add.w	r3, r7, #28
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4824      	ldr	r0, [pc, #144]	@ (8001a9c <LCD_GPIO_Init+0x178>)
 8001a0c:	f002 f8d8 	bl	8003bc0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8001a10:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001a14:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001a16:	f107 031c 	add.w	r3, r7, #28
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4820      	ldr	r0, [pc, #128]	@ (8001aa0 <LCD_GPIO_Init+0x17c>)
 8001a1e:	f002 f8cf 	bl	8003bc0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8001a22:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001a26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481d      	ldr	r0, [pc, #116]	@ (8001aa4 <LCD_GPIO_Init+0x180>)
 8001a30:	f002 f8c6 	bl	8003bc0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001a34:	2348      	movs	r3, #72	@ 0x48
 8001a36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	481a      	ldr	r0, [pc, #104]	@ (8001aa8 <LCD_GPIO_Init+0x184>)
 8001a40:	f002 f8be 	bl	8003bc0 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001a44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4816      	ldr	r0, [pc, #88]	@ (8001aac <LCD_GPIO_Init+0x188>)
 8001a52:	f002 f8b5 	bl	8003bc0 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8001a56:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001a5a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001a5c:	f107 031c 	add.w	r3, r7, #28
 8001a60:	4619      	mov	r1, r3
 8001a62:	4813      	ldr	r0, [pc, #76]	@ (8001ab0 <LCD_GPIO_Init+0x18c>)
 8001a64:	f002 f8ac 	bl	8003bc0 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001a6c:	2309      	movs	r3, #9
 8001a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001a70:	f107 031c 	add.w	r3, r7, #28
 8001a74:	4619      	mov	r1, r3
 8001a76:	480a      	ldr	r0, [pc, #40]	@ (8001aa0 <LCD_GPIO_Init+0x17c>)
 8001a78:	f002 f8a2 	bl	8003bc0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001a7c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001a82:	f107 031c 	add.w	r3, r7, #28
 8001a86:	4619      	mov	r1, r3
 8001a88:	4809      	ldr	r0, [pc, #36]	@ (8001ab0 <LCD_GPIO_Init+0x18c>)
 8001a8a:	f002 f899 	bl	8003bc0 <HAL_GPIO_Init>
}
 8001a8e:	bf00      	nop
 8001a90:	3730      	adds	r7, #48	@ 0x30
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40020000 	.word	0x40020000
 8001aa0:	40020400 	.word	0x40020400
 8001aa4:	40020800 	.word	0x40020800
 8001aa8:	40020c00 	.word	0x40020c00
 8001aac:	40021400 	.word	0x40021400
 8001ab0:	40021800 	.word	0x40021800

08001ab4 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b090      	sub	sp, #64	@ 0x40
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8001ac2:	23f0      	movs	r3, #240	@ 0xf0
 8001ac4:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8001aca:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001ace:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8001ad4:	23ff      	movs	r3, #255	@ 0xff
 8001ad6:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001adc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8001aec:	4b0f      	ldr	r3, [pc, #60]	@ (8001b2c <LTCD_Layer_Init+0x78>)
 8001aee:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8001af0:	23f0      	movs	r3, #240	@ 0xf0
 8001af2:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8001af4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001af8:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8001b0c:	79fa      	ldrb	r2, [r7, #7]
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	4619      	mov	r1, r3
 8001b14:	4806      	ldr	r0, [pc, #24]	@ (8001b30 <LTCD_Layer_Init+0x7c>)
 8001b16:	f003 fcad 	bl	8005474 <HAL_LTDC_ConfigLayer>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8001b20:	f000 f9aa 	bl	8001e78 <LCD_Error_Handler>
	}
}
 8001b24:	bf00      	nop
 8001b26:	3740      	adds	r7, #64	@ 0x40
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200001c0 	.word	0x200001c0
 8001b30:	200000e4 	.word	0x200000e4

08001b34 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8001b38:	4b2a      	ldr	r3, [pc, #168]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8001be8 <LTCD__Init+0xb4>)
 8001b3c:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8001b3e:	4b29      	ldr	r3, [pc, #164]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b40:	2209      	movs	r2, #9
 8001b42:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8001b44:	4b27      	ldr	r3, [pc, #156]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8001b4a:	4b26      	ldr	r3, [pc, #152]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b4c:	221d      	movs	r2, #29
 8001b4e:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8001b50:	4b24      	ldr	r3, [pc, #144]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b52:	2203      	movs	r2, #3
 8001b54:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8001b56:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b58:	f240 120d 	movw	r2, #269	@ 0x10d
 8001b5c:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8001b5e:	4b21      	ldr	r3, [pc, #132]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b60:	f240 1243 	movw	r2, #323	@ 0x143
 8001b64:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8001b66:	4b1f      	ldr	r3, [pc, #124]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b68:	f240 1217 	movw	r2, #279	@ 0x117
 8001b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8001b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b70:	f240 1247 	movw	r2, #327	@ 0x147
 8001b74:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8001b7e:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8001b86:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <LTCD__Init+0xb0>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001b8e:	4b17      	ldr	r3, [pc, #92]	@ (8001bec <LTCD__Init+0xb8>)
 8001b90:	2208      	movs	r2, #8
 8001b92:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001b94:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <LTCD__Init+0xb8>)
 8001b96:	22c0      	movs	r2, #192	@ 0xc0
 8001b98:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001b9a:	4b14      	ldr	r3, [pc, #80]	@ (8001bec <LTCD__Init+0xb8>)
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001ba0:	4b12      	ldr	r3, [pc, #72]	@ (8001bec <LTCD__Init+0xb8>)
 8001ba2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ba6:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001ba8:	4810      	ldr	r0, [pc, #64]	@ (8001bec <LTCD__Init+0xb8>)
 8001baa:	f004 fabd 	bl	8006128 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001bae:	4b0d      	ldr	r3, [pc, #52]	@ (8001be4 <LTCD__Init+0xb0>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <LTCD__Init+0xb0>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <LTCD__Init+0xb0>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <LTCD__Init+0xb0>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8001bc6:	f7ff fead 	bl	8001924 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001bca:	4806      	ldr	r0, [pc, #24]	@ (8001be4 <LTCD__Init+0xb0>)
 8001bcc:	f003 fb82 	bl	80052d4 <HAL_LTDC_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8001bd6:	f000 f94f 	bl	8001e78 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8001bda:	f000 f96a 	bl	8001eb2 <ili9341_Init>
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200000e4 	.word	0x200000e4
 8001be8:	40016800 	.word	0x40016800
 8001bec:	2000018c 	.word	0x2000018c

08001bf0 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	80bb      	strh	r3, [r7, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8001c02:	88ba      	ldrh	r2, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	1a9b      	subs	r3, r3, r2
 8001c0a:	011b      	lsls	r3, r3, #4
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	88fb      	ldrh	r3, [r7, #6]
 8001c10:	4413      	add	r3, r2
 8001c12:	4905      	ldr	r1, [pc, #20]	@ (8001c28 <LCD_Draw_Pixel+0x38>)
 8001c14:	887a      	ldrh	r2, [r7, #2]
 8001c16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	200001c0 	.word	0x200001c0

08001c2c <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4604      	mov	r4, r0
 8001c34:	4608      	mov	r0, r1
 8001c36:	4611      	mov	r1, r2
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	80fb      	strh	r3, [r7, #6]
 8001c3e:	4603      	mov	r3, r0
 8001c40:	80bb      	strh	r3, [r7, #4]
 8001c42:	460b      	mov	r3, r1
 8001c44:	807b      	strh	r3, [r7, #2]
 8001c46:	4613      	mov	r3, r2
 8001c48:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	425b      	negs	r3, r3
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	81fb      	strh	r3, [r7, #14]
 8001c52:	e034      	b.n	8001cbe <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8001c54:	887b      	ldrh	r3, [r7, #2]
 8001c56:	425b      	negs	r3, r3
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	81bb      	strh	r3, [r7, #12]
 8001c5c:	e024      	b.n	8001ca8 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8001c5e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c62:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001c66:	fb03 f202 	mul.w	r2, r3, r2
 8001c6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c6e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001c72:	fb01 f303 	mul.w	r3, r1, r3
 8001c76:	441a      	add	r2, r3
 8001c78:	887b      	ldrh	r3, [r7, #2]
 8001c7a:	8879      	ldrh	r1, [r7, #2]
 8001c7c:	fb01 f303 	mul.w	r3, r1, r3
 8001c80:	429a      	cmp	r2, r3
 8001c82:	dc0b      	bgt.n	8001c9c <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8001c84:	89ba      	ldrh	r2, [r7, #12]
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	4413      	add	r3, r2
 8001c8a:	b298      	uxth	r0, r3
 8001c8c:	89fa      	ldrh	r2, [r7, #14]
 8001c8e:	88bb      	ldrh	r3, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	883a      	ldrh	r2, [r7, #0]
 8001c96:	4619      	mov	r1, r3
 8001c98:	f7ff ffaa 	bl	8001bf0 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8001c9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	81bb      	strh	r3, [r7, #12]
 8001ca8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	ddd5      	ble.n	8001c5e <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8001cb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	3301      	adds	r3, #1
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	81fb      	strh	r3, [r7, #14]
 8001cbe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001cc2:	887b      	ldrh	r3, [r7, #2]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	ddc5      	ble.n	8001c54 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd90      	pop	{r4, r7, pc}
	...

08001cd4 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	460a      	mov	r2, r1
 8001cde:	71fb      	strb	r3, [r7, #7]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d10e      	bne.n	8001d08 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	e007      	b.n	8001d00 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8001cf0:	4908      	ldr	r1, [pc, #32]	@ (8001d14 <LCD_Clear+0x40>)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	88ba      	ldrh	r2, [r7, #4]
 8001cf6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8001d06:	d3f3      	bcc.n	8001cf0 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	200001c0 	.word	0x200001c0

08001d18 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8001d22:	4a04      	ldr	r2, [pc, #16]	@ (8001d34 <LCD_SetTextColor+0x1c>)
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	8013      	strh	r3, [r2, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	20000004 	.word	0x20000004

08001d38 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8001d40:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <LCD_SetFont+0x1c>)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6013      	str	r3, [r2, #0]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	200001bc 	.word	0x200001bc

08001d58 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	603a      	str	r2, [r7, #0]
 8001d62:	80fb      	strh	r3, [r7, #6]
 8001d64:	460b      	mov	r3, r1
 8001d66:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	e04c      	b.n	8001e10 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001d76:	2300      	movs	r3, #0
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	e03f      	b.n	8001dfc <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	4413      	add	r3, r2
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	4619      	mov	r1, r3
 8001d88:	4b27      	ldr	r3, [pc, #156]	@ (8001e28 <LCD_Draw_Char+0xd0>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	889b      	ldrh	r3, [r3, #4]
 8001d8e:	4a27      	ldr	r2, [pc, #156]	@ (8001e2c <LCD_Draw_Char+0xd4>)
 8001d90:	fba2 2303 	umull	r2, r3, r2, r3
 8001d94:	08db      	lsrs	r3, r3, #3
 8001d96:	b29b      	uxth	r3, r3
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	2280      	movs	r2, #128	@ 0x80
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	fa42 f303 	asr.w	r3, r2, r3
 8001da4:	400b      	ands	r3, r1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d104      	bne.n	8001db4 <LCD_Draw_Char+0x5c>
 8001daa:	4b1f      	ldr	r3, [pc, #124]	@ (8001e28 <LCD_Draw_Char+0xd0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	889b      	ldrh	r3, [r3, #4]
 8001db0:	2b0c      	cmp	r3, #12
 8001db2:	d920      	bls.n	8001df6 <LCD_Draw_Char+0x9e>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	fa42 f303 	asr.w	r3, r2, r3
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d104      	bne.n	8001dd8 <LCD_Draw_Char+0x80>
 8001dce:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <LCD_Draw_Char+0xd0>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	889b      	ldrh	r3, [r3, #4]
 8001dd4:	2b0c      	cmp	r3, #12
 8001dd6:	d80e      	bhi.n	8001df6 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
 8001dde:	4413      	add	r3, r2
 8001de0:	b298      	uxth	r0, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	88bb      	ldrh	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	4a10      	ldr	r2, [pc, #64]	@ (8001e30 <LCD_Draw_Char+0xd8>)
 8001dee:	8812      	ldrh	r2, [r2, #0]
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7ff fefd 	bl	8001bf0 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <LCD_Draw_Char+0xd0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	889b      	ldrh	r3, [r3, #4]
 8001e02:	461a      	mov	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d3b8      	bcc.n	8001d7c <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	60fb      	str	r3, [r7, #12]
 8001e10:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <LCD_Draw_Char+0xd0>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	88db      	ldrh	r3, [r3, #6]
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d3ab      	bcc.n	8001d76 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8001e1e:	bf00      	nop
 8001e20:	bf00      	nop
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	200001bc 	.word	0x200001bc
 8001e2c:	aaaaaaab 	.word	0xaaaaaaab
 8001e30:	20000004 	.word	0x20000004

08001e34 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	80fb      	strh	r3, [r7, #6]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	80bb      	strh	r3, [r7, #4]
 8001e42:	4613      	mov	r3, r2
 8001e44:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8001e46:	78fb      	ldrb	r3, [r7, #3]
 8001e48:	3b20      	subs	r3, #32
 8001e4a:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001e4c:	4b09      	ldr	r3, [pc, #36]	@ (8001e74 <LCD_DisplayChar+0x40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	78fb      	ldrb	r3, [r7, #3]
 8001e54:	4907      	ldr	r1, [pc, #28]	@ (8001e74 <LCD_DisplayChar+0x40>)
 8001e56:	6809      	ldr	r1, [r1, #0]
 8001e58:	88c9      	ldrh	r1, [r1, #6]
 8001e5a:	fb01 f303 	mul.w	r3, r1, r3
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	441a      	add	r2, r3
 8001e62:	88b9      	ldrh	r1, [r7, #4]
 8001e64:	88fb      	ldrh	r3, [r7, #6]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff ff76 	bl	8001d58 <LCD_Draw_Char>
}
 8001e6c:	bf00      	nop
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	200001bc 	.word	0x200001bc

08001e78 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e7c:	b672      	cpsid	i
}
 8001e7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <LCD_Error_Handler+0x8>

08001e84 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001e88:	f001 f931 	bl	80030ee <STMPE811_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d001      	beq.n	8001e96 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001e92:	bf00      	nop
 8001e94:	e7fd      	b.n	8001e92 <InitializeLCDTouch+0xe>
  }
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f001 f9db 	bl	800325e <STMPE811_ReadTouch>
 8001ea8:	4603      	mov	r3, r0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001eb6:	f000 f9ff 	bl	80022b8 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001eba:	20ca      	movs	r0, #202	@ 0xca
 8001ebc:	f000 f943 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001ec0:	20c3      	movs	r0, #195	@ 0xc3
 8001ec2:	f000 f94d 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001ec6:	2008      	movs	r0, #8
 8001ec8:	f000 f94a 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001ecc:	2050      	movs	r0, #80	@ 0x50
 8001ece:	f000 f947 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001ed2:	20cf      	movs	r0, #207	@ 0xcf
 8001ed4:	f000 f937 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f000 f941 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001ede:	20c1      	movs	r0, #193	@ 0xc1
 8001ee0:	f000 f93e 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001ee4:	2030      	movs	r0, #48	@ 0x30
 8001ee6:	f000 f93b 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001eea:	20ed      	movs	r0, #237	@ 0xed
 8001eec:	f000 f92b 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001ef0:	2064      	movs	r0, #100	@ 0x64
 8001ef2:	f000 f935 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001ef6:	2003      	movs	r0, #3
 8001ef8:	f000 f932 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001efc:	2012      	movs	r0, #18
 8001efe:	f000 f92f 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001f02:	2081      	movs	r0, #129	@ 0x81
 8001f04:	f000 f92c 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001f08:	20e8      	movs	r0, #232	@ 0xe8
 8001f0a:	f000 f91c 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001f0e:	2085      	movs	r0, #133	@ 0x85
 8001f10:	f000 f926 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001f14:	2000      	movs	r0, #0
 8001f16:	f000 f923 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001f1a:	2078      	movs	r0, #120	@ 0x78
 8001f1c:	f000 f920 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001f20:	20cb      	movs	r0, #203	@ 0xcb
 8001f22:	f000 f910 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001f26:	2039      	movs	r0, #57	@ 0x39
 8001f28:	f000 f91a 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001f2c:	202c      	movs	r0, #44	@ 0x2c
 8001f2e:	f000 f917 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001f32:	2000      	movs	r0, #0
 8001f34:	f000 f914 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001f38:	2034      	movs	r0, #52	@ 0x34
 8001f3a:	f000 f911 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001f3e:	2002      	movs	r0, #2
 8001f40:	f000 f90e 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001f44:	20f7      	movs	r0, #247	@ 0xf7
 8001f46:	f000 f8fe 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001f4a:	2020      	movs	r0, #32
 8001f4c:	f000 f908 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001f50:	20ea      	movs	r0, #234	@ 0xea
 8001f52:	f000 f8f8 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001f56:	2000      	movs	r0, #0
 8001f58:	f000 f902 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f000 f8ff 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001f62:	20b1      	movs	r0, #177	@ 0xb1
 8001f64:	f000 f8ef 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f000 f8f9 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001f6e:	201b      	movs	r0, #27
 8001f70:	f000 f8f6 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001f74:	20b6      	movs	r0, #182	@ 0xb6
 8001f76:	f000 f8e6 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001f7a:	200a      	movs	r0, #10
 8001f7c:	f000 f8f0 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001f80:	20a2      	movs	r0, #162	@ 0xa2
 8001f82:	f000 f8ed 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001f86:	20c0      	movs	r0, #192	@ 0xc0
 8001f88:	f000 f8dd 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001f8c:	2010      	movs	r0, #16
 8001f8e:	f000 f8e7 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001f92:	20c1      	movs	r0, #193	@ 0xc1
 8001f94:	f000 f8d7 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001f98:	2010      	movs	r0, #16
 8001f9a:	f000 f8e1 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001f9e:	20c5      	movs	r0, #197	@ 0xc5
 8001fa0:	f000 f8d1 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001fa4:	2045      	movs	r0, #69	@ 0x45
 8001fa6:	f000 f8db 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001faa:	2015      	movs	r0, #21
 8001fac:	f000 f8d8 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001fb0:	20c7      	movs	r0, #199	@ 0xc7
 8001fb2:	f000 f8c8 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001fb6:	2090      	movs	r0, #144	@ 0x90
 8001fb8:	f000 f8d2 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001fbc:	2036      	movs	r0, #54	@ 0x36
 8001fbe:	f000 f8c2 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001fc2:	20c8      	movs	r0, #200	@ 0xc8
 8001fc4:	f000 f8cc 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001fc8:	20f2      	movs	r0, #242	@ 0xf2
 8001fca:	f000 f8bc 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 f8c6 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001fd4:	20b0      	movs	r0, #176	@ 0xb0
 8001fd6:	f000 f8b6 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001fda:	20c2      	movs	r0, #194	@ 0xc2
 8001fdc:	f000 f8c0 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001fe0:	20b6      	movs	r0, #182	@ 0xb6
 8001fe2:	f000 f8b0 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001fe6:	200a      	movs	r0, #10
 8001fe8:	f000 f8ba 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001fec:	20a7      	movs	r0, #167	@ 0xa7
 8001fee:	f000 f8b7 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001ff2:	2027      	movs	r0, #39	@ 0x27
 8001ff4:	f000 f8b4 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001ff8:	2004      	movs	r0, #4
 8001ffa:	f000 f8b1 	bl	8002160 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001ffe:	202a      	movs	r0, #42	@ 0x2a
 8002000:	f000 f8a1 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8002004:	2000      	movs	r0, #0
 8002006:	f000 f8ab 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800200a:	2000      	movs	r0, #0
 800200c:	f000 f8a8 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002010:	2000      	movs	r0, #0
 8002012:	f000 f8a5 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8002016:	20ef      	movs	r0, #239	@ 0xef
 8002018:	f000 f8a2 	bl	8002160 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 800201c:	202b      	movs	r0, #43	@ 0x2b
 800201e:	f000 f892 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8002022:	2000      	movs	r0, #0
 8002024:	f000 f89c 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002028:	2000      	movs	r0, #0
 800202a:	f000 f899 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 800202e:	2001      	movs	r0, #1
 8002030:	f000 f896 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8002034:	203f      	movs	r0, #63	@ 0x3f
 8002036:	f000 f893 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 800203a:	20f6      	movs	r0, #246	@ 0xf6
 800203c:	f000 f883 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8002040:	2001      	movs	r0, #1
 8002042:	f000 f88d 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002046:	2000      	movs	r0, #0
 8002048:	f000 f88a 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 800204c:	2006      	movs	r0, #6
 800204e:	f000 f887 	bl	8002160 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8002052:	202c      	movs	r0, #44	@ 0x2c
 8002054:	f000 f877 	bl	8002146 <ili9341_Write_Reg>
  LCD_Delay(200);
 8002058:	20c8      	movs	r0, #200	@ 0xc8
 800205a:	f000 f9e9 	bl	8002430 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 800205e:	2026      	movs	r0, #38	@ 0x26
 8002060:	f000 f871 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8002064:	2001      	movs	r0, #1
 8002066:	f000 f87b 	bl	8002160 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 800206a:	20e0      	movs	r0, #224	@ 0xe0
 800206c:	f000 f86b 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8002070:	200f      	movs	r0, #15
 8002072:	f000 f875 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8002076:	2029      	movs	r0, #41	@ 0x29
 8002078:	f000 f872 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 800207c:	2024      	movs	r0, #36	@ 0x24
 800207e:	f000 f86f 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8002082:	200c      	movs	r0, #12
 8002084:	f000 f86c 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8002088:	200e      	movs	r0, #14
 800208a:	f000 f869 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800208e:	2009      	movs	r0, #9
 8002090:	f000 f866 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8002094:	204e      	movs	r0, #78	@ 0x4e
 8002096:	f000 f863 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800209a:	2078      	movs	r0, #120	@ 0x78
 800209c:	f000 f860 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 80020a0:	203c      	movs	r0, #60	@ 0x3c
 80020a2:	f000 f85d 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 80020a6:	2009      	movs	r0, #9
 80020a8:	f000 f85a 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 80020ac:	2013      	movs	r0, #19
 80020ae:	f000 f857 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80020b2:	2005      	movs	r0, #5
 80020b4:	f000 f854 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80020b8:	2017      	movs	r0, #23
 80020ba:	f000 f851 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80020be:	2011      	movs	r0, #17
 80020c0:	f000 f84e 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80020c4:	2000      	movs	r0, #0
 80020c6:	f000 f84b 	bl	8002160 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80020ca:	20e1      	movs	r0, #225	@ 0xe1
 80020cc:	f000 f83b 	bl	8002146 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80020d0:	2000      	movs	r0, #0
 80020d2:	f000 f845 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80020d6:	2016      	movs	r0, #22
 80020d8:	f000 f842 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80020dc:	201b      	movs	r0, #27
 80020de:	f000 f83f 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80020e2:	2004      	movs	r0, #4
 80020e4:	f000 f83c 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80020e8:	2011      	movs	r0, #17
 80020ea:	f000 f839 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80020ee:	2007      	movs	r0, #7
 80020f0:	f000 f836 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80020f4:	2031      	movs	r0, #49	@ 0x31
 80020f6:	f000 f833 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80020fa:	2033      	movs	r0, #51	@ 0x33
 80020fc:	f000 f830 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8002100:	2042      	movs	r0, #66	@ 0x42
 8002102:	f000 f82d 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8002106:	2005      	movs	r0, #5
 8002108:	f000 f82a 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 800210c:	200c      	movs	r0, #12
 800210e:	f000 f827 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8002112:	200a      	movs	r0, #10
 8002114:	f000 f824 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8002118:	2028      	movs	r0, #40	@ 0x28
 800211a:	f000 f821 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 800211e:	202f      	movs	r0, #47	@ 0x2f
 8002120:	f000 f81e 	bl	8002160 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8002124:	200f      	movs	r0, #15
 8002126:	f000 f81b 	bl	8002160 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 800212a:	2011      	movs	r0, #17
 800212c:	f000 f80b 	bl	8002146 <ili9341_Write_Reg>
  LCD_Delay(200);
 8002130:	20c8      	movs	r0, #200	@ 0xc8
 8002132:	f000 f97d 	bl	8002430 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8002136:	2029      	movs	r0, #41	@ 0x29
 8002138:	f000 f805 	bl	8002146 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 800213c:	202c      	movs	r0, #44	@ 0x2c
 800213e:	f000 f802 	bl	8002146 <ili9341_Write_Reg>
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}

08002146 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b082      	sub	sp, #8
 800214a:	af00      	add	r7, sp, #0
 800214c:	4603      	mov	r3, r0
 800214e:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	4618      	mov	r0, r3
 8002154:	f000 f94a 	bl	80023ec <LCD_IO_WriteReg>
}
 8002158:	bf00      	nop
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	4618      	mov	r0, r3
 800216e:	f000 f91b 	bl	80023a8 <LCD_IO_WriteData>
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002180:	4819      	ldr	r0, [pc, #100]	@ (80021e8 <SPI_Init+0x6c>)
 8002182:	f004 fd59 	bl	8006c38 <HAL_SPI_GetState>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d12b      	bne.n	80021e4 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 800218c:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <SPI_Init+0x6c>)
 800218e:	4a17      	ldr	r2, [pc, #92]	@ (80021ec <SPI_Init+0x70>)
 8002190:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <SPI_Init+0x6c>)
 8002194:	2218      	movs	r2, #24
 8002196:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002198:	4b13      	ldr	r3, [pc, #76]	@ (80021e8 <SPI_Init+0x6c>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800219e:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <SPI_Init+0x6c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80021a4:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <SPI_Init+0x6c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80021aa:	4b0f      	ldr	r3, [pc, #60]	@ (80021e8 <SPI_Init+0x6c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80021b0:	4b0d      	ldr	r3, [pc, #52]	@ (80021e8 <SPI_Init+0x6c>)
 80021b2:	2207      	movs	r2, #7
 80021b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80021b6:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <SPI_Init+0x6c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80021bc:	4b0a      	ldr	r3, [pc, #40]	@ (80021e8 <SPI_Init+0x6c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80021c2:	4b09      	ldr	r3, [pc, #36]	@ (80021e8 <SPI_Init+0x6c>)
 80021c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021c8:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80021ca:	4b07      	ldr	r3, [pc, #28]	@ (80021e8 <SPI_Init+0x6c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80021d0:	4b05      	ldr	r3, [pc, #20]	@ (80021e8 <SPI_Init+0x6c>)
 80021d2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021d6:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80021d8:	4803      	ldr	r0, [pc, #12]	@ (80021e8 <SPI_Init+0x6c>)
 80021da:	f000 f833 	bl	8002244 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80021de:	4802      	ldr	r0, [pc, #8]	@ (80021e8 <SPI_Init+0x6c>)
 80021e0:	f004 f98c 	bl	80064fc <HAL_SPI_Init>
  }
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200259c0 	.word	0x200259c0
 80021ec:	40015000 	.word	0x40015000

080021f0 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80021fe:	4b09      	ldr	r3, [pc, #36]	@ (8002224 <SPI_Write+0x34>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	1db9      	adds	r1, r7, #6
 8002204:	2201      	movs	r2, #1
 8002206:	4808      	ldr	r0, [pc, #32]	@ (8002228 <SPI_Write+0x38>)
 8002208:	f004 fa29 	bl	800665e <HAL_SPI_Transmit>
 800220c:	4603      	mov	r3, r0
 800220e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8002216:	f000 f809 	bl	800222c <SPI_Error>
  }
}
 800221a:	bf00      	nop
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000018 	.word	0x20000018
 8002228:	200259c0 	.word	0x200259c0

0800222c <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002230:	4803      	ldr	r0, [pc, #12]	@ (8002240 <SPI_Error+0x14>)
 8002232:	f004 f9ec 	bl	800660e <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8002236:	f7ff ffa1 	bl	800217c <SPI_Init>
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200259c0 	.word	0x200259c0

08002244 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	@ 0x28
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 800224c:	2300      	movs	r3, #0
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <SPI_MspInit+0x6c>)
 8002252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002254:	4a16      	ldr	r2, [pc, #88]	@ (80022b0 <SPI_MspInit+0x6c>)
 8002256:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800225a:	6453      	str	r3, [r2, #68]	@ 0x44
 800225c:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <SPI_MspInit+0x6c>)
 800225e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002260:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <SPI_MspInit+0x6c>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002270:	4a0f      	ldr	r2, [pc, #60]	@ (80022b0 <SPI_MspInit+0x6c>)
 8002272:	f043 0320 	orr.w	r3, r3, #32
 8002276:	6313      	str	r3, [r2, #48]	@ 0x30
 8002278:	4b0d      	ldr	r3, [pc, #52]	@ (80022b0 <SPI_MspInit+0x6c>)
 800227a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8002284:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002288:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800228a:	2302      	movs	r3, #2
 800228c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800228e:	2302      	movs	r3, #2
 8002290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002292:	2301      	movs	r3, #1
 8002294:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8002296:	2305      	movs	r3, #5
 8002298:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800229a:	f107 0314 	add.w	r3, r7, #20
 800229e:	4619      	mov	r1, r3
 80022a0:	4804      	ldr	r0, [pc, #16]	@ (80022b4 <SPI_MspInit+0x70>)
 80022a2:	f001 fc8d 	bl	8003bc0 <HAL_GPIO_Init>
}
 80022a6:	bf00      	nop
 80022a8:	3728      	adds	r7, #40	@ 0x28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40021400 	.word	0x40021400

080022b8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b088      	sub	sp, #32
 80022bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 80022be:	4b36      	ldr	r3, [pc, #216]	@ (8002398 <LCD_IO_Init+0xe0>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d164      	bne.n	8002390 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80022c6:	4b34      	ldr	r3, [pc, #208]	@ (8002398 <LCD_IO_Init+0xe0>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80022cc:	2300      	movs	r3, #0
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	4b32      	ldr	r3, [pc, #200]	@ (800239c <LCD_IO_Init+0xe4>)
 80022d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d4:	4a31      	ldr	r2, [pc, #196]	@ (800239c <LCD_IO_Init+0xe4>)
 80022d6:	f043 0308 	orr.w	r3, r3, #8
 80022da:	6313      	str	r3, [r2, #48]	@ 0x30
 80022dc:	4b2f      	ldr	r3, [pc, #188]	@ (800239c <LCD_IO_Init+0xe4>)
 80022de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80022e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022ee:	2301      	movs	r3, #1
 80022f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80022f6:	2302      	movs	r3, #2
 80022f8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80022fa:	f107 030c 	add.w	r3, r7, #12
 80022fe:	4619      	mov	r1, r3
 8002300:	4827      	ldr	r0, [pc, #156]	@ (80023a0 <LCD_IO_Init+0xe8>)
 8002302:	f001 fc5d 	bl	8003bc0 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	607b      	str	r3, [r7, #4]
 800230a:	4b24      	ldr	r3, [pc, #144]	@ (800239c <LCD_IO_Init+0xe4>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a23      	ldr	r2, [pc, #140]	@ (800239c <LCD_IO_Init+0xe4>)
 8002310:	f043 0308 	orr.w	r3, r3, #8
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b21      	ldr	r3, [pc, #132]	@ (800239c <LCD_IO_Init+0xe4>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0308 	and.w	r3, r3, #8
 800231e:	607b      	str	r3, [r7, #4]
 8002320:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002322:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002326:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002328:	2301      	movs	r3, #1
 800232a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002330:	2302      	movs	r3, #2
 8002332:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002334:	f107 030c 	add.w	r3, r7, #12
 8002338:	4619      	mov	r1, r3
 800233a:	4819      	ldr	r0, [pc, #100]	@ (80023a0 <LCD_IO_Init+0xe8>)
 800233c:	f001 fc40 	bl	8003bc0 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002340:	2300      	movs	r3, #0
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	4b15      	ldr	r3, [pc, #84]	@ (800239c <LCD_IO_Init+0xe4>)
 8002346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002348:	4a14      	ldr	r2, [pc, #80]	@ (800239c <LCD_IO_Init+0xe4>)
 800234a:	f043 0304 	orr.w	r3, r3, #4
 800234e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002350:	4b12      	ldr	r3, [pc, #72]	@ (800239c <LCD_IO_Init+0xe4>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	603b      	str	r3, [r7, #0]
 800235a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800235c:	2304      	movs	r3, #4
 800235e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002360:	2301      	movs	r3, #1
 8002362:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002368:	2302      	movs	r3, #2
 800236a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	4619      	mov	r1, r3
 8002372:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <LCD_IO_Init+0xec>)
 8002374:	f001 fc24 	bl	8003bc0 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002378:	2200      	movs	r2, #0
 800237a:	2104      	movs	r1, #4
 800237c:	4809      	ldr	r0, [pc, #36]	@ (80023a4 <LCD_IO_Init+0xec>)
 800237e:	f001 feef 	bl	8004160 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002382:	2201      	movs	r2, #1
 8002384:	2104      	movs	r1, #4
 8002386:	4807      	ldr	r0, [pc, #28]	@ (80023a4 <LCD_IO_Init+0xec>)
 8002388:	f001 feea 	bl	8004160 <HAL_GPIO_WritePin>

    SPI_Init();
 800238c:	f7ff fef6 	bl	800217c <SPI_Init>
  }
}
 8002390:	bf00      	nop
 8002392:	3720      	adds	r7, #32
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20025a18 	.word	0x20025a18
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020c00 	.word	0x40020c00
 80023a4:	40020800 	.word	0x40020800

080023a8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80023b2:	2201      	movs	r2, #1
 80023b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023b8:	480a      	ldr	r0, [pc, #40]	@ (80023e4 <LCD_IO_WriteData+0x3c>)
 80023ba:	f001 fed1 	bl	8004160 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80023be:	2200      	movs	r2, #0
 80023c0:	2104      	movs	r1, #4
 80023c2:	4809      	ldr	r0, [pc, #36]	@ (80023e8 <LCD_IO_WriteData+0x40>)
 80023c4:	f001 fecc 	bl	8004160 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80023c8:	88fb      	ldrh	r3, [r7, #6]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff ff10 	bl	80021f0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023d0:	2201      	movs	r2, #1
 80023d2:	2104      	movs	r1, #4
 80023d4:	4804      	ldr	r0, [pc, #16]	@ (80023e8 <LCD_IO_WriteData+0x40>)
 80023d6:	f001 fec3 	bl	8004160 <HAL_GPIO_WritePin>
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40020c00 	.word	0x40020c00
 80023e8:	40020800 	.word	0x40020800

080023ec <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80023f6:	2200      	movs	r2, #0
 80023f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023fc:	480a      	ldr	r0, [pc, #40]	@ (8002428 <LCD_IO_WriteReg+0x3c>)
 80023fe:	f001 feaf 	bl	8004160 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002402:	2200      	movs	r2, #0
 8002404:	2104      	movs	r1, #4
 8002406:	4809      	ldr	r0, [pc, #36]	@ (800242c <LCD_IO_WriteReg+0x40>)
 8002408:	f001 feaa 	bl	8004160 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	b29b      	uxth	r3, r3
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff feed 	bl	80021f0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002416:	2201      	movs	r2, #1
 8002418:	2104      	movs	r1, #4
 800241a:	4804      	ldr	r0, [pc, #16]	@ (800242c <LCD_IO_WriteReg+0x40>)
 800241c:	f001 fea0 	bl	8004160 <HAL_GPIO_WritePin>
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40020c00 	.word	0x40020c00
 800242c:	40020800 	.word	0x40020800

08002430 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f001 fa59 	bl	80038f0 <HAL_Delay>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
	initialise_monitor_handles();
 800244a:	f001 f99b 	bl	8003784 <initialise_monitor_handles>
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800244e:	f001 f9dd 	bl	800380c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002452:	f000 f815 	bl	8002480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002456:	f000 fa05 	bl	8002864 <MX_GPIO_Init>
  MX_LTDC_Init();
 800245a:	f000 f8bb 	bl	80025d4 <MX_LTDC_Init>
  MX_RNG_Init();
 800245e:	f000 f96b 	bl	8002738 <MX_RNG_Init>
  MX_TIM2_Init();
 8002462:	f000 f9b3 	bl	80027cc <MX_TIM2_Init>
  MX_SPI5_Init();
 8002466:	f000 f97b 	bl	8002760 <MX_SPI5_Init>
  MX_I2C3_Init();
 800246a:	f000 f873 	bl	8002554 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800246e:	f7fe f853 	bl	8000518 <ApplicationInit>
  HAL_Delay(5000);
 8002472:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002476:	f001 fa3b 	bl	80038f0 <HAL_Delay>
  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800247a:	bf00      	nop
 800247c:	e7fd      	b.n	800247a <main+0x34>
	...

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b094      	sub	sp, #80	@ 0x50
 8002484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002486:	f107 0320 	add.w	r3, r7, #32
 800248a:	2230      	movs	r2, #48	@ 0x30
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f004 ff94 	bl	80073bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a4:	2300      	movs	r3, #0
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	4b28      	ldr	r3, [pc, #160]	@ (800254c <SystemClock_Config+0xcc>)
 80024aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ac:	4a27      	ldr	r2, [pc, #156]	@ (800254c <SystemClock_Config+0xcc>)
 80024ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b4:	4b25      	ldr	r3, [pc, #148]	@ (800254c <SystemClock_Config+0xcc>)
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024c0:	2300      	movs	r3, #0
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	4b22      	ldr	r3, [pc, #136]	@ (8002550 <SystemClock_Config+0xd0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a21      	ldr	r2, [pc, #132]	@ (8002550 <SystemClock_Config+0xd0>)
 80024ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024ce:	6013      	str	r3, [r2, #0]
 80024d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002550 <SystemClock_Config+0xd0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024d8:	607b      	str	r3, [r7, #4]
 80024da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024dc:	2301      	movs	r3, #1
 80024de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024e6:	2302      	movs	r3, #2
 80024e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024f0:	2308      	movs	r3, #8
 80024f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80024f4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80024f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024fa:	2302      	movs	r3, #2
 80024fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80024fe:	2307      	movs	r3, #7
 8002500:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002502:	f107 0320 	add.w	r3, r7, #32
 8002506:	4618      	mov	r0, r3
 8002508:	f003 f98a 	bl	8005820 <HAL_RCC_OscConfig>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002512:	f000 fb55 	bl	8002bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002516:	230f      	movs	r3, #15
 8002518:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800251a:	2302      	movs	r3, #2
 800251c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002522:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002526:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002528:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800252c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800252e:	f107 030c 	add.w	r3, r7, #12
 8002532:	2105      	movs	r1, #5
 8002534:	4618      	mov	r0, r3
 8002536:	f003 fbeb 	bl	8005d10 <HAL_RCC_ClockConfig>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002540:	f000 fb3e 	bl	8002bc0 <Error_Handler>
  }
}
 8002544:	bf00      	nop
 8002546:	3750      	adds	r7, #80	@ 0x50
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40023800 	.word	0x40023800
 8002550:	40007000 	.word	0x40007000

08002554 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002558:	4b1b      	ldr	r3, [pc, #108]	@ (80025c8 <MX_I2C3_Init+0x74>)
 800255a:	4a1c      	ldr	r2, [pc, #112]	@ (80025cc <MX_I2C3_Init+0x78>)
 800255c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800255e:	4b1a      	ldr	r3, [pc, #104]	@ (80025c8 <MX_I2C3_Init+0x74>)
 8002560:	4a1b      	ldr	r2, [pc, #108]	@ (80025d0 <MX_I2C3_Init+0x7c>)
 8002562:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002564:	4b18      	ldr	r3, [pc, #96]	@ (80025c8 <MX_I2C3_Init+0x74>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800256a:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <MX_I2C3_Init+0x74>)
 800256c:	2200      	movs	r2, #0
 800256e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002570:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <MX_I2C3_Init+0x74>)
 8002572:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002576:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002578:	4b13      	ldr	r3, [pc, #76]	@ (80025c8 <MX_I2C3_Init+0x74>)
 800257a:	2200      	movs	r2, #0
 800257c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800257e:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <MX_I2C3_Init+0x74>)
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002584:	4b10      	ldr	r3, [pc, #64]	@ (80025c8 <MX_I2C3_Init+0x74>)
 8002586:	2200      	movs	r2, #0
 8002588:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800258a:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <MX_I2C3_Init+0x74>)
 800258c:	2200      	movs	r2, #0
 800258e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002590:	480d      	ldr	r0, [pc, #52]	@ (80025c8 <MX_I2C3_Init+0x74>)
 8002592:	f001 fdff 	bl	8004194 <HAL_I2C_Init>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800259c:	f000 fb10 	bl	8002bc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025a0:	2100      	movs	r1, #0
 80025a2:	4809      	ldr	r0, [pc, #36]	@ (80025c8 <MX_I2C3_Init+0x74>)
 80025a4:	f002 fe1a 	bl	80051dc <HAL_I2CEx_ConfigAnalogFilter>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80025ae:	f000 fb07 	bl	8002bc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80025b2:	2100      	movs	r1, #0
 80025b4:	4804      	ldr	r0, [pc, #16]	@ (80025c8 <MX_I2C3_Init+0x74>)
 80025b6:	f002 fe4d 	bl	8005254 <HAL_I2CEx_ConfigDigitalFilter>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80025c0:	f000 fafe 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20025a1c 	.word	0x20025a1c
 80025cc:	40005c00 	.word	0x40005c00
 80025d0:	000186a0 	.word	0x000186a0

080025d4 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b09a      	sub	sp, #104	@ 0x68
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80025da:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025de:	2234      	movs	r2, #52	@ 0x34
 80025e0:	2100      	movs	r1, #0
 80025e2:	4618      	mov	r0, r3
 80025e4:	f004 feea 	bl	80073bc <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80025e8:	463b      	mov	r3, r7
 80025ea:	2234      	movs	r2, #52	@ 0x34
 80025ec:	2100      	movs	r1, #0
 80025ee:	4618      	mov	r0, r3
 80025f0:	f004 fee4 	bl	80073bc <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80025f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002730 <MX_LTDC_Init+0x15c>)
 80025f6:	4a4f      	ldr	r2, [pc, #316]	@ (8002734 <MX_LTDC_Init+0x160>)
 80025f8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80025fa:	4b4d      	ldr	r3, [pc, #308]	@ (8002730 <MX_LTDC_Init+0x15c>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002600:	4b4b      	ldr	r3, [pc, #300]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002606:	4b4a      	ldr	r3, [pc, #296]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002608:	2200      	movs	r2, #0
 800260a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800260c:	4b48      	ldr	r3, [pc, #288]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800260e:	2200      	movs	r2, #0
 8002610:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8002612:	4b47      	ldr	r3, [pc, #284]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002614:	2207      	movs	r2, #7
 8002616:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8002618:	4b45      	ldr	r3, [pc, #276]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800261a:	2203      	movs	r2, #3
 800261c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800261e:	4b44      	ldr	r3, [pc, #272]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002620:	220e      	movs	r2, #14
 8002622:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002624:	4b42      	ldr	r3, [pc, #264]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002626:	2205      	movs	r2, #5
 8002628:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800262a:	4b41      	ldr	r3, [pc, #260]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800262c:	f240 228e 	movw	r2, #654	@ 0x28e
 8002630:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8002632:	4b3f      	ldr	r3, [pc, #252]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002634:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8002638:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800263a:	4b3d      	ldr	r3, [pc, #244]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800263c:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8002642:	4b3b      	ldr	r3, [pc, #236]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002644:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8002648:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800264a:	4b39      	ldr	r3, [pc, #228]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002652:	4b37      	ldr	r3, [pc, #220]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002654:	2200      	movs	r2, #0
 8002656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800265a:	4b35      	ldr	r3, [pc, #212]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002662:	4833      	ldr	r0, [pc, #204]	@ (8002730 <MX_LTDC_Init+0x15c>)
 8002664:	f002 fe36 	bl	80052d4 <HAL_LTDC_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800266e:	f000 faa7 	bl	8002bc0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8002676:	2300      	movs	r3, #0
 8002678:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002682:	2300      	movs	r3, #0
 8002684:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800268e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002692:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002694:	2305      	movs	r3, #5
 8002696:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 800269c:	2300      	movs	r3, #0
 800269e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80026b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80026ba:	2200      	movs	r2, #0
 80026bc:	4619      	mov	r1, r3
 80026be:	481c      	ldr	r0, [pc, #112]	@ (8002730 <MX_LTDC_Init+0x15c>)
 80026c0:	f002 fed8 	bl	8005474 <HAL_LTDC_ConfigLayer>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80026ca:	f000 fa79 	bl	8002bc0 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80026ce:	2300      	movs	r3, #0
 80026d0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80026ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026ee:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80026f0:	2305      	movs	r3, #5
 80026f2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80026f8:	2300      	movs	r3, #0
 80026fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 80026fc:	2300      	movs	r3, #0
 80026fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8002700:	2300      	movs	r3, #0
 8002702:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 800270c:	2300      	movs	r3, #0
 800270e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002712:	463b      	mov	r3, r7
 8002714:	2201      	movs	r2, #1
 8002716:	4619      	mov	r1, r3
 8002718:	4805      	ldr	r0, [pc, #20]	@ (8002730 <MX_LTDC_Init+0x15c>)
 800271a:	f002 feab 	bl	8005474 <HAL_LTDC_ConfigLayer>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002724:	f000 fa4c 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002728:	bf00      	nop
 800272a:	3768      	adds	r7, #104	@ 0x68
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	20025a70 	.word	0x20025a70
 8002734:	40016800 	.word	0x40016800

08002738 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800273c:	4b06      	ldr	r3, [pc, #24]	@ (8002758 <MX_RNG_Init+0x20>)
 800273e:	4a07      	ldr	r2, [pc, #28]	@ (800275c <MX_RNG_Init+0x24>)
 8002740:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002742:	4805      	ldr	r0, [pc, #20]	@ (8002758 <MX_RNG_Init+0x20>)
 8002744:	f003 feb0 	bl	80064a8 <HAL_RNG_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800274e:	f000 fa37 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20025b18 	.word	0x20025b18
 800275c:	50060800 	.word	0x50060800

08002760 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002764:	4b17      	ldr	r3, [pc, #92]	@ (80027c4 <MX_SPI5_Init+0x64>)
 8002766:	4a18      	ldr	r2, [pc, #96]	@ (80027c8 <MX_SPI5_Init+0x68>)
 8002768:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800276a:	4b16      	ldr	r3, [pc, #88]	@ (80027c4 <MX_SPI5_Init+0x64>)
 800276c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002770:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002772:	4b14      	ldr	r3, [pc, #80]	@ (80027c4 <MX_SPI5_Init+0x64>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002778:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <MX_SPI5_Init+0x64>)
 800277a:	2200      	movs	r2, #0
 800277c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800277e:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <MX_SPI5_Init+0x64>)
 8002780:	2200      	movs	r2, #0
 8002782:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002784:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <MX_SPI5_Init+0x64>)
 8002786:	2200      	movs	r2, #0
 8002788:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800278a:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <MX_SPI5_Init+0x64>)
 800278c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002790:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002792:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <MX_SPI5_Init+0x64>)
 8002794:	2200      	movs	r2, #0
 8002796:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002798:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <MX_SPI5_Init+0x64>)
 800279a:	2200      	movs	r2, #0
 800279c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800279e:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <MX_SPI5_Init+0x64>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027a4:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <MX_SPI5_Init+0x64>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <MX_SPI5_Init+0x64>)
 80027ac:	220a      	movs	r2, #10
 80027ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80027b0:	4804      	ldr	r0, [pc, #16]	@ (80027c4 <MX_SPI5_Init+0x64>)
 80027b2:	f003 fea3 	bl	80064fc <HAL_SPI_Init>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80027bc:	f000 fa00 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20025b28 	.word	0x20025b28
 80027c8:	40015000 	.word	0x40015000

080027cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027d2:	f107 0308 	add.w	r3, r7, #8
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e0:	463b      	mov	r3, r7
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
 80027e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002860 <MX_TIM2_Init+0x94>)
 80027ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80027f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002860 <MX_TIM2_Init+0x94>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002860 <MX_TIM2_Init+0x94>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80027fc:	4b18      	ldr	r3, [pc, #96]	@ (8002860 <MX_TIM2_Init+0x94>)
 80027fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002802:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002804:	4b16      	ldr	r3, [pc, #88]	@ (8002860 <MX_TIM2_Init+0x94>)
 8002806:	2200      	movs	r2, #0
 8002808:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800280a:	4b15      	ldr	r3, [pc, #84]	@ (8002860 <MX_TIM2_Init+0x94>)
 800280c:	2200      	movs	r2, #0
 800280e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002810:	4813      	ldr	r0, [pc, #76]	@ (8002860 <MX_TIM2_Init+0x94>)
 8002812:	f004 fafb 	bl	8006e0c <HAL_TIM_Base_Init>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800281c:	f000 f9d0 	bl	8002bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002820:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002824:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002826:	f107 0308 	add.w	r3, r7, #8
 800282a:	4619      	mov	r1, r3
 800282c:	480c      	ldr	r0, [pc, #48]	@ (8002860 <MX_TIM2_Init+0x94>)
 800282e:	f004 fb3c 	bl	8006eaa <HAL_TIM_ConfigClockSource>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002838:	f000 f9c2 	bl	8002bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283c:	2300      	movs	r3, #0
 800283e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002844:	463b      	mov	r3, r7
 8002846:	4619      	mov	r1, r3
 8002848:	4805      	ldr	r0, [pc, #20]	@ (8002860 <MX_TIM2_Init+0x94>)
 800284a:	f004 fd3b 	bl	80072c4 <HAL_TIMEx_MasterConfigSynchronization>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002854:	f000 f9b4 	bl	8002bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002858:	bf00      	nop
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20025b80 	.word	0x20025b80

08002864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08e      	sub	sp, #56	@ 0x38
 8002868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	605a      	str	r2, [r3, #4]
 8002874:	609a      	str	r2, [r3, #8]
 8002876:	60da      	str	r2, [r3, #12]
 8002878:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	623b      	str	r3, [r7, #32]
 800287e:	4bb2      	ldr	r3, [pc, #712]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	4ab1      	ldr	r2, [pc, #708]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002884:	f043 0304 	orr.w	r3, r3, #4
 8002888:	6313      	str	r3, [r2, #48]	@ 0x30
 800288a:	4baf      	ldr	r3, [pc, #700]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	623b      	str	r3, [r7, #32]
 8002894:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	61fb      	str	r3, [r7, #28]
 800289a:	4bab      	ldr	r3, [pc, #684]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	4aaa      	ldr	r2, [pc, #680]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028a0:	f043 0320 	orr.w	r3, r3, #32
 80028a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a6:	4ba8      	ldr	r3, [pc, #672]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	f003 0320 	and.w	r3, r3, #32
 80028ae:	61fb      	str	r3, [r7, #28]
 80028b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	61bb      	str	r3, [r7, #24]
 80028b6:	4ba4      	ldr	r3, [pc, #656]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	4aa3      	ldr	r2, [pc, #652]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c2:	4ba1      	ldr	r3, [pc, #644]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ca:	61bb      	str	r3, [r7, #24]
 80028cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	4b9d      	ldr	r3, [pc, #628]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	4a9c      	ldr	r2, [pc, #624]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028de:	4b9a      	ldr	r3, [pc, #616]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	4b96      	ldr	r3, [pc, #600]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	4a95      	ldr	r2, [pc, #596]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028f4:	f043 0302 	orr.w	r3, r3, #2
 80028f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fa:	4b93      	ldr	r3, [pc, #588]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	4b8f      	ldr	r3, [pc, #572]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	4a8e      	ldr	r2, [pc, #568]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002910:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002914:	6313      	str	r3, [r2, #48]	@ 0x30
 8002916:	4b8c      	ldr	r3, [pc, #560]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	4b88      	ldr	r3, [pc, #544]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	4a87      	ldr	r2, [pc, #540]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 800292c:	f043 0310 	orr.w	r3, r3, #16
 8002930:	6313      	str	r3, [r2, #48]	@ 0x30
 8002932:	4b85      	ldr	r3, [pc, #532]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	4b81      	ldr	r3, [pc, #516]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	4a80      	ldr	r2, [pc, #512]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002948:	f043 0308 	orr.w	r3, r3, #8
 800294c:	6313      	str	r3, [r2, #48]	@ 0x30
 800294e:	4b7e      	ldr	r3, [pc, #504]	@ (8002b48 <MX_GPIO_Init+0x2e4>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	f003 0308 	and.w	r3, r3, #8
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800295a:	2200      	movs	r2, #0
 800295c:	2116      	movs	r1, #22
 800295e:	487b      	ldr	r0, [pc, #492]	@ (8002b4c <MX_GPIO_Init+0x2e8>)
 8002960:	f001 fbfe 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002964:	2200      	movs	r2, #0
 8002966:	2180      	movs	r1, #128	@ 0x80
 8002968:	4879      	ldr	r0, [pc, #484]	@ (8002b50 <MX_GPIO_Init+0x2ec>)
 800296a:	f001 fbf9 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800296e:	2200      	movs	r2, #0
 8002970:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002974:	4877      	ldr	r0, [pc, #476]	@ (8002b54 <MX_GPIO_Init+0x2f0>)
 8002976:	f001 fbf3 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002980:	4875      	ldr	r0, [pc, #468]	@ (8002b58 <MX_GPIO_Init+0x2f4>)
 8002982:	f001 fbed 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002986:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800298a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002994:	2303      	movs	r3, #3
 8002996:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002998:	230c      	movs	r3, #12
 800299a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800299c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029a0:	4619      	mov	r1, r3
 80029a2:	486e      	ldr	r0, [pc, #440]	@ (8002b5c <MX_GPIO_Init+0x2f8>)
 80029a4:	f001 f90c 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80029a8:	2301      	movs	r3, #1
 80029aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ac:	2302      	movs	r3, #2
 80029ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b4:	2303      	movs	r3, #3
 80029b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80029b8:	230c      	movs	r3, #12
 80029ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80029bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029c0:	4619      	mov	r1, r3
 80029c2:	4862      	ldr	r0, [pc, #392]	@ (8002b4c <MX_GPIO_Init+0x2e8>)
 80029c4:	f001 f8fc 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80029c8:	2316      	movs	r3, #22
 80029ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029cc:	2301      	movs	r3, #1
 80029ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d4:	2300      	movs	r3, #0
 80029d6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029dc:	4619      	mov	r1, r3
 80029de:	485b      	ldr	r0, [pc, #364]	@ (8002b4c <MX_GPIO_Init+0x2e8>)
 80029e0:	f001 f8ee 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80029e4:	f248 0307 	movw	r3, #32775	@ 0x8007
 80029e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80029ea:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029f8:	4619      	mov	r1, r3
 80029fa:	4855      	ldr	r0, [pc, #340]	@ (8002b50 <MX_GPIO_Init+0x2ec>)
 80029fc:	f001 f8e0 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8002a00:	2380      	movs	r3, #128	@ 0x80
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a04:	2301      	movs	r3, #1
 8002a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a14:	4619      	mov	r1, r3
 8002a16:	484e      	ldr	r0, [pc, #312]	@ (8002b50 <MX_GPIO_Init+0x2ec>)
 8002a18:	f001 f8d2 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002a1c:	2320      	movs	r3, #32
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002a20:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a26:	2300      	movs	r3, #0
 8002a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8002a2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4846      	ldr	r0, [pc, #280]	@ (8002b4c <MX_GPIO_Init+0x2e8>)
 8002a32:	f001 f8c5 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002a36:	2304      	movs	r3, #4
 8002a38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002a42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a46:	4619      	mov	r1, r3
 8002a48:	4845      	ldr	r0, [pc, #276]	@ (8002b60 <MX_GPIO_Init+0x2fc>)
 8002a4a:	f001 f8b9 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002a4e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002a52:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a54:	2302      	movs	r3, #2
 8002a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a60:	230c      	movs	r3, #12
 8002a62:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a68:	4619      	mov	r1, r3
 8002a6a:	483b      	ldr	r0, [pc, #236]	@ (8002b58 <MX_GPIO_Init+0x2f4>)
 8002a6c:	f001 f8a8 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002a70:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002a74:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a76:	2302      	movs	r3, #2
 8002a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a82:	230c      	movs	r3, #12
 8002a84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4835      	ldr	r0, [pc, #212]	@ (8002b64 <MX_GPIO_Init+0x300>)
 8002a8e:	f001 f897 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002a92:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8002a96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002aa4:	230c      	movs	r3, #12
 8002aa6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aac:	4619      	mov	r1, r3
 8002aae:	482c      	ldr	r0, [pc, #176]	@ (8002b60 <MX_GPIO_Init+0x2fc>)
 8002ab0:	f001 f886 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002ab4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aba:	2300      	movs	r3, #0
 8002abc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002ac2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4825      	ldr	r0, [pc, #148]	@ (8002b60 <MX_GPIO_Init+0x2fc>)
 8002aca:	f001 f879 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002ace:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002ad2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ae0:	230c      	movs	r3, #12
 8002ae2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ae4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ae8:	4619      	mov	r1, r3
 8002aea:	481a      	ldr	r0, [pc, #104]	@ (8002b54 <MX_GPIO_Init+0x2f0>)
 8002aec:	f001 f868 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002af0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002af6:	2300      	movs	r3, #0
 8002af8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afa:	2300      	movs	r3, #0
 8002afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002afe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b02:	4619      	mov	r1, r3
 8002b04:	4813      	ldr	r0, [pc, #76]	@ (8002b54 <MX_GPIO_Init+0x2f0>)
 8002b06:	f001 f85b 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002b0a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b10:	2301      	movs	r3, #1
 8002b12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b20:	4619      	mov	r1, r3
 8002b22:	480c      	ldr	r0, [pc, #48]	@ (8002b54 <MX_GPIO_Init+0x2f0>)
 8002b24:	f001 f84c 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002b28:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b36:	2303      	movs	r3, #3
 8002b38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b3a:	2307      	movs	r3, #7
 8002b3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b42:	4619      	mov	r1, r3
 8002b44:	e010      	b.n	8002b68 <MX_GPIO_Init+0x304>
 8002b46:	bf00      	nop
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40020800 	.word	0x40020800
 8002b50:	40020000 	.word	0x40020000
 8002b54:	40020c00 	.word	0x40020c00
 8002b58:	40021800 	.word	0x40021800
 8002b5c:	40021400 	.word	0x40021400
 8002b60:	40020400 	.word	0x40020400
 8002b64:	40021000 	.word	0x40021000
 8002b68:	4812      	ldr	r0, [pc, #72]	@ (8002bb4 <MX_GPIO_Init+0x350>)
 8002b6a:	f001 f829 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002b6e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002b72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b74:	2301      	movs	r3, #1
 8002b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b84:	4619      	mov	r1, r3
 8002b86:	480c      	ldr	r0, [pc, #48]	@ (8002bb8 <MX_GPIO_Init+0x354>)
 8002b88:	f001 f81a 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002b8c:	2360      	movs	r3, #96	@ 0x60
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b9c:	230c      	movs	r3, #12
 8002b9e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4805      	ldr	r0, [pc, #20]	@ (8002bbc <MX_GPIO_Init+0x358>)
 8002ba8:	f001 f80a 	bl	8003bc0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bac:	bf00      	nop
 8002bae:	3738      	adds	r7, #56	@ 0x38
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	40021800 	.word	0x40021800
 8002bbc:	40020400 	.word	0x40020400

08002bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002bc4:	b672      	cpsid	i
}
 8002bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <Error_Handler+0x8>

08002bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	607b      	str	r3, [r7, #4]
 8002bd6:	4b10      	ldr	r3, [pc, #64]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bda:	4a0f      	ldr	r2, [pc, #60]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002be2:	4b0d      	ldr	r3, [pc, #52]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bea:	607b      	str	r3, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	603b      	str	r3, [r7, #0]
 8002bf2:	4b09      	ldr	r3, [pc, #36]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	4a08      	ldr	r2, [pc, #32]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bfe:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_MspInit+0x4c>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c06:	603b      	str	r3, [r7, #0]
 8002c08:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002c0a:	2007      	movs	r0, #7
 8002c0c:	f000 ff88 	bl	8003b20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c10:	bf00      	nop
 8002c12:	3708      	adds	r7, #8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40023800 	.word	0x40023800

08002c1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08a      	sub	sp, #40	@ 0x28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a29      	ldr	r2, [pc, #164]	@ (8002ce0 <HAL_I2C_MspInit+0xc4>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d14b      	bne.n	8002cd6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	4b28      	ldr	r3, [pc, #160]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c46:	4a27      	ldr	r2, [pc, #156]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c4e:	4b25      	ldr	r3, [pc, #148]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	613b      	str	r3, [r7, #16]
 8002c58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	4b21      	ldr	r3, [pc, #132]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	4a20      	ldr	r2, [pc, #128]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002c76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c7c:	2312      	movs	r3, #18
 8002c7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c84:	2300      	movs	r3, #0
 8002c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c88:	2304      	movs	r3, #4
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	4619      	mov	r1, r3
 8002c92:	4815      	ldr	r0, [pc, #84]	@ (8002ce8 <HAL_I2C_MspInit+0xcc>)
 8002c94:	f000 ff94 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002c98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c9e:	2312      	movs	r3, #18
 8002ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002caa:	2304      	movs	r3, #4
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	480d      	ldr	r0, [pc, #52]	@ (8002cec <HAL_I2C_MspInit+0xd0>)
 8002cb6:	f000 ff83 	bl	8003bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	4a08      	ldr	r2, [pc, #32]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002cc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cca:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <HAL_I2C_MspInit+0xc8>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002cd6:	bf00      	nop
 8002cd8:	3728      	adds	r7, #40	@ 0x28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40005c00 	.word	0x40005c00
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40020800 	.word	0x40020800
 8002cec:	40020000 	.word	0x40020000

08002cf0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b09a      	sub	sp, #104	@ 0x68
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	609a      	str	r2, [r3, #8]
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d0c:	2230      	movs	r2, #48	@ 0x30
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f004 fb53 	bl	80073bc <memset>
  if(hltdc->Instance==LTDC)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a81      	ldr	r2, [pc, #516]	@ (8002f20 <HAL_LTDC_MspInit+0x230>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	f040 80fb 	bne.w	8002f18 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002d22:	2308      	movs	r3, #8
 8002d24:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8002d26:	23c8      	movs	r3, #200	@ 0xc8
 8002d28:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8002d2e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002d32:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f003 f9f5 	bl	8006128 <HAL_RCCEx_PeriphCLKConfig>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002d44:	f7ff ff3c 	bl	8002bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002d48:	2300      	movs	r3, #0
 8002d4a:	623b      	str	r3, [r7, #32]
 8002d4c:	4b75      	ldr	r3, [pc, #468]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d50:	4a74      	ldr	r2, [pc, #464]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d56:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d58:	4b72      	ldr	r3, [pc, #456]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d60:	623b      	str	r3, [r7, #32]
 8002d62:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d64:	2300      	movs	r3, #0
 8002d66:	61fb      	str	r3, [r7, #28]
 8002d68:	4b6e      	ldr	r3, [pc, #440]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6c:	4a6d      	ldr	r2, [pc, #436]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d6e:	f043 0320 	orr.w	r3, r3, #32
 8002d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d74:	4b6b      	ldr	r3, [pc, #428]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d78:	f003 0320 	and.w	r3, r3, #32
 8002d7c:	61fb      	str	r3, [r7, #28]
 8002d7e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d80:	2300      	movs	r3, #0
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	4b67      	ldr	r3, [pc, #412]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	4a66      	ldr	r2, [pc, #408]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d8a:	f043 0301 	orr.w	r3, r3, #1
 8002d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d90:	4b64      	ldr	r3, [pc, #400]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	61bb      	str	r3, [r7, #24]
 8002d9a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	4b60      	ldr	r3, [pc, #384]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da4:	4a5f      	ldr	r2, [pc, #380]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002da6:	f043 0302 	orr.w	r3, r3, #2
 8002daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dac:	4b5d      	ldr	r3, [pc, #372]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	617b      	str	r3, [r7, #20]
 8002db6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002db8:	2300      	movs	r3, #0
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	4b59      	ldr	r3, [pc, #356]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc0:	4a58      	ldr	r2, [pc, #352]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc8:	4b56      	ldr	r3, [pc, #344]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd0:	613b      	str	r3, [r7, #16]
 8002dd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	4b52      	ldr	r3, [pc, #328]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ddc:	4a51      	ldr	r2, [pc, #324]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dde:	f043 0304 	orr.w	r3, r3, #4
 8002de2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de4:	4b4f      	ldr	r3, [pc, #316]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002df0:	2300      	movs	r3, #0
 8002df2:	60bb      	str	r3, [r7, #8]
 8002df4:	4b4b      	ldr	r3, [pc, #300]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df8:	4a4a      	ldr	r2, [pc, #296]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002dfa:	f043 0308 	orr.w	r3, r3, #8
 8002dfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e00:	4b48      	ldr	r3, [pc, #288]	@ (8002f24 <HAL_LTDC_MspInit+0x234>)
 8002e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e04:	f003 0308 	and.w	r3, r3, #8
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002e0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e10:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e12:	2302      	movs	r3, #2
 8002e14:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e1e:	230e      	movs	r3, #14
 8002e20:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002e22:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e26:	4619      	mov	r1, r3
 8002e28:	483f      	ldr	r0, [pc, #252]	@ (8002f28 <HAL_LTDC_MspInit+0x238>)
 8002e2a:	f000 fec9 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002e2e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002e32:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e34:	2302      	movs	r3, #2
 8002e36:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e40:	230e      	movs	r3, #14
 8002e42:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e44:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4838      	ldr	r0, [pc, #224]	@ (8002f2c <HAL_LTDC_MspInit+0x23c>)
 8002e4c:	f000 feb8 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002e50:	2303      	movs	r3, #3
 8002e52:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002e60:	2309      	movs	r3, #9
 8002e62:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4831      	ldr	r0, [pc, #196]	@ (8002f30 <HAL_LTDC_MspInit+0x240>)
 8002e6c:	f000 fea8 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002e70:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002e74:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e76:	2302      	movs	r3, #2
 8002e78:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002e82:	230e      	movs	r3, #14
 8002e84:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e86:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4828      	ldr	r0, [pc, #160]	@ (8002f30 <HAL_LTDC_MspInit+0x240>)
 8002e8e:	f000 fe97 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002e92:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002e96:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ea4:	230e      	movs	r3, #14
 8002ea6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ea8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002eac:	4619      	mov	r1, r3
 8002eae:	4821      	ldr	r0, [pc, #132]	@ (8002f34 <HAL_LTDC_MspInit+0x244>)
 8002eb0:	f000 fe86 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002eb4:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002eb8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eba:	2302      	movs	r3, #2
 8002ebc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ec6:	230e      	movs	r3, #14
 8002ec8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4819      	ldr	r0, [pc, #100]	@ (8002f38 <HAL_LTDC_MspInit+0x248>)
 8002ed2:	f000 fe75 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002ed6:	2348      	movs	r3, #72	@ 0x48
 8002ed8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eda:	2302      	movs	r3, #2
 8002edc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ee6:	230e      	movs	r3, #14
 8002ee8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4812      	ldr	r0, [pc, #72]	@ (8002f3c <HAL_LTDC_MspInit+0x24c>)
 8002ef2:	f000 fe65 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002ef6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002efa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efc:	2302      	movs	r3, #2
 8002efe:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f00:	2300      	movs	r3, #0
 8002f02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f04:	2300      	movs	r3, #0
 8002f06:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002f08:	2309      	movs	r3, #9
 8002f0a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f0c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002f10:	4619      	mov	r1, r3
 8002f12:	4808      	ldr	r0, [pc, #32]	@ (8002f34 <HAL_LTDC_MspInit+0x244>)
 8002f14:	f000 fe54 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002f18:	bf00      	nop
 8002f1a:	3768      	adds	r7, #104	@ 0x68
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40016800 	.word	0x40016800
 8002f24:	40023800 	.word	0x40023800
 8002f28:	40021400 	.word	0x40021400
 8002f2c:	40020000 	.word	0x40020000
 8002f30:	40020400 	.word	0x40020400
 8002f34:	40021800 	.word	0x40021800
 8002f38:	40020800 	.word	0x40020800
 8002f3c:	40020c00 	.word	0x40020c00

08002f40 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002f7c <HAL_RNG_MspInit+0x3c>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d10d      	bne.n	8002f6e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	4b0a      	ldr	r3, [pc, #40]	@ (8002f80 <HAL_RNG_MspInit+0x40>)
 8002f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f5a:	4a09      	ldr	r2, [pc, #36]	@ (8002f80 <HAL_RNG_MspInit+0x40>)
 8002f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f60:	6353      	str	r3, [r2, #52]	@ 0x34
 8002f62:	4b07      	ldr	r3, [pc, #28]	@ (8002f80 <HAL_RNG_MspInit+0x40>)
 8002f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002f6e:	bf00      	nop
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	50060800 	.word	0x50060800
 8002f80:	40023800 	.word	0x40023800

08002f84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08a      	sub	sp, #40	@ 0x28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8c:	f107 0314 	add.w	r3, r7, #20
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	605a      	str	r2, [r3, #4]
 8002f96:	609a      	str	r2, [r3, #8]
 8002f98:	60da      	str	r2, [r3, #12]
 8002f9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a19      	ldr	r2, [pc, #100]	@ (8003008 <HAL_SPI_MspInit+0x84>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d12c      	bne.n	8003000 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	613b      	str	r3, [r7, #16]
 8002faa:	4b18      	ldr	r3, [pc, #96]	@ (800300c <HAL_SPI_MspInit+0x88>)
 8002fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fae:	4a17      	ldr	r2, [pc, #92]	@ (800300c <HAL_SPI_MspInit+0x88>)
 8002fb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fb6:	4b15      	ldr	r3, [pc, #84]	@ (800300c <HAL_SPI_MspInit+0x88>)
 8002fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fbe:	613b      	str	r3, [r7, #16]
 8002fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	4b11      	ldr	r3, [pc, #68]	@ (800300c <HAL_SPI_MspInit+0x88>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fca:	4a10      	ldr	r2, [pc, #64]	@ (800300c <HAL_SPI_MspInit+0x88>)
 8002fcc:	f043 0320 	orr.w	r3, r3, #32
 8002fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800300c <HAL_SPI_MspInit+0x88>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	f003 0320 	and.w	r3, r3, #32
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002fde:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fec:	2300      	movs	r3, #0
 8002fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002ff0:	2305      	movs	r3, #5
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4805      	ldr	r0, [pc, #20]	@ (8003010 <HAL_SPI_MspInit+0x8c>)
 8002ffc:	f000 fde0 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8003000:	bf00      	nop
 8003002:	3728      	adds	r7, #40	@ 0x28
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40015000 	.word	0x40015000
 800300c:	40023800 	.word	0x40023800
 8003010:	40021400 	.word	0x40021400

08003014 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a08      	ldr	r2, [pc, #32]	@ (8003044 <HAL_SPI_MspDeInit+0x30>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d10a      	bne.n	800303c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8003026:	4b08      	ldr	r3, [pc, #32]	@ (8003048 <HAL_SPI_MspDeInit+0x34>)
 8003028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302a:	4a07      	ldr	r2, [pc, #28]	@ (8003048 <HAL_SPI_MspDeInit+0x34>)
 800302c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003030:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8003032:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8003036:	4805      	ldr	r0, [pc, #20]	@ (800304c <HAL_SPI_MspDeInit+0x38>)
 8003038:	f000 ff6e 	bl	8003f18 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	40015000 	.word	0x40015000
 8003048:	40023800 	.word	0x40023800
 800304c:	40021400 	.word	0x40021400

08003050 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003060:	d10d      	bne.n	800307e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	60fb      	str	r3, [r7, #12]
 8003066:	4b09      	ldr	r3, [pc, #36]	@ (800308c <HAL_TIM_Base_MspInit+0x3c>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	4a08      	ldr	r2, [pc, #32]	@ (800308c <HAL_TIM_Base_MspInit+0x3c>)
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	6413      	str	r3, [r2, #64]	@ 0x40
 8003072:	4b06      	ldr	r3, [pc, #24]	@ (800308c <HAL_TIM_Base_MspInit+0x3c>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800307e:	bf00      	nop
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40023800 	.word	0x40023800

08003090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <NMI_Handler+0x4>

08003098 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <HardFault_Handler+0x4>

080030a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <MemManage_Handler+0x4>

080030a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ac:	bf00      	nop
 80030ae:	e7fd      	b.n	80030ac <BusFault_Handler+0x4>

080030b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b4:	bf00      	nop
 80030b6:	e7fd      	b.n	80030b4 <UsageFault_Handler+0x4>

080030b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030bc:	bf00      	nop
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030e6:	f000 fbe3 	bl	80038b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}

080030ee <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 80030f4:	f000 f9ce 	bl	8003494 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 80030f8:	f000 f98e 	bl	8003418 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80030fc:	2202      	movs	r2, #2
 80030fe:	2103      	movs	r1, #3
 8003100:	2082      	movs	r0, #130	@ 0x82
 8003102:	f000 fa1b 	bl	800353c <I2C3_Write>
    HAL_Delay(5);
 8003106:	2005      	movs	r0, #5
 8003108:	f000 fbf2 	bl	80038f0 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 800310c:	2200      	movs	r2, #0
 800310e:	2103      	movs	r1, #3
 8003110:	2082      	movs	r0, #130	@ 0x82
 8003112:	f000 fa13 	bl	800353c <I2C3_Write>
    HAL_Delay(2);
 8003116:	2002      	movs	r0, #2
 8003118:	f000 fbea 	bl	80038f0 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 800311c:	1cba      	adds	r2, r7, #2
 800311e:	2302      	movs	r3, #2
 8003120:	2100      	movs	r1, #0
 8003122:	2082      	movs	r0, #130	@ 0x82
 8003124:	f000 fa5a 	bl	80035dc <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8003128:	887b      	ldrh	r3, [r7, #2]
 800312a:	021b      	lsls	r3, r3, #8
 800312c:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 800312e:	887b      	ldrh	r3, [r7, #2]
 8003130:	0a1b      	lsrs	r3, r3, #8
 8003132:	b29a      	uxth	r2, r3
 8003134:	88fb      	ldrh	r3, [r7, #6]
 8003136:	4313      	orrs	r3, r2
 8003138:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	f640 0211 	movw	r2, #2065	@ 0x811
 8003140:	4293      	cmp	r3, r2
 8003142:	d001      	beq.n	8003148 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8003144:	2303      	movs	r3, #3
 8003146:	e075      	b.n	8003234 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003148:	2202      	movs	r2, #2
 800314a:	2103      	movs	r1, #3
 800314c:	2082      	movs	r0, #130	@ 0x82
 800314e:	f000 f9f5 	bl	800353c <I2C3_Write>
    HAL_Delay(5);
 8003152:	2005      	movs	r0, #5
 8003154:	f000 fbcc 	bl	80038f0 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8003158:	2200      	movs	r2, #0
 800315a:	2103      	movs	r1, #3
 800315c:	2082      	movs	r0, #130	@ 0x82
 800315e:	f000 f9ed 	bl	800353c <I2C3_Write>
    HAL_Delay(2);
 8003162:	2002      	movs	r0, #2
 8003164:	f000 fbc4 	bl	80038f0 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003168:	2004      	movs	r0, #4
 800316a:	f000 f867 	bl	800323c <STMPE811_Read>
 800316e:	4603      	mov	r3, r0
 8003170:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8003172:	797b      	ldrb	r3, [r7, #5]
 8003174:	f023 0301 	bic.w	r3, r3, #1
 8003178:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800317a:	797b      	ldrb	r3, [r7, #5]
 800317c:	461a      	mov	r2, r3
 800317e:	2104      	movs	r1, #4
 8003180:	2082      	movs	r0, #130	@ 0x82
 8003182:	f000 f9db 	bl	800353c <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003186:	2004      	movs	r0, #4
 8003188:	f000 f858 	bl	800323c <STMPE811_Read>
 800318c:	4603      	mov	r3, r0
 800318e:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8003190:	797b      	ldrb	r3, [r7, #5]
 8003192:	f023 0302 	bic.w	r3, r3, #2
 8003196:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8003198:	797b      	ldrb	r3, [r7, #5]
 800319a:	461a      	mov	r2, r3
 800319c:	2104      	movs	r1, #4
 800319e:	2082      	movs	r0, #130	@ 0x82
 80031a0:	f000 f9cc 	bl	800353c <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 80031a4:	2249      	movs	r2, #73	@ 0x49
 80031a6:	2120      	movs	r1, #32
 80031a8:	2082      	movs	r0, #130	@ 0x82
 80031aa:	f000 f9c7 	bl	800353c <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 80031ae:	2002      	movs	r0, #2
 80031b0:	f000 fb9e 	bl	80038f0 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 80031b4:	2201      	movs	r2, #1
 80031b6:	2121      	movs	r1, #33	@ 0x21
 80031b8:	2082      	movs	r0, #130	@ 0x82
 80031ba:	f000 f9bf 	bl	800353c <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 80031be:	2017      	movs	r0, #23
 80031c0:	f000 f83c 	bl	800323c <STMPE811_Read>
 80031c4:	4603      	mov	r3, r0
 80031c6:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 80031c8:	797b      	ldrb	r3, [r7, #5]
 80031ca:	f043 031e 	orr.w	r3, r3, #30
 80031ce:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 80031d0:	797b      	ldrb	r3, [r7, #5]
 80031d2:	461a      	mov	r2, r3
 80031d4:	2117      	movs	r1, #23
 80031d6:	2082      	movs	r0, #130	@ 0x82
 80031d8:	f000 f9b0 	bl	800353c <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 80031dc:	229a      	movs	r2, #154	@ 0x9a
 80031de:	2141      	movs	r1, #65	@ 0x41
 80031e0:	2082      	movs	r0, #130	@ 0x82
 80031e2:	f000 f9ab 	bl	800353c <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 80031e6:	2201      	movs	r2, #1
 80031e8:	214a      	movs	r1, #74	@ 0x4a
 80031ea:	2082      	movs	r0, #130	@ 0x82
 80031ec:	f000 f9a6 	bl	800353c <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80031f0:	2201      	movs	r2, #1
 80031f2:	214b      	movs	r1, #75	@ 0x4b
 80031f4:	2082      	movs	r0, #130	@ 0x82
 80031f6:	f000 f9a1 	bl	800353c <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80031fa:	2200      	movs	r2, #0
 80031fc:	214b      	movs	r1, #75	@ 0x4b
 80031fe:	2082      	movs	r0, #130	@ 0x82
 8003200:	f000 f99c 	bl	800353c <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8003204:	2201      	movs	r2, #1
 8003206:	2156      	movs	r1, #86	@ 0x56
 8003208:	2082      	movs	r0, #130	@ 0x82
 800320a:	f000 f997 	bl	800353c <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 800320e:	2201      	movs	r2, #1
 8003210:	2158      	movs	r1, #88	@ 0x58
 8003212:	2082      	movs	r0, #130	@ 0x82
 8003214:	f000 f992 	bl	800353c <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8003218:	2203      	movs	r2, #3
 800321a:	2140      	movs	r1, #64	@ 0x40
 800321c:	2082      	movs	r0, #130	@ 0x82
 800321e:	f000 f98d 	bl	800353c <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8003222:	22ff      	movs	r2, #255	@ 0xff
 8003224:	210b      	movs	r1, #11
 8003226:	2082      	movs	r0, #130	@ 0x82
 8003228:	f000 f988 	bl	800353c <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 800322c:	20c8      	movs	r0, #200	@ 0xc8
 800322e:	f000 fb5f 	bl	80038f0 <HAL_Delay>

    return STMPE811_State_Ok;
 8003232:	2302      	movs	r3, #2

}
 8003234:	4618      	mov	r0, r3
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8003246:	f107 020f 	add.w	r2, r7, #15
 800324a:	79fb      	ldrb	r3, [r7, #7]
 800324c:	4619      	mov	r1, r3
 800324e:	2082      	movs	r0, #130	@ 0x82
 8003250:	f000 f99e 	bl	8003590 <I2C3_Read>

    return readData;
 8003254:	7bfb      	ldrb	r3, [r7, #15]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	791a      	ldrb	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 800326e:	2040      	movs	r0, #64	@ 0x40
 8003270:	f7ff ffe4 	bl	800323c <STMPE811_Read>
 8003274:	4603      	mov	r3, r0
 8003276:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8003278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800327c:	2b00      	cmp	r3, #0
 800327e:	db0e      	blt.n	800329e <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003286:	2201      	movs	r2, #1
 8003288:	214b      	movs	r1, #75	@ 0x4b
 800328a:	2082      	movs	r0, #130	@ 0x82
 800328c:	f000 f956 	bl	800353c <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003290:	2200      	movs	r2, #0
 8003292:	214b      	movs	r1, #75	@ 0x4b
 8003294:	2082      	movs	r0, #130	@ 0x82
 8003296:	f000 f951 	bl	800353c <I2C3_Write>

        return STMPE811_State_Released;
 800329a:	2301      	movs	r3, #1
 800329c:	e0a7      	b.n	80033ee <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	799b      	ldrb	r3, [r3, #6]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d117      	bne.n	80032d6 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 f9b8 	bl	8003620 <TM_STMPE811_ReadX>
 80032b0:	4603      	mov	r3, r0
 80032b2:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	885b      	ldrh	r3, [r3, #2]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fa0d 	bl	80036e0 <TM_STMPE811_ReadY>
 80032c6:	4603      	mov	r3, r0
 80032c8:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80032cc:	3301      	adds	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	805a      	strh	r2, [r3, #2]
 80032d4:	e048      	b.n	8003368 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	799b      	ldrb	r3, [r3, #6]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d112      	bne.n	8003304 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	881b      	ldrh	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 f99c 	bl	8003620 <TM_STMPE811_ReadX>
 80032e8:	4603      	mov	r3, r0
 80032ea:	461a      	mov	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	885b      	ldrh	r3, [r3, #2]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f000 f9f3 	bl	80036e0 <TM_STMPE811_ReadY>
 80032fa:	4603      	mov	r3, r0
 80032fc:	461a      	mov	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	805a      	strh	r2, [r3, #2]
 8003302:	e031      	b.n	8003368 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	799b      	ldrb	r3, [r3, #6]
 8003308:	2b02      	cmp	r3, #2
 800330a:	d115      	bne.n	8003338 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	885b      	ldrh	r3, [r3, #2]
 8003310:	4618      	mov	r0, r3
 8003312:	f000 f985 	bl	8003620 <TM_STMPE811_ReadX>
 8003316:	4603      	mov	r3, r0
 8003318:	461a      	mov	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	4618      	mov	r0, r3
 8003324:	f000 f9dc 	bl	80036e0 <TM_STMPE811_ReadY>
 8003328:	4603      	mov	r3, r0
 800332a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800332e:	3301      	adds	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	801a      	strh	r2, [r3, #0]
 8003336:	e017      	b.n	8003368 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	799b      	ldrb	r3, [r3, #6]
 800333c:	2b03      	cmp	r3, #3
 800333e:	d113      	bne.n	8003368 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	4618      	mov	r0, r3
 8003346:	f000 f96b 	bl	8003620 <TM_STMPE811_ReadX>
 800334a:	4603      	mov	r3, r0
 800334c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003350:	b29a      	uxth	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f000 f9c0 	bl	80036e0 <TM_STMPE811_ReadY>
 8003360:	4603      	mov	r3, r0
 8003362:	461a      	mov	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003368:	2201      	movs	r2, #1
 800336a:	214b      	movs	r1, #75	@ 0x4b
 800336c:	2082      	movs	r0, #130	@ 0x82
 800336e:	f000 f8e5 	bl	800353c <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003372:	2200      	movs	r2, #0
 8003374:	214b      	movs	r1, #75	@ 0x4b
 8003376:	2082      	movs	r0, #130	@ 0x82
 8003378:	f000 f8e0 	bl	800353c <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	799b      	ldrb	r3, [r3, #6]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <STMPE811_ReadTouch+0x12e>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	799b      	ldrb	r3, [r3, #6]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d115      	bne.n	80033b8 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d027      	beq.n	80033e4 <STMPE811_ReadTouch+0x186>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	2bee      	cmp	r3, #238	@ 0xee
 800339a:	d823      	bhi.n	80033e4 <STMPE811_ReadTouch+0x186>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	885b      	ldrh	r3, [r3, #2]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01f      	beq.n	80033e4 <STMPE811_ReadTouch+0x186>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	885b      	ldrh	r3, [r3, #2]
 80033a8:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80033ac:	d81a      	bhi.n	80033e4 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80033b4:	2300      	movs	r3, #0
 80033b6:	e01a      	b.n	80033ee <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	881b      	ldrh	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d012      	beq.n	80033e6 <STMPE811_ReadTouch+0x188>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80033c8:	d80d      	bhi.n	80033e6 <STMPE811_ReadTouch+0x188>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	885b      	ldrh	r3, [r3, #2]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d009      	beq.n	80033e6 <STMPE811_ReadTouch+0x188>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	885b      	ldrh	r3, [r3, #2]
 80033d6:	2bee      	cmp	r3, #238	@ 0xee
 80033d8:	d805      	bhi.n	80033e6 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80033e0:	2300      	movs	r3, #0
 80033e2:	e004      	b.n	80033ee <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80033e4:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80033ec:	2301      	movs	r3, #1
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
	...

080033f8 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80033fc:	4b05      	ldr	r3, [pc, #20]	@ (8003414 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8003404:	bf00      	nop
 8003406:	e7fd      	b.n	8003404 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	20025c1c 	.word	0x20025c1c

08003418 <I2C3_Init>:

static void I2C3_Init()
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	603b      	str	r3, [r7, #0]
 8003422:	4b18      	ldr	r3, [pc, #96]	@ (8003484 <I2C3_Init+0x6c>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	4a17      	ldr	r2, [pc, #92]	@ (8003484 <I2C3_Init+0x6c>)
 8003428:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800342c:	6413      	str	r3, [r2, #64]	@ 0x40
 800342e:	4b15      	ldr	r3, [pc, #84]	@ (8003484 <I2C3_Init+0x6c>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 800343a:	4b13      	ldr	r3, [pc, #76]	@ (8003488 <I2C3_Init+0x70>)
 800343c:	4a13      	ldr	r2, [pc, #76]	@ (800348c <I2C3_Init+0x74>)
 800343e:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8003440:	4b11      	ldr	r3, [pc, #68]	@ (8003488 <I2C3_Init+0x70>)
 8003442:	4a13      	ldr	r2, [pc, #76]	@ (8003490 <I2C3_Init+0x78>)
 8003444:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003446:	4b10      	ldr	r3, [pc, #64]	@ (8003488 <I2C3_Init+0x70>)
 8003448:	2200      	movs	r2, #0
 800344a:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 800344c:	4b0e      	ldr	r3, [pc, #56]	@ (8003488 <I2C3_Init+0x70>)
 800344e:	2200      	movs	r2, #0
 8003450:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003452:	4b0d      	ldr	r3, [pc, #52]	@ (8003488 <I2C3_Init+0x70>)
 8003454:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003458:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 800345a:	4b0b      	ldr	r3, [pc, #44]	@ (8003488 <I2C3_Init+0x70>)
 800345c:	2200      	movs	r2, #0
 800345e:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003460:	4b09      	ldr	r3, [pc, #36]	@ (8003488 <I2C3_Init+0x70>)
 8003462:	2200      	movs	r2, #0
 8003464:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8003466:	4808      	ldr	r0, [pc, #32]	@ (8003488 <I2C3_Init+0x70>)
 8003468:	f000 fe94 	bl	8004194 <HAL_I2C_Init>
 800346c:	4603      	mov	r3, r0
 800346e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8003476:	bf00      	nop
 8003478:	e7fd      	b.n	8003476 <I2C3_Init+0x5e>
    }
    return;
 800347a:	bf00      	nop
}
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800
 8003488:	20025bc8 	.word	0x20025bc8
 800348c:	40005c00 	.word	0x40005c00
 8003490:	000186a0 	.word	0x000186a0

08003494 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349a:	f107 030c 	add.w	r3, r7, #12
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	605a      	str	r2, [r3, #4]
 80034a4:	609a      	str	r2, [r3, #8]
 80034a6:	60da      	str	r2, [r3, #12]
 80034a8:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	4b20      	ldr	r3, [pc, #128]	@ (8003530 <I2C3_MspInit+0x9c>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003530 <I2C3_MspInit+0x9c>)
 80034b4:	f043 0304 	orr.w	r3, r3, #4
 80034b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003530 <I2C3_MspInit+0x9c>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034be:	f003 0304 	and.w	r3, r3, #4
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c6:	2300      	movs	r3, #0
 80034c8:	607b      	str	r3, [r7, #4]
 80034ca:	4b19      	ldr	r3, [pc, #100]	@ (8003530 <I2C3_MspInit+0x9c>)
 80034cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ce:	4a18      	ldr	r2, [pc, #96]	@ (8003530 <I2C3_MspInit+0x9c>)
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034d6:	4b16      	ldr	r3, [pc, #88]	@ (8003530 <I2C3_MspInit+0x9c>)
 80034d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	607b      	str	r3, [r7, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80034e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80034e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034e8:	2312      	movs	r3, #18
 80034ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f0:	2300      	movs	r3, #0
 80034f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80034f4:	2304      	movs	r3, #4
 80034f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80034f8:	f107 030c 	add.w	r3, r7, #12
 80034fc:	4619      	mov	r1, r3
 80034fe:	480d      	ldr	r0, [pc, #52]	@ (8003534 <I2C3_MspInit+0xa0>)
 8003500:	f000 fb5e 	bl	8003bc0 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003504:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003508:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800350a:	2312      	movs	r3, #18
 800350c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003512:	2300      	movs	r3, #0
 8003514:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003516:	2304      	movs	r3, #4
 8003518:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800351a:	f107 030c 	add.w	r3, r7, #12
 800351e:	4619      	mov	r1, r3
 8003520:	4805      	ldr	r0, [pc, #20]	@ (8003538 <I2C3_MspInit+0xa4>)
 8003522:	f000 fb4d 	bl	8003bc0 <HAL_GPIO_Init>
    
}
 8003526:	bf00      	nop
 8003528:	3720      	adds	r7, #32
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800
 8003534:	40020800 	.word	0x40020800
 8003538:	40020000 	.word	0x40020000

0800353c <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af04      	add	r7, sp, #16
 8003542:	4603      	mov	r3, r0
 8003544:	80fb      	strh	r3, [r7, #6]
 8003546:	460b      	mov	r3, r1
 8003548:	717b      	strb	r3, [r7, #5]
 800354a:	4613      	mov	r3, r2
 800354c:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800354e:	793b      	ldrb	r3, [r7, #4]
 8003550:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003552:	797b      	ldrb	r3, [r7, #5]
 8003554:	b29a      	uxth	r2, r3
 8003556:	88f9      	ldrh	r1, [r7, #6]
 8003558:	4b0a      	ldr	r3, [pc, #40]	@ (8003584 <I2C3_Write+0x48>)
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	2301      	movs	r3, #1
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	f107 030f 	add.w	r3, r7, #15
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	2301      	movs	r3, #1
 8003568:	4807      	ldr	r0, [pc, #28]	@ (8003588 <I2C3_Write+0x4c>)
 800356a:	f000 ff57 	bl	800441c <HAL_I2C_Mem_Write>
 800356e:	4603      	mov	r3, r0
 8003570:	461a      	mov	r2, r3
 8003572:	4b06      	ldr	r3, [pc, #24]	@ (800358c <I2C3_Write+0x50>)
 8003574:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003576:	f7ff ff3f 	bl	80033f8 <verifyHAL_I2C_IS_OKAY>
}
 800357a:	bf00      	nop
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	0003d090 	.word	0x0003d090
 8003588:	20025bc8 	.word	0x20025bc8
 800358c:	20025c1c 	.word	0x20025c1c

08003590 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af04      	add	r7, sp, #16
 8003596:	4603      	mov	r3, r0
 8003598:	603a      	str	r2, [r7, #0]
 800359a:	71fb      	strb	r3, [r7, #7]
 800359c:	460b      	mov	r3, r1
 800359e:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80035a0:	79fb      	ldrb	r3, [r7, #7]
 80035a2:	b299      	uxth	r1, r3
 80035a4:	79bb      	ldrb	r3, [r7, #6]
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	4b09      	ldr	r3, [pc, #36]	@ (80035d0 <I2C3_Read+0x40>)
 80035aa:	9302      	str	r3, [sp, #8]
 80035ac:	2301      	movs	r3, #1
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2301      	movs	r3, #1
 80035b6:	4807      	ldr	r0, [pc, #28]	@ (80035d4 <I2C3_Read+0x44>)
 80035b8:	f001 f82a 	bl	8004610 <HAL_I2C_Mem_Read>
 80035bc:	4603      	mov	r3, r0
 80035be:	461a      	mov	r2, r3
 80035c0:	4b05      	ldr	r3, [pc, #20]	@ (80035d8 <I2C3_Read+0x48>)
 80035c2:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80035c4:	f7ff ff18 	bl	80033f8 <verifyHAL_I2C_IS_OKAY>
}
 80035c8:	bf00      	nop
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	0003d090 	.word	0x0003d090
 80035d4:	20025bc8 	.word	0x20025bc8
 80035d8:	20025c1c 	.word	0x20025c1c

080035dc <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af04      	add	r7, sp, #16
 80035e2:	603a      	str	r2, [r7, #0]
 80035e4:	461a      	mov	r2, r3
 80035e6:	4603      	mov	r3, r0
 80035e8:	71fb      	strb	r3, [r7, #7]
 80035ea:	460b      	mov	r3, r1
 80035ec:	71bb      	strb	r3, [r7, #6]
 80035ee:	4613      	mov	r3, r2
 80035f0:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	b299      	uxth	r1, r3
 80035f6:	79bb      	ldrb	r3, [r7, #6]
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	4b07      	ldr	r3, [pc, #28]	@ (8003618 <I2C3_MulitByteRead+0x3c>)
 80035fc:	9302      	str	r3, [sp, #8]
 80035fe:	88bb      	ldrh	r3, [r7, #4]
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	2301      	movs	r3, #1
 8003608:	4804      	ldr	r0, [pc, #16]	@ (800361c <I2C3_MulitByteRead+0x40>)
 800360a:	f001 f801 	bl	8004610 <HAL_I2C_Mem_Read>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	0003d090 	.word	0x0003d090
 800361c:	20025bc8 	.word	0x20025bc8

08003620 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 800362a:	204d      	movs	r0, #77	@ 0x4d
 800362c:	f7ff fe06 	bl	800323c <STMPE811_Read>
 8003630:	4603      	mov	r3, r0
 8003632:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8003634:	204e      	movs	r0, #78	@ 0x4e
 8003636:	f7ff fe01 	bl	800323c <STMPE811_Read>
 800363a:	4603      	mov	r3, r0
 800363c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800363e:	7a7b      	ldrb	r3, [r7, #9]
 8003640:	b21b      	sxth	r3, r3
 8003642:	021b      	lsls	r3, r3, #8
 8003644:	b21a      	sxth	r2, r3
 8003646:	7a3b      	ldrb	r3, [r7, #8]
 8003648:	b21b      	sxth	r3, r3
 800364a:	4313      	orrs	r3, r2
 800364c:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 800364e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003652:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003656:	4293      	cmp	r3, r2
 8003658:	dc06      	bgt.n	8003668 <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 800365a:	89fb      	ldrh	r3, [r7, #14]
 800365c:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8003660:	330c      	adds	r3, #12
 8003662:	b29b      	uxth	r3, r3
 8003664:	81fb      	strh	r3, [r7, #14]
 8003666:	e005      	b.n	8003674 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 8003668:	89fb      	ldrh	r3, [r7, #14]
 800366a:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 800366e:	3308      	adds	r3, #8
 8003670:	b29b      	uxth	r3, r3
 8003672:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8003674:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003678:	4a18      	ldr	r2, [pc, #96]	@ (80036dc <TM_STMPE811_ReadX+0xbc>)
 800367a:	fb82 1203 	smull	r1, r2, r2, r3
 800367e:	441a      	add	r2, r3
 8003680:	10d2      	asrs	r2, r2, #3
 8003682:	17db      	asrs	r3, r3, #31
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8003688:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800368c:	2bef      	cmp	r3, #239	@ 0xef
 800368e:	dd02      	ble.n	8003696 <TM_STMPE811_ReadX+0x76>
        val = 239;
 8003690:	23ef      	movs	r3, #239	@ 0xef
 8003692:	81fb      	strh	r3, [r7, #14]
 8003694:	e005      	b.n	80036a2 <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 8003696:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800369a:	2b00      	cmp	r3, #0
 800369c:	da01      	bge.n	80036a2 <TM_STMPE811_ReadX+0x82>
        val = 0;
 800369e:	2300      	movs	r3, #0
 80036a0:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 80036a2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80036a6:	88fb      	ldrh	r3, [r7, #6]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	dd05      	ble.n	80036b8 <TM_STMPE811_ReadX+0x98>
 80036ac:	89fa      	ldrh	r2, [r7, #14]
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	b21b      	sxth	r3, r3
 80036b6:	e004      	b.n	80036c2 <TM_STMPE811_ReadX+0xa2>
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	88fa      	ldrh	r2, [r7, #6]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	b29b      	uxth	r3, r3
 80036c0:	b21b      	sxth	r3, r3
 80036c2:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80036c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	dd01      	ble.n	80036d0 <TM_STMPE811_ReadX+0xb0>
        return val;
 80036cc:	89fb      	ldrh	r3, [r7, #14]
 80036ce:	e000      	b.n	80036d2 <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 80036d0:	88fb      	ldrh	r3, [r7, #6]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	88888889 	.word	0x88888889

080036e0 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	4603      	mov	r3, r0
 80036e8:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80036ea:	204f      	movs	r0, #79	@ 0x4f
 80036ec:	f7ff fda6 	bl	800323c <STMPE811_Read>
 80036f0:	4603      	mov	r3, r0
 80036f2:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80036f4:	2050      	movs	r0, #80	@ 0x50
 80036f6:	f7ff fda1 	bl	800323c <STMPE811_Read>
 80036fa:	4603      	mov	r3, r0
 80036fc:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80036fe:	7a7b      	ldrb	r3, [r7, #9]
 8003700:	b21b      	sxth	r3, r3
 8003702:	021b      	lsls	r3, r3, #8
 8003704:	b21a      	sxth	r2, r3
 8003706:	7a3b      	ldrb	r3, [r7, #8]
 8003708:	b21b      	sxth	r3, r3
 800370a:	4313      	orrs	r3, r2
 800370c:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 800370e:	89fb      	ldrh	r3, [r7, #14]
 8003710:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003714:	b29b      	uxth	r3, r3
 8003716:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8003718:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800371c:	4a18      	ldr	r2, [pc, #96]	@ (8003780 <TM_STMPE811_ReadY+0xa0>)
 800371e:	fb82 1203 	smull	r1, r2, r2, r3
 8003722:	1052      	asrs	r2, r2, #1
 8003724:	17db      	asrs	r3, r3, #31
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 800372a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800372e:	2b00      	cmp	r3, #0
 8003730:	dc02      	bgt.n	8003738 <TM_STMPE811_ReadY+0x58>
        val = 0;
 8003732:	2300      	movs	r3, #0
 8003734:	81fb      	strh	r3, [r7, #14]
 8003736:	e007      	b.n	8003748 <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 8003738:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800373c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003740:	db02      	blt.n	8003748 <TM_STMPE811_ReadY+0x68>
        val = 319;
 8003742:	f240 133f 	movw	r3, #319	@ 0x13f
 8003746:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8003748:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800374c:	88fb      	ldrh	r3, [r7, #6]
 800374e:	429a      	cmp	r2, r3
 8003750:	dd05      	ble.n	800375e <TM_STMPE811_ReadY+0x7e>
 8003752:	89fa      	ldrh	r2, [r7, #14]
 8003754:	88fb      	ldrh	r3, [r7, #6]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	b29b      	uxth	r3, r3
 800375a:	b21b      	sxth	r3, r3
 800375c:	e004      	b.n	8003768 <TM_STMPE811_ReadY+0x88>
 800375e:	89fb      	ldrh	r3, [r7, #14]
 8003760:	88fa      	ldrh	r2, [r7, #6]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	b29b      	uxth	r3, r3
 8003766:	b21b      	sxth	r3, r3
 8003768:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 800376a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800376e:	2b04      	cmp	r3, #4
 8003770:	dd01      	ble.n	8003776 <TM_STMPE811_ReadY+0x96>
        return val;
 8003772:	89fb      	ldrh	r3, [r7, #14]
 8003774:	e000      	b.n	8003778 <TM_STMPE811_ReadY+0x98>
    }
    return y;
 8003776:	88fb      	ldrh	r3, [r7, #6]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	2e8ba2e9 	.word	0x2e8ba2e9

08003784 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
}
 8003788:	bf00      	nop
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
	...

08003794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003798:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <SystemInit+0x20>)
 800379a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379e:	4a05      	ldr	r2, [pc, #20]	@ (80037b4 <SystemInit+0x20>)
 80037a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037a8:	bf00      	nop
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	e000ed00 	.word	0xe000ed00

080037b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80037b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80037f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80037bc:	f7ff ffea 	bl	8003794 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80037c0:	480c      	ldr	r0, [pc, #48]	@ (80037f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037c2:	490d      	ldr	r1, [pc, #52]	@ (80037f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037c4:	4a0d      	ldr	r2, [pc, #52]	@ (80037fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037c8:	e002      	b.n	80037d0 <LoopCopyDataInit>

080037ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037ce:	3304      	adds	r3, #4

080037d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037d4:	d3f9      	bcc.n	80037ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003800 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80037d8:	4c0a      	ldr	r4, [pc, #40]	@ (8003804 <LoopFillZerobss+0x22>)
  movs r3, #0
 80037da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037dc:	e001      	b.n	80037e2 <LoopFillZerobss>

080037de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037e0:	3204      	adds	r2, #4

080037e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037e4:	d3fb      	bcc.n	80037de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80037e6:	f003 fdf1 	bl	80073cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037ea:	f7fe fe2c 	bl	8002446 <main>
  bx  lr    
 80037ee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80037f0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80037f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037f8:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 80037fc:	08008f24 	.word	0x08008f24
  ldr r2, =_sbss
 8003800:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8003804:	20025c24 	.word	0x20025c24

08003808 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003808:	e7fe      	b.n	8003808 <ADC_IRQHandler>
	...

0800380c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003810:	4b0e      	ldr	r3, [pc, #56]	@ (800384c <HAL_Init+0x40>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a0d      	ldr	r2, [pc, #52]	@ (800384c <HAL_Init+0x40>)
 8003816:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800381a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800381c:	4b0b      	ldr	r3, [pc, #44]	@ (800384c <HAL_Init+0x40>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0a      	ldr	r2, [pc, #40]	@ (800384c <HAL_Init+0x40>)
 8003822:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003826:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003828:	4b08      	ldr	r3, [pc, #32]	@ (800384c <HAL_Init+0x40>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a07      	ldr	r2, [pc, #28]	@ (800384c <HAL_Init+0x40>)
 800382e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003832:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003834:	2003      	movs	r0, #3
 8003836:	f000 f973 	bl	8003b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800383a:	2000      	movs	r0, #0
 800383c:	f000 f808 	bl	8003850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003840:	f7ff f9c4 	bl	8002bcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40023c00 	.word	0x40023c00

08003850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003858:	4b12      	ldr	r3, [pc, #72]	@ (80038a4 <HAL_InitTick+0x54>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	4b12      	ldr	r3, [pc, #72]	@ (80038a8 <HAL_InitTick+0x58>)
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	4619      	mov	r1, r3
 8003862:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003866:	fbb3 f3f1 	udiv	r3, r3, r1
 800386a:	fbb2 f3f3 	udiv	r3, r2, r3
 800386e:	4618      	mov	r0, r3
 8003870:	f000 f999 	bl	8003ba6 <HAL_SYSTICK_Config>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e00e      	b.n	800389c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b0f      	cmp	r3, #15
 8003882:	d80a      	bhi.n	800389a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003884:	2200      	movs	r2, #0
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	f04f 30ff 	mov.w	r0, #4294967295
 800388c:	f000 f953 	bl	8003b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003890:	4a06      	ldr	r2, [pc, #24]	@ (80038ac <HAL_InitTick+0x5c>)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	e000      	b.n	800389c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
}
 800389c:	4618      	mov	r0, r3
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	2000001c 	.word	0x2000001c
 80038a8:	20000024 	.word	0x20000024
 80038ac:	20000020 	.word	0x20000020

080038b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038b4:	4b06      	ldr	r3, [pc, #24]	@ (80038d0 <HAL_IncTick+0x20>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	461a      	mov	r2, r3
 80038ba:	4b06      	ldr	r3, [pc, #24]	@ (80038d4 <HAL_IncTick+0x24>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4413      	add	r3, r2
 80038c0:	4a04      	ldr	r2, [pc, #16]	@ (80038d4 <HAL_IncTick+0x24>)
 80038c2:	6013      	str	r3, [r2, #0]
}
 80038c4:	bf00      	nop
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000024 	.word	0x20000024
 80038d4:	20025c20 	.word	0x20025c20

080038d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  return uwTick;
 80038dc:	4b03      	ldr	r3, [pc, #12]	@ (80038ec <HAL_GetTick+0x14>)
 80038de:	681b      	ldr	r3, [r3, #0]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	20025c20 	.word	0x20025c20

080038f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038f8:	f7ff ffee 	bl	80038d8 <HAL_GetTick>
 80038fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d005      	beq.n	8003916 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800390a:	4b0a      	ldr	r3, [pc, #40]	@ (8003934 <HAL_Delay+0x44>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	461a      	mov	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4413      	add	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003916:	bf00      	nop
 8003918:	f7ff ffde 	bl	80038d8 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	429a      	cmp	r2, r3
 8003926:	d8f7      	bhi.n	8003918 <HAL_Delay+0x28>
  {
  }
}
 8003928:	bf00      	nop
 800392a:	bf00      	nop
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20000024 	.word	0x20000024

08003938 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f003 0307 	and.w	r3, r3, #7
 8003946:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003948:	4b0c      	ldr	r3, [pc, #48]	@ (800397c <__NVIC_SetPriorityGrouping+0x44>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003954:	4013      	ands	r3, r2
 8003956:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003960:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003968:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800396a:	4a04      	ldr	r2, [pc, #16]	@ (800397c <__NVIC_SetPriorityGrouping+0x44>)
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	60d3      	str	r3, [r2, #12]
}
 8003970:	bf00      	nop
 8003972:	3714      	adds	r7, #20
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	e000ed00 	.word	0xe000ed00

08003980 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003984:	4b04      	ldr	r3, [pc, #16]	@ (8003998 <__NVIC_GetPriorityGrouping+0x18>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	0a1b      	lsrs	r3, r3, #8
 800398a:	f003 0307 	and.w	r3, r3, #7
}
 800398e:	4618      	mov	r0, r3
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	e000ed00 	.word	0xe000ed00

0800399c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4603      	mov	r3, r0
 80039a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	db0b      	blt.n	80039c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ae:	79fb      	ldrb	r3, [r7, #7]
 80039b0:	f003 021f 	and.w	r2, r3, #31
 80039b4:	4907      	ldr	r1, [pc, #28]	@ (80039d4 <__NVIC_EnableIRQ+0x38>)
 80039b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ba:	095b      	lsrs	r3, r3, #5
 80039bc:	2001      	movs	r0, #1
 80039be:	fa00 f202 	lsl.w	r2, r0, r2
 80039c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	e000e100 	.word	0xe000e100

080039d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	db12      	blt.n	8003a10 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ea:	79fb      	ldrb	r3, [r7, #7]
 80039ec:	f003 021f 	and.w	r2, r3, #31
 80039f0:	490a      	ldr	r1, [pc, #40]	@ (8003a1c <__NVIC_DisableIRQ+0x44>)
 80039f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	2001      	movs	r0, #1
 80039fa:	fa00 f202 	lsl.w	r2, r0, r2
 80039fe:	3320      	adds	r3, #32
 8003a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a04:	f3bf 8f4f 	dsb	sy
}
 8003a08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003a0a:	f3bf 8f6f 	isb	sy
}
 8003a0e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	e000e100 	.word	0xe000e100

08003a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	6039      	str	r1, [r7, #0]
 8003a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	db0a      	blt.n	8003a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	b2da      	uxtb	r2, r3
 8003a38:	490c      	ldr	r1, [pc, #48]	@ (8003a6c <__NVIC_SetPriority+0x4c>)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	0112      	lsls	r2, r2, #4
 8003a40:	b2d2      	uxtb	r2, r2
 8003a42:	440b      	add	r3, r1
 8003a44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a48:	e00a      	b.n	8003a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	4908      	ldr	r1, [pc, #32]	@ (8003a70 <__NVIC_SetPriority+0x50>)
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	f003 030f 	and.w	r3, r3, #15
 8003a56:	3b04      	subs	r3, #4
 8003a58:	0112      	lsls	r2, r2, #4
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	761a      	strb	r2, [r3, #24]
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	e000e100 	.word	0xe000e100
 8003a70:	e000ed00 	.word	0xe000ed00

08003a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b089      	sub	sp, #36	@ 0x24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 0307 	and.w	r3, r3, #7
 8003a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	f1c3 0307 	rsb	r3, r3, #7
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	bf28      	it	cs
 8003a92:	2304      	movcs	r3, #4
 8003a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	3304      	adds	r3, #4
 8003a9a:	2b06      	cmp	r3, #6
 8003a9c:	d902      	bls.n	8003aa4 <NVIC_EncodePriority+0x30>
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	3b03      	subs	r3, #3
 8003aa2:	e000      	b.n	8003aa6 <NVIC_EncodePriority+0x32>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab2:	43da      	mvns	r2, r3
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	401a      	ands	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003abc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac6:	43d9      	mvns	r1, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003acc:	4313      	orrs	r3, r2
         );
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3724      	adds	r7, #36	@ 0x24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003aec:	d301      	bcc.n	8003af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aee:	2301      	movs	r3, #1
 8003af0:	e00f      	b.n	8003b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003af2:	4a0a      	ldr	r2, [pc, #40]	@ (8003b1c <SysTick_Config+0x40>)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003afa:	210f      	movs	r1, #15
 8003afc:	f04f 30ff 	mov.w	r0, #4294967295
 8003b00:	f7ff ff8e 	bl	8003a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <SysTick_Config+0x40>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b0a:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <SysTick_Config+0x40>)
 8003b0c:	2207      	movs	r2, #7
 8003b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	e000e010 	.word	0xe000e010

08003b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff ff05 	bl	8003938 <__NVIC_SetPriorityGrouping>
}
 8003b2e:	bf00      	nop
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b086      	sub	sp, #24
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
 8003b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b48:	f7ff ff1a 	bl	8003980 <__NVIC_GetPriorityGrouping>
 8003b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	6978      	ldr	r0, [r7, #20]
 8003b54:	f7ff ff8e 	bl	8003a74 <NVIC_EncodePriority>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5e:	4611      	mov	r1, r2
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff ff5d 	bl	8003a20 <__NVIC_SetPriority>
}
 8003b66:	bf00      	nop
 8003b68:	3718      	adds	r7, #24
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b082      	sub	sp, #8
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	4603      	mov	r3, r0
 8003b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff ff0d 	bl	800399c <__NVIC_EnableIRQ>
}
 8003b82:	bf00      	nop
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b082      	sub	sp, #8
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	4603      	mov	r3, r0
 8003b92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff ff1d 	bl	80039d8 <__NVIC_DisableIRQ>
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7ff ff94 	bl	8003adc <SysTick_Config>
 8003bb4:	4603      	mov	r3, r0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
	...

08003bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b089      	sub	sp, #36	@ 0x24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]
 8003bda:	e177      	b.n	8003ecc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bdc:	2201      	movs	r2, #1
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4013      	ands	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	f040 8166 	bne.w	8003ec6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d005      	beq.n	8003c12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d130      	bne.n	8003c74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	68da      	ldr	r2, [r3, #12]
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c48:	2201      	movs	r2, #1
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	43db      	mvns	r3, r3
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	4013      	ands	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 0201 	and.w	r2, r3, #1
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d017      	beq.n	8003cb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	2203      	movs	r2, #3
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	43db      	mvns	r3, r3
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4013      	ands	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 0303 	and.w	r3, r3, #3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d123      	bne.n	8003d04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	08da      	lsrs	r2, r3, #3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3208      	adds	r2, #8
 8003cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	220f      	movs	r2, #15
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	08da      	lsrs	r2, r3, #3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	3208      	adds	r2, #8
 8003cfe:	69b9      	ldr	r1, [r7, #24]
 8003d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	2203      	movs	r2, #3
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f003 0203 	and.w	r2, r3, #3
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 80c0 	beq.w	8003ec6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d46:	2300      	movs	r3, #0
 8003d48:	60fb      	str	r3, [r7, #12]
 8003d4a:	4b66      	ldr	r3, [pc, #408]	@ (8003ee4 <HAL_GPIO_Init+0x324>)
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4e:	4a65      	ldr	r2, [pc, #404]	@ (8003ee4 <HAL_GPIO_Init+0x324>)
 8003d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d56:	4b63      	ldr	r3, [pc, #396]	@ (8003ee4 <HAL_GPIO_Init+0x324>)
 8003d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d62:	4a61      	ldr	r2, [pc, #388]	@ (8003ee8 <HAL_GPIO_Init+0x328>)
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	089b      	lsrs	r3, r3, #2
 8003d68:	3302      	adds	r3, #2
 8003d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f003 0303 	and.w	r3, r3, #3
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	220f      	movs	r2, #15
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	4013      	ands	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a58      	ldr	r2, [pc, #352]	@ (8003eec <HAL_GPIO_Init+0x32c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d037      	beq.n	8003dfe <HAL_GPIO_Init+0x23e>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a57      	ldr	r2, [pc, #348]	@ (8003ef0 <HAL_GPIO_Init+0x330>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d031      	beq.n	8003dfa <HAL_GPIO_Init+0x23a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a56      	ldr	r2, [pc, #344]	@ (8003ef4 <HAL_GPIO_Init+0x334>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d02b      	beq.n	8003df6 <HAL_GPIO_Init+0x236>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a55      	ldr	r2, [pc, #340]	@ (8003ef8 <HAL_GPIO_Init+0x338>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d025      	beq.n	8003df2 <HAL_GPIO_Init+0x232>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a54      	ldr	r2, [pc, #336]	@ (8003efc <HAL_GPIO_Init+0x33c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d01f      	beq.n	8003dee <HAL_GPIO_Init+0x22e>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a53      	ldr	r2, [pc, #332]	@ (8003f00 <HAL_GPIO_Init+0x340>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d019      	beq.n	8003dea <HAL_GPIO_Init+0x22a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a52      	ldr	r2, [pc, #328]	@ (8003f04 <HAL_GPIO_Init+0x344>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d013      	beq.n	8003de6 <HAL_GPIO_Init+0x226>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a51      	ldr	r2, [pc, #324]	@ (8003f08 <HAL_GPIO_Init+0x348>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d00d      	beq.n	8003de2 <HAL_GPIO_Init+0x222>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a50      	ldr	r2, [pc, #320]	@ (8003f0c <HAL_GPIO_Init+0x34c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d007      	beq.n	8003dde <HAL_GPIO_Init+0x21e>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a4f      	ldr	r2, [pc, #316]	@ (8003f10 <HAL_GPIO_Init+0x350>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d101      	bne.n	8003dda <HAL_GPIO_Init+0x21a>
 8003dd6:	2309      	movs	r3, #9
 8003dd8:	e012      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003dda:	230a      	movs	r3, #10
 8003ddc:	e010      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003dde:	2308      	movs	r3, #8
 8003de0:	e00e      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003de2:	2307      	movs	r3, #7
 8003de4:	e00c      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003de6:	2306      	movs	r3, #6
 8003de8:	e00a      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003dea:	2305      	movs	r3, #5
 8003dec:	e008      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003dee:	2304      	movs	r3, #4
 8003df0:	e006      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003df2:	2303      	movs	r3, #3
 8003df4:	e004      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003df6:	2302      	movs	r3, #2
 8003df8:	e002      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <HAL_GPIO_Init+0x240>
 8003dfe:	2300      	movs	r3, #0
 8003e00:	69fa      	ldr	r2, [r7, #28]
 8003e02:	f002 0203 	and.w	r2, r2, #3
 8003e06:	0092      	lsls	r2, r2, #2
 8003e08:	4093      	lsls	r3, r2
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e10:	4935      	ldr	r1, [pc, #212]	@ (8003ee8 <HAL_GPIO_Init+0x328>)
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	089b      	lsrs	r3, r3, #2
 8003e16:	3302      	adds	r3, #2
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e1e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	43db      	mvns	r3, r3
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e42:	4a34      	ldr	r2, [pc, #208]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e48:	4b32      	ldr	r3, [pc, #200]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	43db      	mvns	r3, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e6c:	4a29      	ldr	r2, [pc, #164]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e72:	4b28      	ldr	r3, [pc, #160]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d003      	beq.n	8003e96 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e96:	4a1f      	ldr	r2, [pc, #124]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ec0:	4a14      	ldr	r2, [pc, #80]	@ (8003f14 <HAL_GPIO_Init+0x354>)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	61fb      	str	r3, [r7, #28]
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	2b0f      	cmp	r3, #15
 8003ed0:	f67f ae84 	bls.w	8003bdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	3724      	adds	r7, #36	@ 0x24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40023800 	.word	0x40023800
 8003ee8:	40013800 	.word	0x40013800
 8003eec:	40020000 	.word	0x40020000
 8003ef0:	40020400 	.word	0x40020400
 8003ef4:	40020800 	.word	0x40020800
 8003ef8:	40020c00 	.word	0x40020c00
 8003efc:	40021000 	.word	0x40021000
 8003f00:	40021400 	.word	0x40021400
 8003f04:	40021800 	.word	0x40021800
 8003f08:	40021c00 	.word	0x40021c00
 8003f0c:	40022000 	.word	0x40022000
 8003f10:	40022400 	.word	0x40022400
 8003f14:	40013c00 	.word	0x40013c00

08003f18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b087      	sub	sp, #28
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f2e:	2300      	movs	r3, #0
 8003f30:	617b      	str	r3, [r7, #20]
 8003f32:	e0d9      	b.n	80040e8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f34:	2201      	movs	r2, #1
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	4013      	ands	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	f040 80c9 	bne.w	80040e2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003f50:	4a6b      	ldr	r2, [pc, #428]	@ (8004100 <HAL_GPIO_DeInit+0x1e8>)
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	089b      	lsrs	r3, r3, #2
 8003f56:	3302      	adds	r3, #2
 8003f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f5c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	220f      	movs	r2, #15
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a63      	ldr	r2, [pc, #396]	@ (8004104 <HAL_GPIO_DeInit+0x1ec>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d037      	beq.n	8003fea <HAL_GPIO_DeInit+0xd2>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a62      	ldr	r2, [pc, #392]	@ (8004108 <HAL_GPIO_DeInit+0x1f0>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d031      	beq.n	8003fe6 <HAL_GPIO_DeInit+0xce>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a61      	ldr	r2, [pc, #388]	@ (800410c <HAL_GPIO_DeInit+0x1f4>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d02b      	beq.n	8003fe2 <HAL_GPIO_DeInit+0xca>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a60      	ldr	r2, [pc, #384]	@ (8004110 <HAL_GPIO_DeInit+0x1f8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d025      	beq.n	8003fde <HAL_GPIO_DeInit+0xc6>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a5f      	ldr	r2, [pc, #380]	@ (8004114 <HAL_GPIO_DeInit+0x1fc>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01f      	beq.n	8003fda <HAL_GPIO_DeInit+0xc2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a5e      	ldr	r2, [pc, #376]	@ (8004118 <HAL_GPIO_DeInit+0x200>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d019      	beq.n	8003fd6 <HAL_GPIO_DeInit+0xbe>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a5d      	ldr	r2, [pc, #372]	@ (800411c <HAL_GPIO_DeInit+0x204>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d013      	beq.n	8003fd2 <HAL_GPIO_DeInit+0xba>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a5c      	ldr	r2, [pc, #368]	@ (8004120 <HAL_GPIO_DeInit+0x208>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00d      	beq.n	8003fce <HAL_GPIO_DeInit+0xb6>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a5b      	ldr	r2, [pc, #364]	@ (8004124 <HAL_GPIO_DeInit+0x20c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d007      	beq.n	8003fca <HAL_GPIO_DeInit+0xb2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a5a      	ldr	r2, [pc, #360]	@ (8004128 <HAL_GPIO_DeInit+0x210>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d101      	bne.n	8003fc6 <HAL_GPIO_DeInit+0xae>
 8003fc2:	2309      	movs	r3, #9
 8003fc4:	e012      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fc6:	230a      	movs	r3, #10
 8003fc8:	e010      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fca:	2308      	movs	r3, #8
 8003fcc:	e00e      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fce:	2307      	movs	r3, #7
 8003fd0:	e00c      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fd2:	2306      	movs	r3, #6
 8003fd4:	e00a      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fd6:	2305      	movs	r3, #5
 8003fd8:	e008      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fda:	2304      	movs	r3, #4
 8003fdc:	e006      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e004      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	e002      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e000      	b.n	8003fec <HAL_GPIO_DeInit+0xd4>
 8003fea:	2300      	movs	r3, #0
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	f002 0203 	and.w	r2, r2, #3
 8003ff2:	0092      	lsls	r2, r2, #2
 8003ff4:	4093      	lsls	r3, r2
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d132      	bne.n	8004062 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003ffc:	4b4b      	ldr	r3, [pc, #300]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	43db      	mvns	r3, r3
 8004004:	4949      	ldr	r1, [pc, #292]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 8004006:	4013      	ands	r3, r2
 8004008:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800400a:	4b48      	ldr	r3, [pc, #288]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	43db      	mvns	r3, r3
 8004012:	4946      	ldr	r1, [pc, #280]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 8004014:	4013      	ands	r3, r2
 8004016:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004018:	4b44      	ldr	r3, [pc, #272]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	43db      	mvns	r3, r3
 8004020:	4942      	ldr	r1, [pc, #264]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 8004022:	4013      	ands	r3, r2
 8004024:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004026:	4b41      	ldr	r3, [pc, #260]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	43db      	mvns	r3, r3
 800402e:	493f      	ldr	r1, [pc, #252]	@ (800412c <HAL_GPIO_DeInit+0x214>)
 8004030:	4013      	ands	r3, r2
 8004032:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f003 0303 	and.w	r3, r3, #3
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	220f      	movs	r2, #15
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004044:	4a2e      	ldr	r2, [pc, #184]	@ (8004100 <HAL_GPIO_DeInit+0x1e8>)
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	089b      	lsrs	r3, r3, #2
 800404a:	3302      	adds	r3, #2
 800404c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	43da      	mvns	r2, r3
 8004054:	482a      	ldr	r0, [pc, #168]	@ (8004100 <HAL_GPIO_DeInit+0x1e8>)
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	089b      	lsrs	r3, r3, #2
 800405a:	400a      	ands	r2, r1
 800405c:	3302      	adds	r3, #2
 800405e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	005b      	lsls	r3, r3, #1
 800406a:	2103      	movs	r1, #3
 800406c:	fa01 f303 	lsl.w	r3, r1, r3
 8004070:	43db      	mvns	r3, r3
 8004072:	401a      	ands	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	08da      	lsrs	r2, r3, #3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3208      	adds	r2, #8
 8004080:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	220f      	movs	r2, #15
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	43db      	mvns	r3, r3
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	08d2      	lsrs	r2, r2, #3
 8004098:	4019      	ands	r1, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	3208      	adds	r2, #8
 800409e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	2103      	movs	r1, #3
 80040ac:	fa01 f303 	lsl.w	r3, r1, r3
 80040b0:	43db      	mvns	r3, r3
 80040b2:	401a      	ands	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	2101      	movs	r1, #1
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	fa01 f303 	lsl.w	r3, r1, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	401a      	ands	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	2103      	movs	r1, #3
 80040d6:	fa01 f303 	lsl.w	r3, r1, r3
 80040da:	43db      	mvns	r3, r3
 80040dc:	401a      	ands	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	3301      	adds	r3, #1
 80040e6:	617b      	str	r3, [r7, #20]
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	2b0f      	cmp	r3, #15
 80040ec:	f67f af22 	bls.w	8003f34 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80040f0:	bf00      	nop
 80040f2:	bf00      	nop
 80040f4:	371c      	adds	r7, #28
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40013800 	.word	0x40013800
 8004104:	40020000 	.word	0x40020000
 8004108:	40020400 	.word	0x40020400
 800410c:	40020800 	.word	0x40020800
 8004110:	40020c00 	.word	0x40020c00
 8004114:	40021000 	.word	0x40021000
 8004118:	40021400 	.word	0x40021400
 800411c:	40021800 	.word	0x40021800
 8004120:	40021c00 	.word	0x40021c00
 8004124:	40022000 	.word	0x40022000
 8004128:	40022400 	.word	0x40022400
 800412c:	40013c00 	.word	0x40013c00

08004130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691a      	ldr	r2, [r3, #16]
 8004140:	887b      	ldrh	r3, [r7, #2]
 8004142:	4013      	ands	r3, r2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
 800414c:	e001      	b.n	8004152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800414e:	2300      	movs	r3, #0
 8004150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004152:	7bfb      	ldrb	r3, [r7, #15]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800417c:	e003      	b.n	8004186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800417e:	887b      	ldrh	r3, [r7, #2]
 8004180:	041a      	lsls	r2, r3, #16
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	619a      	str	r2, [r3, #24]
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e12b      	b.n	80043fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7fe fd2e 	bl	8002c1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2224      	movs	r2, #36	@ 0x24
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041f8:	f001 ff82 	bl	8006100 <HAL_RCC_GetPCLK1Freq>
 80041fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	4a81      	ldr	r2, [pc, #516]	@ (8004408 <HAL_I2C_Init+0x274>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d807      	bhi.n	8004218 <HAL_I2C_Init+0x84>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4a80      	ldr	r2, [pc, #512]	@ (800440c <HAL_I2C_Init+0x278>)
 800420c:	4293      	cmp	r3, r2
 800420e:	bf94      	ite	ls
 8004210:	2301      	movls	r3, #1
 8004212:	2300      	movhi	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	e006      	b.n	8004226 <HAL_I2C_Init+0x92>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4a7d      	ldr	r2, [pc, #500]	@ (8004410 <HAL_I2C_Init+0x27c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	bf94      	ite	ls
 8004220:	2301      	movls	r3, #1
 8004222:	2300      	movhi	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e0e7      	b.n	80043fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4a78      	ldr	r2, [pc, #480]	@ (8004414 <HAL_I2C_Init+0x280>)
 8004232:	fba2 2303 	umull	r2, r3, r2, r3
 8004236:	0c9b      	lsrs	r3, r3, #18
 8004238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	430a      	orrs	r2, r1
 800424c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	4a6a      	ldr	r2, [pc, #424]	@ (8004408 <HAL_I2C_Init+0x274>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d802      	bhi.n	8004268 <HAL_I2C_Init+0xd4>
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	3301      	adds	r3, #1
 8004266:	e009      	b.n	800427c <HAL_I2C_Init+0xe8>
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800426e:	fb02 f303 	mul.w	r3, r2, r3
 8004272:	4a69      	ldr	r2, [pc, #420]	@ (8004418 <HAL_I2C_Init+0x284>)
 8004274:	fba2 2303 	umull	r2, r3, r2, r3
 8004278:	099b      	lsrs	r3, r3, #6
 800427a:	3301      	adds	r3, #1
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	430b      	orrs	r3, r1
 8004282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800428e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	495c      	ldr	r1, [pc, #368]	@ (8004408 <HAL_I2C_Init+0x274>)
 8004298:	428b      	cmp	r3, r1
 800429a:	d819      	bhi.n	80042d0 <HAL_I2C_Init+0x13c>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	1e59      	subs	r1, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	005b      	lsls	r3, r3, #1
 80042a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042aa:	1c59      	adds	r1, r3, #1
 80042ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80042b0:	400b      	ands	r3, r1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00a      	beq.n	80042cc <HAL_I2C_Init+0x138>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	1e59      	subs	r1, r3, #1
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042c4:	3301      	adds	r3, #1
 80042c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ca:	e051      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 80042cc:	2304      	movs	r3, #4
 80042ce:	e04f      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d111      	bne.n	80042fc <HAL_I2C_Init+0x168>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	1e58      	subs	r0, r3, #1
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6859      	ldr	r1, [r3, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	440b      	add	r3, r1
 80042e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ea:	3301      	adds	r3, #1
 80042ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	bf0c      	ite	eq
 80042f4:	2301      	moveq	r3, #1
 80042f6:	2300      	movne	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	e012      	b.n	8004322 <HAL_I2C_Init+0x18e>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	1e58      	subs	r0, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6859      	ldr	r1, [r3, #4]
 8004304:	460b      	mov	r3, r1
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	0099      	lsls	r1, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004312:	3301      	adds	r3, #1
 8004314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004318:	2b00      	cmp	r3, #0
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_I2C_Init+0x196>
 8004326:	2301      	movs	r3, #1
 8004328:	e022      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10e      	bne.n	8004350 <HAL_I2C_Init+0x1bc>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	1e58      	subs	r0, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6859      	ldr	r1, [r3, #4]
 800433a:	460b      	mov	r3, r1
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	440b      	add	r3, r1
 8004340:	fbb0 f3f3 	udiv	r3, r0, r3
 8004344:	3301      	adds	r3, #1
 8004346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800434a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800434e:	e00f      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1e58      	subs	r0, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	0099      	lsls	r1, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	fbb0 f3f3 	udiv	r3, r0, r3
 8004366:	3301      	adds	r3, #1
 8004368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	6809      	ldr	r1, [r1, #0]
 8004374:	4313      	orrs	r3, r2
 8004376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	69da      	ldr	r2, [r3, #28]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	431a      	orrs	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800439e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6911      	ldr	r1, [r2, #16]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	68d2      	ldr	r2, [r2, #12]
 80043aa:	4311      	orrs	r1, r2
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	695a      	ldr	r2, [r3, #20]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2220      	movs	r2, #32
 80043ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	000186a0 	.word	0x000186a0
 800440c:	001e847f 	.word	0x001e847f
 8004410:	003d08ff 	.word	0x003d08ff
 8004414:	431bde83 	.word	0x431bde83
 8004418:	10624dd3 	.word	0x10624dd3

0800441c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af02      	add	r7, sp, #8
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	4608      	mov	r0, r1
 8004426:	4611      	mov	r1, r2
 8004428:	461a      	mov	r2, r3
 800442a:	4603      	mov	r3, r0
 800442c:	817b      	strh	r3, [r7, #10]
 800442e:	460b      	mov	r3, r1
 8004430:	813b      	strh	r3, [r7, #8]
 8004432:	4613      	mov	r3, r2
 8004434:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004436:	f7ff fa4f 	bl	80038d8 <HAL_GetTick>
 800443a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b20      	cmp	r3, #32
 8004446:	f040 80d9 	bne.w	80045fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	9300      	str	r3, [sp, #0]
 800444e:	2319      	movs	r3, #25
 8004450:	2201      	movs	r2, #1
 8004452:	496d      	ldr	r1, [pc, #436]	@ (8004608 <HAL_I2C_Mem_Write+0x1ec>)
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 fc8b 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004460:	2302      	movs	r3, #2
 8004462:	e0cc      	b.n	80045fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_I2C_Mem_Write+0x56>
 800446e:	2302      	movs	r3, #2
 8004470:	e0c5      	b.n	80045fe <HAL_I2C_Mem_Write+0x1e2>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b01      	cmp	r3, #1
 8004486:	d007      	beq.n	8004498 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0201 	orr.w	r2, r2, #1
 8004496:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2221      	movs	r2, #33	@ 0x21
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2240      	movs	r2, #64	@ 0x40
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a3a      	ldr	r2, [r7, #32]
 80044c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4a4d      	ldr	r2, [pc, #308]	@ (800460c <HAL_I2C_Mem_Write+0x1f0>)
 80044d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044da:	88f8      	ldrh	r0, [r7, #6]
 80044dc:	893a      	ldrh	r2, [r7, #8]
 80044de:	8979      	ldrh	r1, [r7, #10]
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	9301      	str	r3, [sp, #4]
 80044e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	4603      	mov	r3, r0
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f000 fac2 	bl	8004a74 <I2C_RequestMemoryWrite>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d052      	beq.n	800459c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e081      	b.n	80045fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 fd50 	bl	8004fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00d      	beq.n	8004526 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450e:	2b04      	cmp	r3, #4
 8004510:	d107      	bne.n	8004522 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004520:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e06b      	b.n	80045fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452a:	781a      	ldrb	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004540:	3b01      	subs	r3, #1
 8004542:	b29a      	uxth	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	b29a      	uxth	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b04      	cmp	r3, #4
 8004562:	d11b      	bne.n	800459c <HAL_I2C_Mem_Write+0x180>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004568:	2b00      	cmp	r3, #0
 800456a:	d017      	beq.n	800459c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	781a      	ldrb	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	1c5a      	adds	r2, r3, #1
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004586:	3b01      	subs	r3, #1
 8004588:	b29a      	uxth	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1aa      	bne.n	80044fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 fd43 	bl	8005034 <I2C_WaitOnBTFFlagUntilTimeout>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00d      	beq.n	80045d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b8:	2b04      	cmp	r3, #4
 80045ba:	d107      	bne.n	80045cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e016      	b.n	80045fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2220      	movs	r2, #32
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	e000      	b.n	80045fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80045fc:	2302      	movs	r3, #2
  }
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	00100002 	.word	0x00100002
 800460c:	ffff0000 	.word	0xffff0000

08004610 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08c      	sub	sp, #48	@ 0x30
 8004614:	af02      	add	r7, sp, #8
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	4608      	mov	r0, r1
 800461a:	4611      	mov	r1, r2
 800461c:	461a      	mov	r2, r3
 800461e:	4603      	mov	r3, r0
 8004620:	817b      	strh	r3, [r7, #10]
 8004622:	460b      	mov	r3, r1
 8004624:	813b      	strh	r3, [r7, #8]
 8004626:	4613      	mov	r3, r2
 8004628:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800462a:	f7ff f955 	bl	80038d8 <HAL_GetTick>
 800462e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b20      	cmp	r3, #32
 800463a:	f040 8214 	bne.w	8004a66 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	2319      	movs	r3, #25
 8004644:	2201      	movs	r2, #1
 8004646:	497b      	ldr	r1, [pc, #492]	@ (8004834 <HAL_I2C_Mem_Read+0x224>)
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fb91 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004654:	2302      	movs	r3, #2
 8004656:	e207      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_I2C_Mem_Read+0x56>
 8004662:	2302      	movs	r3, #2
 8004664:	e200      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b01      	cmp	r3, #1
 800467a:	d007      	beq.n	800468c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800469a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2222      	movs	r2, #34	@ 0x22
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2240      	movs	r2, #64	@ 0x40
 80046a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2200      	movs	r2, #0
 80046b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80046bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004838 <HAL_I2C_Mem_Read+0x228>)
 80046cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046ce:	88f8      	ldrh	r0, [r7, #6]
 80046d0:	893a      	ldrh	r2, [r7, #8]
 80046d2:	8979      	ldrh	r1, [r7, #10]
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	9301      	str	r3, [sp, #4]
 80046d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	4603      	mov	r3, r0
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 fa5e 	bl	8004ba0 <I2C_RequestMemoryRead>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e1bc      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d113      	bne.n	800471e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046f6:	2300      	movs	r3, #0
 80046f8:	623b      	str	r3, [r7, #32]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	623b      	str	r3, [r7, #32]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	623b      	str	r3, [r7, #32]
 800470a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	e190      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004722:	2b01      	cmp	r3, #1
 8004724:	d11b      	bne.n	800475e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004734:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004736:	2300      	movs	r3, #0
 8004738:	61fb      	str	r3, [r7, #28]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	61fb      	str	r3, [r7, #28]
 800474a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	e170      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004762:	2b02      	cmp	r3, #2
 8004764:	d11b      	bne.n	800479e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004774:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004784:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004786:	2300      	movs	r3, #0
 8004788:	61bb      	str	r3, [r7, #24]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	61bb      	str	r3, [r7, #24]
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	e150      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	617b      	str	r3, [r7, #20]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	617b      	str	r3, [r7, #20]
 80047b2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80047b4:	e144      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	f200 80f1 	bhi.w	80049a2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d123      	bne.n	8004810 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 fc79 	bl	80050c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e145      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	691a      	ldr	r2, [r3, #16]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f8:	3b01      	subs	r3, #1
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004804:	b29b      	uxth	r3, r3
 8004806:	3b01      	subs	r3, #1
 8004808:	b29a      	uxth	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800480e:	e117      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004814:	2b02      	cmp	r3, #2
 8004816:	d14e      	bne.n	80048b6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800481e:	2200      	movs	r2, #0
 8004820:	4906      	ldr	r1, [pc, #24]	@ (800483c <HAL_I2C_Mem_Read+0x22c>)
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f000 faa4 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d008      	beq.n	8004840 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e11a      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
 8004832:	bf00      	nop
 8004834:	00100002 	.word	0x00100002
 8004838:	ffff0000 	.word	0xffff0000
 800483c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800484e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004862:	1c5a      	adds	r2, r3, #1
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486c:	3b01      	subs	r3, #1
 800486e:	b29a      	uxth	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	691a      	ldr	r2, [r3, #16]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	b2d2      	uxtb	r2, r2
 800488e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489e:	3b01      	subs	r3, #1
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048b4:	e0c4      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048bc:	2200      	movs	r2, #0
 80048be:	496c      	ldr	r1, [pc, #432]	@ (8004a70 <HAL_I2C_Mem_Read+0x460>)
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 fa55 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e0cb      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004908:	b29b      	uxth	r3, r3
 800490a:	3b01      	subs	r3, #1
 800490c:	b29a      	uxth	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004918:	2200      	movs	r2, #0
 800491a:	4955      	ldr	r1, [pc, #340]	@ (8004a70 <HAL_I2C_Mem_Read+0x460>)
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 fa27 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e09d      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800493a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	691a      	ldr	r2, [r3, #16]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004946:	b2d2      	uxtb	r2, r2
 8004948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494e:	1c5a      	adds	r2, r3, #1
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	3b01      	subs	r3, #1
 8004968:	b29a      	uxth	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	691a      	ldr	r2, [r3, #16]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004978:	b2d2      	uxtb	r2, r2
 800497a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004980:	1c5a      	adds	r2, r3, #1
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800498a:	3b01      	subs	r3, #1
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049a0:	e04e      	b.n	8004a40 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 fb8c 	bl	80050c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e058      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	691a      	ldr	r2, [r3, #16]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c0:	b2d2      	uxtb	r2, r2
 80049c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049de:	b29b      	uxth	r3, r3
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d124      	bne.n	8004a40 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049fa:	2b03      	cmp	r3, #3
 80049fc:	d107      	bne.n	8004a0e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a0c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f47f aeb6 	bne.w	80047b6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a62:	2300      	movs	r3, #0
 8004a64:	e000      	b.n	8004a68 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004a66:	2302      	movs	r3, #2
  }
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3728      	adds	r7, #40	@ 0x28
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	00010004 	.word	0x00010004

08004a74 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b088      	sub	sp, #32
 8004a78:	af02      	add	r7, sp, #8
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	4608      	mov	r0, r1
 8004a7e:	4611      	mov	r1, r2
 8004a80:	461a      	mov	r2, r3
 8004a82:	4603      	mov	r3, r0
 8004a84:	817b      	strh	r3, [r7, #10]
 8004a86:	460b      	mov	r3, r1
 8004a88:	813b      	strh	r3, [r7, #8]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 f960 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00d      	beq.n	8004ad2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ac4:	d103      	bne.n	8004ace <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004acc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e05f      	b.n	8004b92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ad2:	897b      	ldrh	r3, [r7, #10]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ae0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	6a3a      	ldr	r2, [r7, #32]
 8004ae6:	492d      	ldr	r1, [pc, #180]	@ (8004b9c <I2C_RequestMemoryWrite+0x128>)
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 f9bb 	bl	8004e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e04c      	b.n	8004b92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af8:	2300      	movs	r3, #0
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b10:	6a39      	ldr	r1, [r7, #32]
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 fa46 	bl	8004fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00d      	beq.n	8004b3a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d107      	bne.n	8004b36 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e02b      	b.n	8004b92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b3a:	88fb      	ldrh	r3, [r7, #6]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d105      	bne.n	8004b4c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b40:	893b      	ldrh	r3, [r7, #8]
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	611a      	str	r2, [r3, #16]
 8004b4a:	e021      	b.n	8004b90 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b4c:	893b      	ldrh	r3, [r7, #8]
 8004b4e:	0a1b      	lsrs	r3, r3, #8
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b5c:	6a39      	ldr	r1, [r7, #32]
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f000 fa20 	bl	8004fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00d      	beq.n	8004b86 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d107      	bne.n	8004b82 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e005      	b.n	8004b92 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b86:	893b      	ldrh	r3, [r7, #8]
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	00010002 	.word	0x00010002

08004ba0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b088      	sub	sp, #32
 8004ba4:	af02      	add	r7, sp, #8
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	4608      	mov	r0, r1
 8004baa:	4611      	mov	r1, r2
 8004bac:	461a      	mov	r2, r3
 8004bae:	4603      	mov	r3, r0
 8004bb0:	817b      	strh	r3, [r7, #10]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	813b      	strh	r3, [r7, #8]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004bc8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bd8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 f8c2 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00d      	beq.n	8004c0e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c00:	d103      	bne.n	8004c0a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c08:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e0aa      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c0e:	897b      	ldrh	r3, [r7, #10]
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	461a      	mov	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	6a3a      	ldr	r2, [r7, #32]
 8004c22:	4952      	ldr	r1, [pc, #328]	@ (8004d6c <I2C_RequestMemoryRead+0x1cc>)
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 f91d 	bl	8004e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e097      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c4c:	6a39      	ldr	r1, [r7, #32]
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 f9a8 	bl	8004fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00d      	beq.n	8004c76 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	d107      	bne.n	8004c72 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e076      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c76:	88fb      	ldrh	r3, [r7, #6]
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d105      	bne.n	8004c88 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c7c:	893b      	ldrh	r3, [r7, #8]
 8004c7e:	b2da      	uxtb	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	611a      	str	r2, [r3, #16]
 8004c86:	e021      	b.n	8004ccc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c88:	893b      	ldrh	r3, [r7, #8]
 8004c8a:	0a1b      	lsrs	r3, r3, #8
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c98:	6a39      	ldr	r1, [r7, #32]
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f000 f982 	bl	8004fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00d      	beq.n	8004cc2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d107      	bne.n	8004cbe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cbc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e050      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cc2:	893b      	ldrh	r3, [r7, #8]
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ccc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cce:	6a39      	ldr	r1, [r7, #32]
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f000 f967 	bl	8004fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00d      	beq.n	8004cf8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d107      	bne.n	8004cf4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e035      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d06:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0a:	9300      	str	r3, [sp, #0]
 8004d0c:	6a3b      	ldr	r3, [r7, #32]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f82b 	bl	8004d70 <I2C_WaitOnFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00d      	beq.n	8004d3c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d2e:	d103      	bne.n	8004d38 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e013      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d3c:	897b      	ldrh	r3, [r7, #10]
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	f043 0301 	orr.w	r3, r3, #1
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	6a3a      	ldr	r2, [r7, #32]
 8004d50:	4906      	ldr	r1, [pc, #24]	@ (8004d6c <I2C_RequestMemoryRead+0x1cc>)
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f886 	bl	8004e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	00010002 	.word	0x00010002

08004d70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d80:	e048      	b.n	8004e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d88:	d044      	beq.n	8004e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d8a:	f7fe fda5 	bl	80038d8 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d302      	bcc.n	8004da0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d139      	bne.n	8004e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	0c1b      	lsrs	r3, r3, #16
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d10d      	bne.n	8004dc6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	43da      	mvns	r2, r3
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	4013      	ands	r3, r2
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	bf0c      	ite	eq
 8004dbc:	2301      	moveq	r3, #1
 8004dbe:	2300      	movne	r3, #0
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	e00c      	b.n	8004de0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	43da      	mvns	r2, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	bf0c      	ite	eq
 8004dd8:	2301      	moveq	r3, #1
 8004dda:	2300      	movne	r3, #0
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	461a      	mov	r2, r3
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d116      	bne.n	8004e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e00:	f043 0220 	orr.w	r2, r3, #32
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e023      	b.n	8004e5c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	0c1b      	lsrs	r3, r3, #16
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d10d      	bne.n	8004e3a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	43da      	mvns	r2, r3
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	bf0c      	ite	eq
 8004e30:	2301      	moveq	r3, #1
 8004e32:	2300      	movne	r3, #0
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	461a      	mov	r2, r3
 8004e38:	e00c      	b.n	8004e54 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	43da      	mvns	r2, r3
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	4013      	ands	r3, r2
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	bf0c      	ite	eq
 8004e4c:	2301      	moveq	r3, #1
 8004e4e:	2300      	movne	r3, #0
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	461a      	mov	r2, r3
 8004e54:	79fb      	ldrb	r3, [r7, #7]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d093      	beq.n	8004d82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e72:	e071      	b.n	8004f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e82:	d123      	bne.n	8004ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e92:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb8:	f043 0204 	orr.w	r2, r3, #4
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e067      	b.n	8004f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed2:	d041      	beq.n	8004f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ed4:	f7fe fd00 	bl	80038d8 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d302      	bcc.n	8004eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d136      	bne.n	8004f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	0c1b      	lsrs	r3, r3, #16
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d10c      	bne.n	8004f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	43da      	mvns	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4013      	ands	r3, r2
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	bf14      	ite	ne
 8004f06:	2301      	movne	r3, #1
 8004f08:	2300      	moveq	r3, #0
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	e00b      	b.n	8004f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	43da      	mvns	r2, r3
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	bf14      	ite	ne
 8004f20:	2301      	movne	r3, #1
 8004f22:	2300      	moveq	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d016      	beq.n	8004f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f44:	f043 0220 	orr.w	r2, r3, #32
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e021      	b.n	8004f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	0c1b      	lsrs	r3, r3, #16
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d10c      	bne.n	8004f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	43da      	mvns	r2, r3
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	bf14      	ite	ne
 8004f74:	2301      	movne	r3, #1
 8004f76:	2300      	moveq	r3, #0
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	e00b      	b.n	8004f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	43da      	mvns	r2, r3
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	4013      	ands	r3, r2
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	bf14      	ite	ne
 8004f8e:	2301      	movne	r3, #1
 8004f90:	2300      	moveq	r3, #0
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f47f af6d 	bne.w	8004e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fb0:	e034      	b.n	800501c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 f8e3 	bl	800517e <I2C_IsAcknowledgeFailed>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d001      	beq.n	8004fc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e034      	b.n	800502c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc8:	d028      	beq.n	800501c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fca:	f7fe fc85 	bl	80038d8 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d302      	bcc.n	8004fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d11d      	bne.n	800501c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fea:	2b80      	cmp	r3, #128	@ 0x80
 8004fec:	d016      	beq.n	800501c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005008:	f043 0220 	orr.w	r2, r3, #32
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e007      	b.n	800502c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005026:	2b80      	cmp	r3, #128	@ 0x80
 8005028:	d1c3      	bne.n	8004fb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005040:	e034      	b.n	80050ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 f89b 	bl	800517e <I2C_IsAcknowledgeFailed>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e034      	b.n	80050bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d028      	beq.n	80050ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800505a:	f7fe fc3d 	bl	80038d8 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	429a      	cmp	r2, r3
 8005068:	d302      	bcc.n	8005070 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d11d      	bne.n	80050ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b04      	cmp	r3, #4
 800507c:	d016      	beq.n	80050ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2220      	movs	r2, #32
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005098:	f043 0220 	orr.w	r2, r3, #32
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e007      	b.n	80050bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	f003 0304 	and.w	r3, r3, #4
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d1c3      	bne.n	8005042 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050d0:	e049      	b.n	8005166 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	f003 0310 	and.w	r3, r3, #16
 80050dc:	2b10      	cmp	r3, #16
 80050de:	d119      	bne.n	8005114 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f06f 0210 	mvn.w	r2, #16
 80050e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e030      	b.n	8005176 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005114:	f7fe fbe0 	bl	80038d8 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	429a      	cmp	r2, r3
 8005122:	d302      	bcc.n	800512a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d11d      	bne.n	8005166 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005134:	2b40      	cmp	r3, #64	@ 0x40
 8005136:	d016      	beq.n	8005166 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2220      	movs	r2, #32
 8005142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005152:	f043 0220 	orr.w	r2, r3, #32
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e007      	b.n	8005176 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005170:	2b40      	cmp	r3, #64	@ 0x40
 8005172:	d1ae      	bne.n	80050d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800517e:	b480      	push	{r7}
 8005180:	b083      	sub	sp, #12
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005194:	d11b      	bne.n	80051ce <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800519e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ba:	f043 0204 	orr.w	r2, r3, #4
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e000      	b.n	80051d0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051ce:	2300      	movs	r3, #0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b20      	cmp	r3, #32
 80051f0:	d129      	bne.n	8005246 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2224      	movs	r2, #36	@ 0x24
 80051f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 0201 	bic.w	r2, r2, #1
 8005208:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0210 	bic.w	r2, r2, #16
 8005218:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f042 0201 	orr.w	r2, r2, #1
 8005238:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2220      	movs	r2, #32
 800523e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	e000      	b.n	8005248 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005246:	2302      	movs	r3, #2
  }
}
 8005248:	4618      	mov	r0, r3
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b20      	cmp	r3, #32
 800526c:	d12a      	bne.n	80052c4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2224      	movs	r2, #36	@ 0x24
 8005272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0201 	bic.w	r2, r2, #1
 8005284:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800528e:	89fb      	ldrh	r3, [r7, #14]
 8005290:	f023 030f 	bic.w	r3, r3, #15
 8005294:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	b29a      	uxth	r2, r3
 800529a:	89fb      	ldrh	r3, [r7, #14]
 800529c:	4313      	orrs	r3, r2
 800529e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	89fa      	ldrh	r2, [r7, #14]
 80052a6:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0201 	orr.w	r2, r2, #1
 80052b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	e000      	b.n	80052c6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80052c4:	2302      	movs	r3, #2
  }
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
	...

080052d4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e0bf      	b.n	8005466 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fd fcf8 	bl	8002cf0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699a      	ldr	r2, [r3, #24]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005316:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6999      	ldr	r1, [r3, #24]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800532c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6899      	ldr	r1, [r3, #8]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	4b4a      	ldr	r3, [pc, #296]	@ (8005470 <HAL_LTDC_Init+0x19c>)
 8005348:	400b      	ands	r3, r1
 800534a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	041b      	lsls	r3, r3, #16
 8005352:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6899      	ldr	r1, [r3, #8]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	699a      	ldr	r2, [r3, #24]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68d9      	ldr	r1, [r3, #12]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	4b3e      	ldr	r3, [pc, #248]	@ (8005470 <HAL_LTDC_Init+0x19c>)
 8005376:	400b      	ands	r3, r1
 8005378:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	041b      	lsls	r3, r3, #16
 8005380:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68d9      	ldr	r1, [r3, #12]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a1a      	ldr	r2, [r3, #32]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	430a      	orrs	r2, r1
 8005396:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6919      	ldr	r1, [r3, #16]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	4b33      	ldr	r3, [pc, #204]	@ (8005470 <HAL_LTDC_Init+0x19c>)
 80053a4:	400b      	ands	r3, r1
 80053a6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6919      	ldr	r1, [r3, #16]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6959      	ldr	r1, [r3, #20]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	4b27      	ldr	r3, [pc, #156]	@ (8005470 <HAL_LTDC_Init+0x19c>)
 80053d2:	400b      	ands	r3, r1
 80053d4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6959      	ldr	r1, [r3, #20]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	431a      	orrs	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053fa:	021b      	lsls	r3, r3, #8
 80053fc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005416:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0206 	orr.w	r2, r2, #6
 8005442:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699a      	ldr	r2, [r3, #24]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0201 	orr.w	r2, r2, #1
 8005452:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	f000f800 	.word	0xf000f800

08005474 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005474:	b5b0      	push	{r4, r5, r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005486:	2b01      	cmp	r3, #1
 8005488:	d101      	bne.n	800548e <HAL_LTDC_ConfigLayer+0x1a>
 800548a:	2302      	movs	r3, #2
 800548c:	e02c      	b.n	80054e8 <HAL_LTDC_ConfigLayer+0x74>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2202      	movs	r2, #2
 800549a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2134      	movs	r1, #52	@ 0x34
 80054a4:	fb01 f303 	mul.w	r3, r1, r3
 80054a8:	4413      	add	r3, r2
 80054aa:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	4614      	mov	r4, r2
 80054b2:	461d      	mov	r5, r3
 80054b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80054be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f000 f811 	bl	80054f0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2201      	movs	r2, #1
 80054d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bdb0      	pop	{r4, r5, r7, pc}

080054f0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b089      	sub	sp, #36	@ 0x24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	0c1b      	lsrs	r3, r3, #16
 8005508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800550c:	4413      	add	r3, r2
 800550e:	041b      	lsls	r3, r3, #16
 8005510:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	461a      	mov	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	01db      	lsls	r3, r3, #7
 800551c:	4413      	add	r3, r2
 800551e:	3384      	adds	r3, #132	@ 0x84
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	6812      	ldr	r2, [r2, #0]
 8005526:	4611      	mov	r1, r2
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	01d2      	lsls	r2, r2, #7
 800552c:	440a      	add	r2, r1
 800552e:	3284      	adds	r2, #132	@ 0x84
 8005530:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005534:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	0c1b      	lsrs	r3, r3, #16
 8005542:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005546:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005548:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4619      	mov	r1, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	01db      	lsls	r3, r3, #7
 8005554:	440b      	add	r3, r1
 8005556:	3384      	adds	r3, #132	@ 0x84
 8005558:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800555e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800556e:	4413      	add	r3, r2
 8005570:	041b      	lsls	r3, r3, #16
 8005572:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	01db      	lsls	r3, r3, #7
 800557e:	4413      	add	r3, r2
 8005580:	3384      	adds	r3, #132	@ 0x84
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	4611      	mov	r1, r2
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	01d2      	lsls	r2, r2, #7
 800558e:	440a      	add	r2, r1
 8005590:	3284      	adds	r2, #132	@ 0x84
 8005592:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005596:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055a6:	4413      	add	r3, r2
 80055a8:	1c5a      	adds	r2, r3, #1
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4619      	mov	r1, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	01db      	lsls	r3, r3, #7
 80055b4:	440b      	add	r3, r1
 80055b6:	3384      	adds	r3, #132	@ 0x84
 80055b8:	4619      	mov	r1, r3
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	4313      	orrs	r3, r2
 80055be:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	461a      	mov	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	01db      	lsls	r3, r3, #7
 80055ca:	4413      	add	r3, r2
 80055cc:	3384      	adds	r3, #132	@ 0x84
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	6812      	ldr	r2, [r2, #0]
 80055d4:	4611      	mov	r1, r2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	01d2      	lsls	r2, r2, #7
 80055da:	440a      	add	r2, r1
 80055dc:	3284      	adds	r2, #132	@ 0x84
 80055de:	f023 0307 	bic.w	r3, r3, #7
 80055e2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	461a      	mov	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	01db      	lsls	r3, r3, #7
 80055ee:	4413      	add	r3, r2
 80055f0:	3384      	adds	r3, #132	@ 0x84
 80055f2:	461a      	mov	r2, r3
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005600:	021b      	lsls	r3, r3, #8
 8005602:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800560a:	041b      	lsls	r3, r3, #16
 800560c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	061b      	lsls	r3, r3, #24
 8005614:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	01db      	lsls	r3, r3, #7
 8005620:	4413      	add	r3, r2
 8005622:	3384      	adds	r3, #132	@ 0x84
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	461a      	mov	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	01db      	lsls	r3, r3, #7
 8005630:	4413      	add	r3, r2
 8005632:	3384      	adds	r3, #132	@ 0x84
 8005634:	461a      	mov	r2, r3
 8005636:	2300      	movs	r3, #0
 8005638:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005640:	461a      	mov	r2, r3
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	431a      	orrs	r2, r3
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	431a      	orrs	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4619      	mov	r1, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	01db      	lsls	r3, r3, #7
 8005654:	440b      	add	r3, r1
 8005656:	3384      	adds	r3, #132	@ 0x84
 8005658:	4619      	mov	r1, r3
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	4313      	orrs	r3, r2
 800565e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	461a      	mov	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	01db      	lsls	r3, r3, #7
 800566a:	4413      	add	r3, r2
 800566c:	3384      	adds	r3, #132	@ 0x84
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	6812      	ldr	r2, [r2, #0]
 8005674:	4611      	mov	r1, r2
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	01d2      	lsls	r2, r2, #7
 800567a:	440a      	add	r2, r1
 800567c:	3284      	adds	r2, #132	@ 0x84
 800567e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005682:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	461a      	mov	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	01db      	lsls	r3, r3, #7
 800568e:	4413      	add	r3, r2
 8005690:	3384      	adds	r3, #132	@ 0x84
 8005692:	461a      	mov	r2, r3
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	01db      	lsls	r3, r3, #7
 80056a4:	4413      	add	r3, r2
 80056a6:	3384      	adds	r3, #132	@ 0x84
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	4611      	mov	r1, r2
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	01d2      	lsls	r2, r2, #7
 80056b4:	440a      	add	r2, r1
 80056b6:	3284      	adds	r2, #132	@ 0x84
 80056b8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80056bc:	f023 0307 	bic.w	r3, r3, #7
 80056c0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	69da      	ldr	r2, [r3, #28]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	68f9      	ldr	r1, [r7, #12]
 80056cc:	6809      	ldr	r1, [r1, #0]
 80056ce:	4608      	mov	r0, r1
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	01c9      	lsls	r1, r1, #7
 80056d4:	4401      	add	r1, r0
 80056d6:	3184      	adds	r1, #132	@ 0x84
 80056d8:	4313      	orrs	r3, r2
 80056da:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	461a      	mov	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	01db      	lsls	r3, r3, #7
 80056e6:	4413      	add	r3, r2
 80056e8:	3384      	adds	r3, #132	@ 0x84
 80056ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	01db      	lsls	r3, r3, #7
 80056f6:	4413      	add	r3, r2
 80056f8:	3384      	adds	r3, #132	@ 0x84
 80056fa:	461a      	mov	r2, r3
 80056fc:	2300      	movs	r3, #0
 80056fe:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	461a      	mov	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	01db      	lsls	r3, r3, #7
 800570a:	4413      	add	r3, r2
 800570c:	3384      	adds	r3, #132	@ 0x84
 800570e:	461a      	mov	r2, r3
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005714:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d102      	bne.n	8005724 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800571e:	2304      	movs	r3, #4
 8005720:	61fb      	str	r3, [r7, #28]
 8005722:	e01b      	b.n	800575c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d102      	bne.n	8005732 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800572c:	2303      	movs	r3, #3
 800572e:	61fb      	str	r3, [r7, #28]
 8005730:	e014      	b.n	800575c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	2b04      	cmp	r3, #4
 8005738:	d00b      	beq.n	8005752 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800573e:	2b02      	cmp	r3, #2
 8005740:	d007      	beq.n	8005752 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005746:	2b03      	cmp	r3, #3
 8005748:	d003      	beq.n	8005752 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800574e:	2b07      	cmp	r3, #7
 8005750:	d102      	bne.n	8005758 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005752:	2302      	movs	r3, #2
 8005754:	61fb      	str	r3, [r7, #28]
 8005756:	e001      	b.n	800575c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005758:	2301      	movs	r3, #1
 800575a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	461a      	mov	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	01db      	lsls	r3, r3, #7
 8005766:	4413      	add	r3, r2
 8005768:	3384      	adds	r3, #132	@ 0x84
 800576a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	6812      	ldr	r2, [r2, #0]
 8005770:	4611      	mov	r1, r2
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	01d2      	lsls	r2, r2, #7
 8005776:	440a      	add	r2, r1
 8005778:	3284      	adds	r2, #132	@ 0x84
 800577a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800577e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005784:	69fa      	ldr	r2, [r7, #28]
 8005786:	fb02 f303 	mul.w	r3, r2, r3
 800578a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	6859      	ldr	r1, [r3, #4]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	1acb      	subs	r3, r1, r3
 8005796:	69f9      	ldr	r1, [r7, #28]
 8005798:	fb01 f303 	mul.w	r3, r1, r3
 800579c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800579e:	68f9      	ldr	r1, [r7, #12]
 80057a0:	6809      	ldr	r1, [r1, #0]
 80057a2:	4608      	mov	r0, r1
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	01c9      	lsls	r1, r1, #7
 80057a8:	4401      	add	r1, r0
 80057aa:	3184      	adds	r1, #132	@ 0x84
 80057ac:	4313      	orrs	r3, r2
 80057ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	01db      	lsls	r3, r3, #7
 80057ba:	4413      	add	r3, r2
 80057bc:	3384      	adds	r3, #132	@ 0x84
 80057be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	6812      	ldr	r2, [r2, #0]
 80057c4:	4611      	mov	r1, r2
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	01d2      	lsls	r2, r2, #7
 80057ca:	440a      	add	r2, r1
 80057cc:	3284      	adds	r2, #132	@ 0x84
 80057ce:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80057d2:	f023 0307 	bic.w	r3, r3, #7
 80057d6:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	461a      	mov	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	01db      	lsls	r3, r3, #7
 80057e2:	4413      	add	r3, r2
 80057e4:	3384      	adds	r3, #132	@ 0x84
 80057e6:	461a      	mov	r2, r3
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ec:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	461a      	mov	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	01db      	lsls	r3, r3, #7
 80057f8:	4413      	add	r3, r2
 80057fa:	3384      	adds	r3, #132	@ 0x84
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	6812      	ldr	r2, [r2, #0]
 8005802:	4611      	mov	r1, r2
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	01d2      	lsls	r2, r2, #7
 8005808:	440a      	add	r2, r1
 800580a:	3284      	adds	r2, #132	@ 0x84
 800580c:	f043 0301 	orr.w	r3, r3, #1
 8005810:	6013      	str	r3, [r2, #0]
}
 8005812:	bf00      	nop
 8005814:	3724      	adds	r7, #36	@ 0x24
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
	...

08005820 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e267      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d075      	beq.n	800592a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800583e:	4b88      	ldr	r3, [pc, #544]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 030c 	and.w	r3, r3, #12
 8005846:	2b04      	cmp	r3, #4
 8005848:	d00c      	beq.n	8005864 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800584a:	4b85      	ldr	r3, [pc, #532]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005852:	2b08      	cmp	r3, #8
 8005854:	d112      	bne.n	800587c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005856:	4b82      	ldr	r3, [pc, #520]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800585e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005862:	d10b      	bne.n	800587c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005864:	4b7e      	ldr	r3, [pc, #504]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800586c:	2b00      	cmp	r3, #0
 800586e:	d05b      	beq.n	8005928 <HAL_RCC_OscConfig+0x108>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d157      	bne.n	8005928 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e242      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005884:	d106      	bne.n	8005894 <HAL_RCC_OscConfig+0x74>
 8005886:	4b76      	ldr	r3, [pc, #472]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a75      	ldr	r2, [pc, #468]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 800588c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	e01d      	b.n	80058d0 <HAL_RCC_OscConfig+0xb0>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800589c:	d10c      	bne.n	80058b8 <HAL_RCC_OscConfig+0x98>
 800589e:	4b70      	ldr	r3, [pc, #448]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a6f      	ldr	r2, [pc, #444]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058a8:	6013      	str	r3, [r2, #0]
 80058aa:	4b6d      	ldr	r3, [pc, #436]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a6c      	ldr	r2, [pc, #432]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058b4:	6013      	str	r3, [r2, #0]
 80058b6:	e00b      	b.n	80058d0 <HAL_RCC_OscConfig+0xb0>
 80058b8:	4b69      	ldr	r3, [pc, #420]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a68      	ldr	r2, [pc, #416]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058c2:	6013      	str	r3, [r2, #0]
 80058c4:	4b66      	ldr	r3, [pc, #408]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a65      	ldr	r2, [pc, #404]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d013      	beq.n	8005900 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d8:	f7fd fffe 	bl	80038d8 <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058e0:	f7fd fffa 	bl	80038d8 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b64      	cmp	r3, #100	@ 0x64
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e207      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058f2:	4b5b      	ldr	r3, [pc, #364]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d0f0      	beq.n	80058e0 <HAL_RCC_OscConfig+0xc0>
 80058fe:	e014      	b.n	800592a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005900:	f7fd ffea 	bl	80038d8 <HAL_GetTick>
 8005904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005906:	e008      	b.n	800591a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005908:	f7fd ffe6 	bl	80038d8 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b64      	cmp	r3, #100	@ 0x64
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e1f3      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800591a:	4b51      	ldr	r3, [pc, #324]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1f0      	bne.n	8005908 <HAL_RCC_OscConfig+0xe8>
 8005926:	e000      	b.n	800592a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d063      	beq.n	80059fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005936:	4b4a      	ldr	r3, [pc, #296]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 030c 	and.w	r3, r3, #12
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00b      	beq.n	800595a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005942:	4b47      	ldr	r3, [pc, #284]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800594a:	2b08      	cmp	r3, #8
 800594c:	d11c      	bne.n	8005988 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800594e:	4b44      	ldr	r3, [pc, #272]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d116      	bne.n	8005988 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800595a:	4b41      	ldr	r3, [pc, #260]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d005      	beq.n	8005972 <HAL_RCC_OscConfig+0x152>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d001      	beq.n	8005972 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e1c7      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005972:	4b3b      	ldr	r3, [pc, #236]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	4937      	ldr	r1, [pc, #220]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005982:	4313      	orrs	r3, r2
 8005984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005986:	e03a      	b.n	80059fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d020      	beq.n	80059d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005990:	4b34      	ldr	r3, [pc, #208]	@ (8005a64 <HAL_RCC_OscConfig+0x244>)
 8005992:	2201      	movs	r2, #1
 8005994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005996:	f7fd ff9f 	bl	80038d8 <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800599c:	e008      	b.n	80059b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800599e:	f7fd ff9b 	bl	80038d8 <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d901      	bls.n	80059b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e1a8      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059b0:	4b2b      	ldr	r3, [pc, #172]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059bc:	4b28      	ldr	r3, [pc, #160]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	00db      	lsls	r3, r3, #3
 80059ca:	4925      	ldr	r1, [pc, #148]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	600b      	str	r3, [r1, #0]
 80059d0:	e015      	b.n	80059fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059d2:	4b24      	ldr	r3, [pc, #144]	@ (8005a64 <HAL_RCC_OscConfig+0x244>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d8:	f7fd ff7e 	bl	80038d8 <HAL_GetTick>
 80059dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059e0:	f7fd ff7a 	bl	80038d8 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e187      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1f0      	bne.n	80059e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0308 	and.w	r3, r3, #8
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d036      	beq.n	8005a78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d016      	beq.n	8005a40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a12:	4b15      	ldr	r3, [pc, #84]	@ (8005a68 <HAL_RCC_OscConfig+0x248>)
 8005a14:	2201      	movs	r2, #1
 8005a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a18:	f7fd ff5e 	bl	80038d8 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a20:	f7fd ff5a 	bl	80038d8 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e167      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a32:	4b0b      	ldr	r3, [pc, #44]	@ (8005a60 <HAL_RCC_OscConfig+0x240>)
 8005a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0f0      	beq.n	8005a20 <HAL_RCC_OscConfig+0x200>
 8005a3e:	e01b      	b.n	8005a78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a40:	4b09      	ldr	r3, [pc, #36]	@ (8005a68 <HAL_RCC_OscConfig+0x248>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a46:	f7fd ff47 	bl	80038d8 <HAL_GetTick>
 8005a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a4c:	e00e      	b.n	8005a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a4e:	f7fd ff43 	bl	80038d8 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d907      	bls.n	8005a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e150      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
 8005a60:	40023800 	.word	0x40023800
 8005a64:	42470000 	.word	0x42470000
 8005a68:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a6c:	4b88      	ldr	r3, [pc, #544]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1ea      	bne.n	8005a4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 8097 	beq.w	8005bb4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a86:	2300      	movs	r3, #0
 8005a88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a8a:	4b81      	ldr	r3, [pc, #516]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10f      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a96:	2300      	movs	r3, #0
 8005a98:	60bb      	str	r3, [r7, #8]
 8005a9a:	4b7d      	ldr	r3, [pc, #500]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9e:	4a7c      	ldr	r2, [pc, #496]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aa6:	4b7a      	ldr	r3, [pc, #488]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab6:	4b77      	ldr	r3, [pc, #476]	@ (8005c94 <HAL_RCC_OscConfig+0x474>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d118      	bne.n	8005af4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ac2:	4b74      	ldr	r3, [pc, #464]	@ (8005c94 <HAL_RCC_OscConfig+0x474>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a73      	ldr	r2, [pc, #460]	@ (8005c94 <HAL_RCC_OscConfig+0x474>)
 8005ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ace:	f7fd ff03 	bl	80038d8 <HAL_GetTick>
 8005ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ad4:	e008      	b.n	8005ae8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ad6:	f7fd feff 	bl	80038d8 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d901      	bls.n	8005ae8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e10c      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ae8:	4b6a      	ldr	r3, [pc, #424]	@ (8005c94 <HAL_RCC_OscConfig+0x474>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0f0      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d106      	bne.n	8005b0a <HAL_RCC_OscConfig+0x2ea>
 8005afc:	4b64      	ldr	r3, [pc, #400]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b00:	4a63      	ldr	r2, [pc, #396]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b02:	f043 0301 	orr.w	r3, r3, #1
 8005b06:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b08:	e01c      	b.n	8005b44 <HAL_RCC_OscConfig+0x324>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	2b05      	cmp	r3, #5
 8005b10:	d10c      	bne.n	8005b2c <HAL_RCC_OscConfig+0x30c>
 8005b12:	4b5f      	ldr	r3, [pc, #380]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b16:	4a5e      	ldr	r2, [pc, #376]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b18:	f043 0304 	orr.w	r3, r3, #4
 8005b1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b1e:	4b5c      	ldr	r3, [pc, #368]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b22:	4a5b      	ldr	r2, [pc, #364]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b24:	f043 0301 	orr.w	r3, r3, #1
 8005b28:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b2a:	e00b      	b.n	8005b44 <HAL_RCC_OscConfig+0x324>
 8005b2c:	4b58      	ldr	r3, [pc, #352]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b30:	4a57      	ldr	r2, [pc, #348]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b32:	f023 0301 	bic.w	r3, r3, #1
 8005b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b38:	4b55      	ldr	r3, [pc, #340]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b3c:	4a54      	ldr	r2, [pc, #336]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b3e:	f023 0304 	bic.w	r3, r3, #4
 8005b42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d015      	beq.n	8005b78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b4c:	f7fd fec4 	bl	80038d8 <HAL_GetTick>
 8005b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b52:	e00a      	b.n	8005b6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b54:	f7fd fec0 	bl	80038d8 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e0cb      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b6a:	4b49      	ldr	r3, [pc, #292]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d0ee      	beq.n	8005b54 <HAL_RCC_OscConfig+0x334>
 8005b76:	e014      	b.n	8005ba2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b78:	f7fd feae 	bl	80038d8 <HAL_GetTick>
 8005b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b7e:	e00a      	b.n	8005b96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b80:	f7fd feaa 	bl	80038d8 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e0b5      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b96:	4b3e      	ldr	r3, [pc, #248]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1ee      	bne.n	8005b80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ba2:	7dfb      	ldrb	r3, [r7, #23]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d105      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ba8:	4b39      	ldr	r3, [pc, #228]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bac:	4a38      	ldr	r2, [pc, #224]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bb2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 80a1 	beq.w	8005d00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bbe:	4b34      	ldr	r3, [pc, #208]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f003 030c 	and.w	r3, r3, #12
 8005bc6:	2b08      	cmp	r3, #8
 8005bc8:	d05c      	beq.n	8005c84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d141      	bne.n	8005c56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bd2:	4b31      	ldr	r3, [pc, #196]	@ (8005c98 <HAL_RCC_OscConfig+0x478>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd8:	f7fd fe7e 	bl	80038d8 <HAL_GetTick>
 8005bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bde:	e008      	b.n	8005bf2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be0:	f7fd fe7a 	bl	80038d8 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e087      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bf2:	4b27      	ldr	r3, [pc, #156]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1f0      	bne.n	8005be0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	69da      	ldr	r2, [r3, #28]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	431a      	orrs	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0c:	019b      	lsls	r3, r3, #6
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c14:	085b      	lsrs	r3, r3, #1
 8005c16:	3b01      	subs	r3, #1
 8005c18:	041b      	lsls	r3, r3, #16
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c20:	061b      	lsls	r3, r3, #24
 8005c22:	491b      	ldr	r1, [pc, #108]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c28:	4b1b      	ldr	r3, [pc, #108]	@ (8005c98 <HAL_RCC_OscConfig+0x478>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2e:	f7fd fe53 	bl	80038d8 <HAL_GetTick>
 8005c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c34:	e008      	b.n	8005c48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c36:	f7fd fe4f 	bl	80038d8 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e05c      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c48:	4b11      	ldr	r3, [pc, #68]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d0f0      	beq.n	8005c36 <HAL_RCC_OscConfig+0x416>
 8005c54:	e054      	b.n	8005d00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c56:	4b10      	ldr	r3, [pc, #64]	@ (8005c98 <HAL_RCC_OscConfig+0x478>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c5c:	f7fd fe3c 	bl	80038d8 <HAL_GetTick>
 8005c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c62:	e008      	b.n	8005c76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c64:	f7fd fe38 	bl	80038d8 <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e045      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c76:	4b06      	ldr	r3, [pc, #24]	@ (8005c90 <HAL_RCC_OscConfig+0x470>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1f0      	bne.n	8005c64 <HAL_RCC_OscConfig+0x444>
 8005c82:	e03d      	b.n	8005d00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d107      	bne.n	8005c9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e038      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
 8005c90:	40023800 	.word	0x40023800
 8005c94:	40007000 	.word	0x40007000
 8005c98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8005d0c <HAL_RCC_OscConfig+0x4ec>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d028      	beq.n	8005cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d121      	bne.n	8005cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d11a      	bne.n	8005cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ccc:	4013      	ands	r3, r2
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d111      	bne.n	8005cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce2:	085b      	lsrs	r3, r3, #1
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d107      	bne.n	8005cfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d001      	beq.n	8005d00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e000      	b.n	8005d02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3718      	adds	r7, #24
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	40023800 	.word	0x40023800

08005d10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e0cc      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d24:	4b68      	ldr	r3, [pc, #416]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 030f 	and.w	r3, r3, #15
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d90c      	bls.n	8005d4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d32:	4b65      	ldr	r3, [pc, #404]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	b2d2      	uxtb	r2, r2
 8005d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d3a:	4b63      	ldr	r3, [pc, #396]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d001      	beq.n	8005d4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e0b8      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d020      	beq.n	8005d9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0304 	and.w	r3, r3, #4
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d005      	beq.n	8005d70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d64:	4b59      	ldr	r3, [pc, #356]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	4a58      	ldr	r2, [pc, #352]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005d6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0308 	and.w	r3, r3, #8
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d7c:	4b53      	ldr	r3, [pc, #332]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	4a52      	ldr	r2, [pc, #328]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005d82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d88:	4b50      	ldr	r3, [pc, #320]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	494d      	ldr	r1, [pc, #308]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d044      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d107      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dae:	4b47      	ldr	r3, [pc, #284]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d119      	bne.n	8005dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e07f      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d003      	beq.n	8005dce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dca:	2b03      	cmp	r3, #3
 8005dcc:	d107      	bne.n	8005dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dce:	4b3f      	ldr	r3, [pc, #252]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d109      	bne.n	8005dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e06f      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dde:	4b3b      	ldr	r3, [pc, #236]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e067      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dee:	4b37      	ldr	r3, [pc, #220]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f023 0203 	bic.w	r2, r3, #3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	4934      	ldr	r1, [pc, #208]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e00:	f7fd fd6a 	bl	80038d8 <HAL_GetTick>
 8005e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e06:	e00a      	b.n	8005e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e08:	f7fd fd66 	bl	80038d8 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d901      	bls.n	8005e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e04f      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 020c 	and.w	r2, r3, #12
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d1eb      	bne.n	8005e08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e30:	4b25      	ldr	r3, [pc, #148]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d20c      	bcs.n	8005e58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e3e:	4b22      	ldr	r3, [pc, #136]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e40:	683a      	ldr	r2, [r7, #0]
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e46:	4b20      	ldr	r3, [pc, #128]	@ (8005ec8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 030f 	and.w	r3, r3, #15
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d001      	beq.n	8005e58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e032      	b.n	8005ebe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0304 	and.w	r3, r3, #4
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d008      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e64:	4b19      	ldr	r3, [pc, #100]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	4916      	ldr	r1, [pc, #88]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0308 	and.w	r3, r3, #8
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d009      	beq.n	8005e96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e82:	4b12      	ldr	r3, [pc, #72]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	00db      	lsls	r3, r3, #3
 8005e90:	490e      	ldr	r1, [pc, #56]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e96:	f000 f821 	bl	8005edc <HAL_RCC_GetSysClockFreq>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005ecc <HAL_RCC_ClockConfig+0x1bc>)
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	091b      	lsrs	r3, r3, #4
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	490a      	ldr	r1, [pc, #40]	@ (8005ed0 <HAL_RCC_ClockConfig+0x1c0>)
 8005ea8:	5ccb      	ldrb	r3, [r1, r3]
 8005eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8005eae:	4a09      	ldr	r2, [pc, #36]	@ (8005ed4 <HAL_RCC_ClockConfig+0x1c4>)
 8005eb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005eb2:	4b09      	ldr	r3, [pc, #36]	@ (8005ed8 <HAL_RCC_ClockConfig+0x1c8>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7fd fcca 	bl	8003850 <HAL_InitTick>

  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40023c00 	.word	0x40023c00
 8005ecc:	40023800 	.word	0x40023800
 8005ed0:	08008efc 	.word	0x08008efc
 8005ed4:	2000001c 	.word	0x2000001c
 8005ed8:	20000020 	.word	0x20000020

08005edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ee0:	b094      	sub	sp, #80	@ 0x50
 8005ee2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ef4:	4b79      	ldr	r3, [pc, #484]	@ (80060dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f003 030c 	and.w	r3, r3, #12
 8005efc:	2b08      	cmp	r3, #8
 8005efe:	d00d      	beq.n	8005f1c <HAL_RCC_GetSysClockFreq+0x40>
 8005f00:	2b08      	cmp	r3, #8
 8005f02:	f200 80e1 	bhi.w	80060c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d002      	beq.n	8005f10 <HAL_RCC_GetSysClockFreq+0x34>
 8005f0a:	2b04      	cmp	r3, #4
 8005f0c:	d003      	beq.n	8005f16 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f0e:	e0db      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f10:	4b73      	ldr	r3, [pc, #460]	@ (80060e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f14:	e0db      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f16:	4b73      	ldr	r3, [pc, #460]	@ (80060e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f1a:	e0d8      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f1c:	4b6f      	ldr	r3, [pc, #444]	@ (80060dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f26:	4b6d      	ldr	r3, [pc, #436]	@ (80060dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d063      	beq.n	8005ffa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f32:	4b6a      	ldr	r3, [pc, #424]	@ (80060dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	099b      	lsrs	r3, r3, #6
 8005f38:	2200      	movs	r2, #0
 8005f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f46:	2300      	movs	r3, #0
 8005f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005f4e:	4622      	mov	r2, r4
 8005f50:	462b      	mov	r3, r5
 8005f52:	f04f 0000 	mov.w	r0, #0
 8005f56:	f04f 0100 	mov.w	r1, #0
 8005f5a:	0159      	lsls	r1, r3, #5
 8005f5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f60:	0150      	lsls	r0, r2, #5
 8005f62:	4602      	mov	r2, r0
 8005f64:	460b      	mov	r3, r1
 8005f66:	4621      	mov	r1, r4
 8005f68:	1a51      	subs	r1, r2, r1
 8005f6a:	6139      	str	r1, [r7, #16]
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	eb63 0301 	sbc.w	r3, r3, r1
 8005f72:	617b      	str	r3, [r7, #20]
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f80:	4659      	mov	r1, fp
 8005f82:	018b      	lsls	r3, r1, #6
 8005f84:	4651      	mov	r1, sl
 8005f86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f8a:	4651      	mov	r1, sl
 8005f8c:	018a      	lsls	r2, r1, #6
 8005f8e:	4651      	mov	r1, sl
 8005f90:	ebb2 0801 	subs.w	r8, r2, r1
 8005f94:	4659      	mov	r1, fp
 8005f96:	eb63 0901 	sbc.w	r9, r3, r1
 8005f9a:	f04f 0200 	mov.w	r2, #0
 8005f9e:	f04f 0300 	mov.w	r3, #0
 8005fa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005faa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fae:	4690      	mov	r8, r2
 8005fb0:	4699      	mov	r9, r3
 8005fb2:	4623      	mov	r3, r4
 8005fb4:	eb18 0303 	adds.w	r3, r8, r3
 8005fb8:	60bb      	str	r3, [r7, #8]
 8005fba:	462b      	mov	r3, r5
 8005fbc:	eb49 0303 	adc.w	r3, r9, r3
 8005fc0:	60fb      	str	r3, [r7, #12]
 8005fc2:	f04f 0200 	mov.w	r2, #0
 8005fc6:	f04f 0300 	mov.w	r3, #0
 8005fca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005fce:	4629      	mov	r1, r5
 8005fd0:	024b      	lsls	r3, r1, #9
 8005fd2:	4621      	mov	r1, r4
 8005fd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005fd8:	4621      	mov	r1, r4
 8005fda:	024a      	lsls	r2, r1, #9
 8005fdc:	4610      	mov	r0, r2
 8005fde:	4619      	mov	r1, r3
 8005fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fe8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fec:	f7fa f8fe 	bl	80001ec <__aeabi_uldivmod>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ff8:	e058      	b.n	80060ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ffa:	4b38      	ldr	r3, [pc, #224]	@ (80060dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	099b      	lsrs	r3, r3, #6
 8006000:	2200      	movs	r2, #0
 8006002:	4618      	mov	r0, r3
 8006004:	4611      	mov	r1, r2
 8006006:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800600a:	623b      	str	r3, [r7, #32]
 800600c:	2300      	movs	r3, #0
 800600e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006010:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006014:	4642      	mov	r2, r8
 8006016:	464b      	mov	r3, r9
 8006018:	f04f 0000 	mov.w	r0, #0
 800601c:	f04f 0100 	mov.w	r1, #0
 8006020:	0159      	lsls	r1, r3, #5
 8006022:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006026:	0150      	lsls	r0, r2, #5
 8006028:	4602      	mov	r2, r0
 800602a:	460b      	mov	r3, r1
 800602c:	4641      	mov	r1, r8
 800602e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006032:	4649      	mov	r1, r9
 8006034:	eb63 0b01 	sbc.w	fp, r3, r1
 8006038:	f04f 0200 	mov.w	r2, #0
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006044:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006048:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800604c:	ebb2 040a 	subs.w	r4, r2, sl
 8006050:	eb63 050b 	sbc.w	r5, r3, fp
 8006054:	f04f 0200 	mov.w	r2, #0
 8006058:	f04f 0300 	mov.w	r3, #0
 800605c:	00eb      	lsls	r3, r5, #3
 800605e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006062:	00e2      	lsls	r2, r4, #3
 8006064:	4614      	mov	r4, r2
 8006066:	461d      	mov	r5, r3
 8006068:	4643      	mov	r3, r8
 800606a:	18e3      	adds	r3, r4, r3
 800606c:	603b      	str	r3, [r7, #0]
 800606e:	464b      	mov	r3, r9
 8006070:	eb45 0303 	adc.w	r3, r5, r3
 8006074:	607b      	str	r3, [r7, #4]
 8006076:	f04f 0200 	mov.w	r2, #0
 800607a:	f04f 0300 	mov.w	r3, #0
 800607e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006082:	4629      	mov	r1, r5
 8006084:	028b      	lsls	r3, r1, #10
 8006086:	4621      	mov	r1, r4
 8006088:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800608c:	4621      	mov	r1, r4
 800608e:	028a      	lsls	r2, r1, #10
 8006090:	4610      	mov	r0, r2
 8006092:	4619      	mov	r1, r3
 8006094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006096:	2200      	movs	r2, #0
 8006098:	61bb      	str	r3, [r7, #24]
 800609a:	61fa      	str	r2, [r7, #28]
 800609c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060a0:	f7fa f8a4 	bl	80001ec <__aeabi_uldivmod>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4613      	mov	r3, r2
 80060aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80060ac:	4b0b      	ldr	r3, [pc, #44]	@ (80060dc <HAL_RCC_GetSysClockFreq+0x200>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	0c1b      	lsrs	r3, r3, #16
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	3301      	adds	r3, #1
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80060bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80060be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060c6:	e002      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060c8:	4b05      	ldr	r3, [pc, #20]	@ (80060e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80060ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3750      	adds	r7, #80	@ 0x50
 80060d4:	46bd      	mov	sp, r7
 80060d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060da:	bf00      	nop
 80060dc:	40023800 	.word	0x40023800
 80060e0:	00f42400 	.word	0x00f42400
 80060e4:	007a1200 	.word	0x007a1200

080060e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060e8:	b480      	push	{r7}
 80060ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060ec:	4b03      	ldr	r3, [pc, #12]	@ (80060fc <HAL_RCC_GetHCLKFreq+0x14>)
 80060ee:	681b      	ldr	r3, [r3, #0]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	2000001c 	.word	0x2000001c

08006100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006104:	f7ff fff0 	bl	80060e8 <HAL_RCC_GetHCLKFreq>
 8006108:	4602      	mov	r2, r0
 800610a:	4b05      	ldr	r3, [pc, #20]	@ (8006120 <HAL_RCC_GetPCLK1Freq+0x20>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	0a9b      	lsrs	r3, r3, #10
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	4903      	ldr	r1, [pc, #12]	@ (8006124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006116:	5ccb      	ldrb	r3, [r1, r3]
 8006118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800611c:	4618      	mov	r0, r3
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40023800 	.word	0x40023800
 8006124:	08008f0c 	.word	0x08008f0c

08006128 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b086      	sub	sp, #24
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d10b      	bne.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800614c:	2b00      	cmp	r3, #0
 800614e:	d105      	bne.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006158:	2b00      	cmp	r3, #0
 800615a:	d075      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800615c:	4b91      	ldr	r3, [pc, #580]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800615e:	2200      	movs	r2, #0
 8006160:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006162:	f7fd fbb9 	bl	80038d8 <HAL_GetTick>
 8006166:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006168:	e008      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800616a:	f7fd fbb5 	bl	80038d8 <HAL_GetTick>
 800616e:	4602      	mov	r2, r0
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	2b02      	cmp	r3, #2
 8006176:	d901      	bls.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006178:	2303      	movs	r3, #3
 800617a:	e189      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800617c:	4b8a      	ldr	r3, [pc, #552]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1f0      	bne.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d009      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	019a      	lsls	r2, r3, #6
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	071b      	lsls	r3, r3, #28
 80061a0:	4981      	ldr	r1, [pc, #516]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d01f      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061b4:	4b7c      	ldr	r3, [pc, #496]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061ba:	0f1b      	lsrs	r3, r3, #28
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	019a      	lsls	r2, r3, #6
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	061b      	lsls	r3, r3, #24
 80061ce:	431a      	orrs	r2, r3
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	071b      	lsls	r3, r3, #28
 80061d4:	4974      	ldr	r1, [pc, #464]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80061dc:	4b72      	ldr	r3, [pc, #456]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061e2:	f023 021f 	bic.w	r2, r3, #31
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	496e      	ldr	r1, [pc, #440]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061ee:	4313      	orrs	r3, r2
 80061f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00d      	beq.n	800621c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	019a      	lsls	r2, r3, #6
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	061b      	lsls	r3, r3, #24
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	071b      	lsls	r3, r3, #28
 8006214:	4964      	ldr	r1, [pc, #400]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006216:	4313      	orrs	r3, r2
 8006218:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800621c:	4b61      	ldr	r3, [pc, #388]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800621e:	2201      	movs	r2, #1
 8006220:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006222:	f7fd fb59 	bl	80038d8 <HAL_GetTick>
 8006226:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006228:	e008      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800622a:	f7fd fb55 	bl	80038d8 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b02      	cmp	r3, #2
 8006236:	d901      	bls.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e129      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800623c:	4b5a      	ldr	r3, [pc, #360]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0f0      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	2b00      	cmp	r3, #0
 8006252:	d105      	bne.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800625c:	2b00      	cmp	r3, #0
 800625e:	d079      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006260:	4b52      	ldr	r3, [pc, #328]	@ (80063ac <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006266:	f7fd fb37 	bl	80038d8 <HAL_GetTick>
 800626a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800626c:	e008      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800626e:	f7fd fb33 	bl	80038d8 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	2b02      	cmp	r3, #2
 800627a:	d901      	bls.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e107      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006280:	4b49      	ldr	r3, [pc, #292]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006288:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800628c:	d0ef      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 0304 	and.w	r3, r3, #4
 8006296:	2b00      	cmp	r3, #0
 8006298:	d020      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800629a:	4b43      	ldr	r3, [pc, #268]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800629c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a0:	0f1b      	lsrs	r3, r3, #28
 80062a2:	f003 0307 	and.w	r3, r3, #7
 80062a6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	691b      	ldr	r3, [r3, #16]
 80062ac:	019a      	lsls	r2, r3, #6
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	061b      	lsls	r3, r3, #24
 80062b4:	431a      	orrs	r2, r3
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	071b      	lsls	r3, r3, #28
 80062ba:	493b      	ldr	r1, [pc, #236]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80062c2:	4b39      	ldr	r3, [pc, #228]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062c8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	021b      	lsls	r3, r3, #8
 80062d4:	4934      	ldr	r1, [pc, #208]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062d6:	4313      	orrs	r3, r2
 80062d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0308 	and.w	r3, r3, #8
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d01e      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80062e8:	4b2f      	ldr	r3, [pc, #188]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ee:	0e1b      	lsrs	r3, r3, #24
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	019a      	lsls	r2, r3, #6
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	061b      	lsls	r3, r3, #24
 8006300:	431a      	orrs	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	071b      	lsls	r3, r3, #28
 8006308:	4927      	ldr	r1, [pc, #156]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006310:	4b25      	ldr	r3, [pc, #148]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006312:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006316:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631e:	4922      	ldr	r1, [pc, #136]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006320:	4313      	orrs	r3, r2
 8006322:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006326:	4b21      	ldr	r3, [pc, #132]	@ (80063ac <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006328:	2201      	movs	r2, #1
 800632a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800632c:	f7fd fad4 	bl	80038d8 <HAL_GetTick>
 8006330:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006332:	e008      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006334:	f7fd fad0 	bl	80038d8 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b02      	cmp	r3, #2
 8006340:	d901      	bls.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e0a4      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006346:	4b18      	ldr	r3, [pc, #96]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800634e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006352:	d1ef      	bne.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0320 	and.w	r3, r3, #32
 800635c:	2b00      	cmp	r3, #0
 800635e:	f000 808b 	beq.w	8006478 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006362:	2300      	movs	r3, #0
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	4b10      	ldr	r3, [pc, #64]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636a:	4a0f      	ldr	r2, [pc, #60]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800636c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006370:	6413      	str	r3, [r2, #64]	@ 0x40
 8006372:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800637e:	4b0c      	ldr	r3, [pc, #48]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a0b      	ldr	r2, [pc, #44]	@ (80063b0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006388:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800638a:	f7fd faa5 	bl	80038d8 <HAL_GetTick>
 800638e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006390:	e010      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006392:	f7fd faa1 	bl	80038d8 <HAL_GetTick>
 8006396:	4602      	mov	r2, r0
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	2b02      	cmp	r3, #2
 800639e:	d909      	bls.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e075      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80063a4:	42470068 	.word	0x42470068
 80063a8:	40023800 	.word	0x40023800
 80063ac:	42470070 	.word	0x42470070
 80063b0:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80063b4:	4b38      	ldr	r3, [pc, #224]	@ (8006498 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d0e8      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063c0:	4b36      	ldr	r3, [pc, #216]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80063c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063c8:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d02f      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d028      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063de:	4b2f      	ldr	r3, [pc, #188]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80063e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063e6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80063e8:	4b2d      	ldr	r3, [pc, #180]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80063ea:	2201      	movs	r2, #1
 80063ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063ee:	4b2c      	ldr	r3, [pc, #176]	@ (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80063f4:	4a29      	ldr	r2, [pc, #164]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80063fa:	4b28      	ldr	r3, [pc, #160]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80063fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	2b01      	cmp	r3, #1
 8006404:	d114      	bne.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006406:	f7fd fa67 	bl	80038d8 <HAL_GetTick>
 800640a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800640c:	e00a      	b.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800640e:	f7fd fa63 	bl	80038d8 <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	f241 3288 	movw	r2, #5000	@ 0x1388
 800641c:	4293      	cmp	r3, r2
 800641e:	d901      	bls.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e035      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006424:	4b1d      	ldr	r3, [pc, #116]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006426:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d0ee      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006434:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006438:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800643c:	d10d      	bne.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800643e:	4b17      	ldr	r3, [pc, #92]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800644e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006452:	4912      	ldr	r1, [pc, #72]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006454:	4313      	orrs	r3, r2
 8006456:	608b      	str	r3, [r1, #8]
 8006458:	e005      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800645a:	4b10      	ldr	r3, [pc, #64]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	4a0f      	ldr	r2, [pc, #60]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006460:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006464:	6093      	str	r3, [r2, #8]
 8006466:	4b0d      	ldr	r3, [pc, #52]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006468:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006472:	490a      	ldr	r1, [pc, #40]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006474:	4313      	orrs	r3, r2
 8006476:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0310 	and.w	r3, r3, #16
 8006480:	2b00      	cmp	r3, #0
 8006482:	d004      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800648a:	4b06      	ldr	r3, [pc, #24]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800648c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	40007000 	.word	0x40007000
 800649c:	40023800 	.word	0x40023800
 80064a0:	42470e40 	.word	0x42470e40
 80064a4:	424711e0 	.word	0x424711e0

080064a8 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d101      	bne.n	80064ba <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e01c      	b.n	80064f4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	795b      	ldrb	r3, [r3, #5]
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d105      	bne.n	80064d0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7fc fd38 	bl	8002f40 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2202      	movs	r2, #2
 80064d4:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f042 0204 	orr.w	r2, r2, #4
 80064e4:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3708      	adds	r7, #8
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e07b      	b.n	8006606 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006512:	2b00      	cmp	r3, #0
 8006514:	d108      	bne.n	8006528 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800651e:	d009      	beq.n	8006534 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	61da      	str	r2, [r3, #28]
 8006526:	e005      	b.n	8006534 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b00      	cmp	r3, #0
 8006544:	d106      	bne.n	8006554 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f7fc fd18 	bl	8002f84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800656a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800657c:	431a      	orrs	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006586:	431a      	orrs	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	f003 0302 	and.w	r3, r3, #2
 8006590:	431a      	orrs	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	f003 0301 	and.w	r3, r3, #1
 800659a:	431a      	orrs	r2, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065a4:	431a      	orrs	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065ae:	431a      	orrs	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065b8:	ea42 0103 	orr.w	r1, r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	430a      	orrs	r2, r1
 80065ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	0c1b      	lsrs	r3, r3, #16
 80065d2:	f003 0104 	and.w	r1, r3, #4
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065da:	f003 0210 	and.w	r2, r3, #16
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69da      	ldr	r2, [r3, #28]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b082      	sub	sp, #8
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d101      	bne.n	8006620 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e01a      	b.n	8006656 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2202      	movs	r2, #2
 8006624:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006636:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f7fc fceb 	bl	8003014 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3708      	adds	r7, #8
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b088      	sub	sp, #32
 8006662:	af00      	add	r7, sp, #0
 8006664:	60f8      	str	r0, [r7, #12]
 8006666:	60b9      	str	r1, [r7, #8]
 8006668:	603b      	str	r3, [r7, #0]
 800666a:	4613      	mov	r3, r2
 800666c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800666e:	f7fd f933 	bl	80038d8 <HAL_GetTick>
 8006672:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006674:	88fb      	ldrh	r3, [r7, #6]
 8006676:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b01      	cmp	r3, #1
 8006682:	d001      	beq.n	8006688 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006684:	2302      	movs	r3, #2
 8006686:	e12a      	b.n	80068de <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d002      	beq.n	8006694 <HAL_SPI_Transmit+0x36>
 800668e:	88fb      	ldrh	r3, [r7, #6]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e122      	b.n	80068de <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d101      	bne.n	80066a6 <HAL_SPI_Transmit+0x48>
 80066a2:	2302      	movs	r3, #2
 80066a4:	e11b      	b.n	80068de <HAL_SPI_Transmit+0x280>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2203      	movs	r2, #3
 80066b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	88fa      	ldrh	r2, [r7, #6]
 80066c6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	88fa      	ldrh	r2, [r7, #6]
 80066cc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066f4:	d10f      	bne.n	8006716 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006704:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006714:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006720:	2b40      	cmp	r3, #64	@ 0x40
 8006722:	d007      	beq.n	8006734 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006732:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800673c:	d152      	bne.n	80067e4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d002      	beq.n	800674c <HAL_SPI_Transmit+0xee>
 8006746:	8b7b      	ldrh	r3, [r7, #26]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d145      	bne.n	80067d8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006750:	881a      	ldrh	r2, [r3, #0]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675c:	1c9a      	adds	r2, r3, #2
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006766:	b29b      	uxth	r3, r3
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006770:	e032      	b.n	80067d8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b02      	cmp	r3, #2
 800677e:	d112      	bne.n	80067a6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006784:	881a      	ldrh	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006790:	1c9a      	adds	r2, r3, #2
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80067a4:	e018      	b.n	80067d8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067a6:	f7fd f897 	bl	80038d8 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d803      	bhi.n	80067be <HAL_SPI_Transmit+0x160>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067bc:	d102      	bne.n	80067c4 <HAL_SPI_Transmit+0x166>
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d109      	bne.n	80067d8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e082      	b.n	80068de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1c7      	bne.n	8006772 <HAL_SPI_Transmit+0x114>
 80067e2:	e053      	b.n	800688c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d002      	beq.n	80067f2 <HAL_SPI_Transmit+0x194>
 80067ec:	8b7b      	ldrh	r3, [r7, #26]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d147      	bne.n	8006882 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	330c      	adds	r3, #12
 80067fc:	7812      	ldrb	r2, [r2, #0]
 80067fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006804:	1c5a      	adds	r2, r3, #1
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800680e:	b29b      	uxth	r3, r3
 8006810:	3b01      	subs	r3, #1
 8006812:	b29a      	uxth	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006818:	e033      	b.n	8006882 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b02      	cmp	r3, #2
 8006826:	d113      	bne.n	8006850 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	330c      	adds	r3, #12
 8006832:	7812      	ldrb	r2, [r2, #0]
 8006834:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800683a:	1c5a      	adds	r2, r3, #1
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006844:	b29b      	uxth	r3, r3
 8006846:	3b01      	subs	r3, #1
 8006848:	b29a      	uxth	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800684e:	e018      	b.n	8006882 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006850:	f7fd f842 	bl	80038d8 <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	683a      	ldr	r2, [r7, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d803      	bhi.n	8006868 <HAL_SPI_Transmit+0x20a>
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006866:	d102      	bne.n	800686e <HAL_SPI_Transmit+0x210>
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d109      	bne.n	8006882 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e02d      	b.n	80068de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006886:	b29b      	uxth	r3, r3
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1c6      	bne.n	800681a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800688c:	69fa      	ldr	r2, [r7, #28]
 800688e:	6839      	ldr	r1, [r7, #0]
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 fa67 	bl	8006d64 <SPI_EndRxTxTransaction>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2220      	movs	r2, #32
 80068a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10a      	bne.n	80068c0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068aa:	2300      	movs	r3, #0
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	617b      	str	r3, [r7, #20]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	617b      	str	r3, [r7, #20]
 80068be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d001      	beq.n	80068dc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e000      	b.n	80068de <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80068dc:	2300      	movs	r3, #0
  }
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3720      	adds	r7, #32
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b08a      	sub	sp, #40	@ 0x28
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	60f8      	str	r0, [r7, #12]
 80068ee:	60b9      	str	r1, [r7, #8]
 80068f0:	607a      	str	r2, [r7, #4]
 80068f2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068f4:	2301      	movs	r3, #1
 80068f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068f8:	f7fc ffee 	bl	80038d8 <HAL_GetTick>
 80068fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006904:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800690c:	887b      	ldrh	r3, [r7, #2]
 800690e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006910:	7ffb      	ldrb	r3, [r7, #31]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d00c      	beq.n	8006930 <HAL_SPI_TransmitReceive+0x4a>
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800691c:	d106      	bne.n	800692c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d102      	bne.n	800692c <HAL_SPI_TransmitReceive+0x46>
 8006926:	7ffb      	ldrb	r3, [r7, #31]
 8006928:	2b04      	cmp	r3, #4
 800692a:	d001      	beq.n	8006930 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800692c:	2302      	movs	r3, #2
 800692e:	e17f      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d005      	beq.n	8006942 <HAL_SPI_TransmitReceive+0x5c>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d002      	beq.n	8006942 <HAL_SPI_TransmitReceive+0x5c>
 800693c:	887b      	ldrh	r3, [r7, #2]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e174      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800694c:	2b01      	cmp	r3, #1
 800694e:	d101      	bne.n	8006954 <HAL_SPI_TransmitReceive+0x6e>
 8006950:	2302      	movs	r3, #2
 8006952:	e16d      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b04      	cmp	r3, #4
 8006966:	d003      	beq.n	8006970 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2205      	movs	r2, #5
 800696c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2200      	movs	r2, #0
 8006974:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	887a      	ldrh	r2, [r7, #2]
 8006980:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	887a      	ldrh	r2, [r7, #2]
 8006986:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	887a      	ldrh	r2, [r7, #2]
 8006992:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	887a      	ldrh	r2, [r7, #2]
 8006998:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b0:	2b40      	cmp	r3, #64	@ 0x40
 80069b2:	d007      	beq.n	80069c4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069cc:	d17e      	bne.n	8006acc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d002      	beq.n	80069dc <HAL_SPI_TransmitReceive+0xf6>
 80069d6:	8afb      	ldrh	r3, [r7, #22]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d16c      	bne.n	8006ab6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e0:	881a      	ldrh	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ec:	1c9a      	adds	r2, r3, #2
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	3b01      	subs	r3, #1
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a00:	e059      	b.n	8006ab6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d11b      	bne.n	8006a48 <HAL_SPI_TransmitReceive+0x162>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d016      	beq.n	8006a48 <HAL_SPI_TransmitReceive+0x162>
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d113      	bne.n	8006a48 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a24:	881a      	ldrh	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a30:	1c9a      	adds	r2, r3, #2
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	3b01      	subs	r3, #1
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a44:	2300      	movs	r3, #0
 8006a46:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d119      	bne.n	8006a8a <HAL_SPI_TransmitReceive+0x1a4>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d014      	beq.n	8006a8a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68da      	ldr	r2, [r3, #12]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a6a:	b292      	uxth	r2, r2
 8006a6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a72:	1c9a      	adds	r2, r3, #2
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a86:	2301      	movs	r3, #1
 8006a88:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a8a:	f7fc ff25 	bl	80038d8 <HAL_GetTick>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	1ad3      	subs	r3, r2, r3
 8006a94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d80d      	bhi.n	8006ab6 <HAL_SPI_TransmitReceive+0x1d0>
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa0:	d009      	beq.n	8006ab6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e0bc      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d1a0      	bne.n	8006a02 <HAL_SPI_TransmitReceive+0x11c>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d19b      	bne.n	8006a02 <HAL_SPI_TransmitReceive+0x11c>
 8006aca:	e082      	b.n	8006bd2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d002      	beq.n	8006ada <HAL_SPI_TransmitReceive+0x1f4>
 8006ad4:	8afb      	ldrh	r3, [r7, #22]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d171      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	330c      	adds	r3, #12
 8006ae4:	7812      	ldrb	r2, [r2, #0]
 8006ae6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	3b01      	subs	r3, #1
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b00:	e05d      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f003 0302 	and.w	r3, r3, #2
 8006b0c:	2b02      	cmp	r3, #2
 8006b0e:	d11c      	bne.n	8006b4a <HAL_SPI_TransmitReceive+0x264>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d017      	beq.n	8006b4a <HAL_SPI_TransmitReceive+0x264>
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d114      	bne.n	8006b4a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	330c      	adds	r3, #12
 8006b2a:	7812      	ldrb	r2, [r2, #0]
 8006b2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b32:	1c5a      	adds	r2, r3, #1
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	b29a      	uxth	r2, r3
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b46:	2300      	movs	r3, #0
 8006b48:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d119      	bne.n	8006b8c <HAL_SPI_TransmitReceive+0x2a6>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d014      	beq.n	8006b8c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68da      	ldr	r2, [r3, #12]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b8c:	f7fc fea4 	bl	80038d8 <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d803      	bhi.n	8006ba4 <HAL_SPI_TransmitReceive+0x2be>
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba2:	d102      	bne.n	8006baa <HAL_SPI_TransmitReceive+0x2c4>
 8006ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d109      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e038      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d19c      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x21c>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d197      	bne.n	8006b02 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bd2:	6a3a      	ldr	r2, [r7, #32]
 8006bd4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f000 f8c4 	bl	8006d64 <SPI_EndRxTxTransaction>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d008      	beq.n	8006bf4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2220      	movs	r2, #32
 8006be6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e01d      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10a      	bne.n	8006c12 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	613b      	str	r3, [r7, #16]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	613b      	str	r3, [r7, #16]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	613b      	str	r3, [r7, #16]
 8006c10:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e000      	b.n	8006c30 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
  }
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3728      	adds	r7, #40	@ 0x28
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c46:	b2db      	uxtb	r3, r3
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b088      	sub	sp, #32
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	603b      	str	r3, [r7, #0]
 8006c60:	4613      	mov	r3, r2
 8006c62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c64:	f7fc fe38 	bl	80038d8 <HAL_GetTick>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	1a9b      	subs	r3, r3, r2
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	4413      	add	r3, r2
 8006c72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c74:	f7fc fe30 	bl	80038d8 <HAL_GetTick>
 8006c78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c7a:	4b39      	ldr	r3, [pc, #228]	@ (8006d60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	015b      	lsls	r3, r3, #5
 8006c80:	0d1b      	lsrs	r3, r3, #20
 8006c82:	69fa      	ldr	r2, [r7, #28]
 8006c84:	fb02 f303 	mul.w	r3, r2, r3
 8006c88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c8a:	e054      	b.n	8006d36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c92:	d050      	beq.n	8006d36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c94:	f7fc fe20 	bl	80038d8 <HAL_GetTick>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	69fa      	ldr	r2, [r7, #28]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d902      	bls.n	8006caa <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d13d      	bne.n	8006d26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cc2:	d111      	bne.n	8006ce8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ccc:	d004      	beq.n	8006cd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cd6:	d107      	bne.n	8006ce8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ce6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cf0:	d10f      	bne.n	8006d12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d00:	601a      	str	r2, [r3, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e017      	b.n	8006d56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d101      	bne.n	8006d30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	3b01      	subs	r3, #1
 8006d34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	689a      	ldr	r2, [r3, #8]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	68ba      	ldr	r2, [r7, #8]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	bf0c      	ite	eq
 8006d46:	2301      	moveq	r3, #1
 8006d48:	2300      	movne	r3, #0
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	79fb      	ldrb	r3, [r7, #7]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d19b      	bne.n	8006c8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3720      	adds	r7, #32
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	2000001c 	.word	0x2000001c

08006d64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b088      	sub	sp, #32
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2201      	movs	r2, #1
 8006d78:	2102      	movs	r1, #2
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f7ff ff6a 	bl	8006c54 <SPI_WaitFlagStateUntilTimeout>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d007      	beq.n	8006d96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d8a:	f043 0220 	orr.w	r2, r3, #32
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	e032      	b.n	8006dfc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d96:	4b1b      	ldr	r3, [pc, #108]	@ (8006e04 <SPI_EndRxTxTransaction+0xa0>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8006e08 <SPI_EndRxTxTransaction+0xa4>)
 8006d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006da0:	0d5b      	lsrs	r3, r3, #21
 8006da2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006da6:	fb02 f303 	mul.w	r3, r2, r3
 8006daa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006db4:	d112      	bne.n	8006ddc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	2180      	movs	r1, #128	@ 0x80
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f7ff ff47 	bl	8006c54 <SPI_WaitFlagStateUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d016      	beq.n	8006dfa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dd0:	f043 0220 	orr.w	r2, r3, #32
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e00f      	b.n	8006dfc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00a      	beq.n	8006df8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	3b01      	subs	r3, #1
 8006de6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006df2:	2b80      	cmp	r3, #128	@ 0x80
 8006df4:	d0f2      	beq.n	8006ddc <SPI_EndRxTxTransaction+0x78>
 8006df6:	e000      	b.n	8006dfa <SPI_EndRxTxTransaction+0x96>
        break;
 8006df8:	bf00      	nop
  }

  return HAL_OK;
 8006dfa:	2300      	movs	r3, #0
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3718      	adds	r7, #24
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	2000001c 	.word	0x2000001c
 8006e08:	165e9f81 	.word	0x165e9f81

08006e0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e041      	b.n	8006ea2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d106      	bne.n	8006e38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7fc f90c 	bl	8003050 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	3304      	adds	r3, #4
 8006e48:	4619      	mov	r1, r3
 8006e4a:	4610      	mov	r0, r2
 8006e4c:	f000 f8f4 	bl	8007038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3708      	adds	r7, #8
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}

08006eaa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006eaa:	b580      	push	{r7, lr}
 8006eac:	b084      	sub	sp, #16
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
 8006eb2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d101      	bne.n	8006ec6 <HAL_TIM_ConfigClockSource+0x1c>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	e0b4      	b.n	8007030 <HAL_TIM_ConfigClockSource+0x186>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006ee4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006eec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006efe:	d03e      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0xd4>
 8006f00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f04:	f200 8087 	bhi.w	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f0c:	f000 8086 	beq.w	800701c <HAL_TIM_ConfigClockSource+0x172>
 8006f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f14:	d87f      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f16:	2b70      	cmp	r3, #112	@ 0x70
 8006f18:	d01a      	beq.n	8006f50 <HAL_TIM_ConfigClockSource+0xa6>
 8006f1a:	2b70      	cmp	r3, #112	@ 0x70
 8006f1c:	d87b      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f1e:	2b60      	cmp	r3, #96	@ 0x60
 8006f20:	d050      	beq.n	8006fc4 <HAL_TIM_ConfigClockSource+0x11a>
 8006f22:	2b60      	cmp	r3, #96	@ 0x60
 8006f24:	d877      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f26:	2b50      	cmp	r3, #80	@ 0x50
 8006f28:	d03c      	beq.n	8006fa4 <HAL_TIM_ConfigClockSource+0xfa>
 8006f2a:	2b50      	cmp	r3, #80	@ 0x50
 8006f2c:	d873      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f2e:	2b40      	cmp	r3, #64	@ 0x40
 8006f30:	d058      	beq.n	8006fe4 <HAL_TIM_ConfigClockSource+0x13a>
 8006f32:	2b40      	cmp	r3, #64	@ 0x40
 8006f34:	d86f      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f36:	2b30      	cmp	r3, #48	@ 0x30
 8006f38:	d064      	beq.n	8007004 <HAL_TIM_ConfigClockSource+0x15a>
 8006f3a:	2b30      	cmp	r3, #48	@ 0x30
 8006f3c:	d86b      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f3e:	2b20      	cmp	r3, #32
 8006f40:	d060      	beq.n	8007004 <HAL_TIM_ConfigClockSource+0x15a>
 8006f42:	2b20      	cmp	r3, #32
 8006f44:	d867      	bhi.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d05c      	beq.n	8007004 <HAL_TIM_ConfigClockSource+0x15a>
 8006f4a:	2b10      	cmp	r3, #16
 8006f4c:	d05a      	beq.n	8007004 <HAL_TIM_ConfigClockSource+0x15a>
 8006f4e:	e062      	b.n	8007016 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f60:	f000 f990 	bl	8007284 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006f72:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	609a      	str	r2, [r3, #8]
      break;
 8006f7c:	e04f      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f8e:	f000 f979 	bl	8007284 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	689a      	ldr	r2, [r3, #8]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006fa0:	609a      	str	r2, [r3, #8]
      break;
 8006fa2:	e03c      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	f000 f8ed 	bl	8007190 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2150      	movs	r1, #80	@ 0x50
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 f946 	bl	800724e <TIM_ITRx_SetConfig>
      break;
 8006fc2:	e02c      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	f000 f90c 	bl	80071ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2160      	movs	r1, #96	@ 0x60
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f000 f936 	bl	800724e <TIM_ITRx_SetConfig>
      break;
 8006fe2:	e01c      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	f000 f8cd 	bl	8007190 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2140      	movs	r1, #64	@ 0x40
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f000 f926 	bl	800724e <TIM_ITRx_SetConfig>
      break;
 8007002:	e00c      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4619      	mov	r1, r3
 800700e:	4610      	mov	r0, r2
 8007010:	f000 f91d 	bl	800724e <TIM_ITRx_SetConfig>
      break;
 8007014:	e003      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	73fb      	strb	r3, [r7, #15]
      break;
 800701a:	e000      	b.n	800701e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800701c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800702e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a46      	ldr	r2, [pc, #280]	@ (8007164 <TIM_Base_SetConfig+0x12c>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d013      	beq.n	8007078 <TIM_Base_SetConfig+0x40>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007056:	d00f      	beq.n	8007078 <TIM_Base_SetConfig+0x40>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a43      	ldr	r2, [pc, #268]	@ (8007168 <TIM_Base_SetConfig+0x130>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d00b      	beq.n	8007078 <TIM_Base_SetConfig+0x40>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a42      	ldr	r2, [pc, #264]	@ (800716c <TIM_Base_SetConfig+0x134>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d007      	beq.n	8007078 <TIM_Base_SetConfig+0x40>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a41      	ldr	r2, [pc, #260]	@ (8007170 <TIM_Base_SetConfig+0x138>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d003      	beq.n	8007078 <TIM_Base_SetConfig+0x40>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a40      	ldr	r2, [pc, #256]	@ (8007174 <TIM_Base_SetConfig+0x13c>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d108      	bne.n	800708a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800707e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	4313      	orrs	r3, r2
 8007088:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a35      	ldr	r2, [pc, #212]	@ (8007164 <TIM_Base_SetConfig+0x12c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d02b      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007098:	d027      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a32      	ldr	r2, [pc, #200]	@ (8007168 <TIM_Base_SetConfig+0x130>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d023      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a31      	ldr	r2, [pc, #196]	@ (800716c <TIM_Base_SetConfig+0x134>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d01f      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a30      	ldr	r2, [pc, #192]	@ (8007170 <TIM_Base_SetConfig+0x138>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d01b      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a2f      	ldr	r2, [pc, #188]	@ (8007174 <TIM_Base_SetConfig+0x13c>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d017      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a2e      	ldr	r2, [pc, #184]	@ (8007178 <TIM_Base_SetConfig+0x140>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d013      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a2d      	ldr	r2, [pc, #180]	@ (800717c <TIM_Base_SetConfig+0x144>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d00f      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a2c      	ldr	r2, [pc, #176]	@ (8007180 <TIM_Base_SetConfig+0x148>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d00b      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a2b      	ldr	r2, [pc, #172]	@ (8007184 <TIM_Base_SetConfig+0x14c>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d007      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007188 <TIM_Base_SetConfig+0x150>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d003      	beq.n	80070ea <TIM_Base_SetConfig+0xb2>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4a29      	ldr	r2, [pc, #164]	@ (800718c <TIM_Base_SetConfig+0x154>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d108      	bne.n	80070fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	695b      	ldr	r3, [r3, #20]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	689a      	ldr	r2, [r3, #8]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a10      	ldr	r2, [pc, #64]	@ (8007164 <TIM_Base_SetConfig+0x12c>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d003      	beq.n	8007130 <TIM_Base_SetConfig+0xf8>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a12      	ldr	r2, [pc, #72]	@ (8007174 <TIM_Base_SetConfig+0x13c>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d103      	bne.n	8007138 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	691a      	ldr	r2, [r3, #16]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	2b01      	cmp	r3, #1
 8007148:	d105      	bne.n	8007156 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f023 0201 	bic.w	r2, r3, #1
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	611a      	str	r2, [r3, #16]
  }
}
 8007156:	bf00      	nop
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop
 8007164:	40010000 	.word	0x40010000
 8007168:	40000400 	.word	0x40000400
 800716c:	40000800 	.word	0x40000800
 8007170:	40000c00 	.word	0x40000c00
 8007174:	40010400 	.word	0x40010400
 8007178:	40014000 	.word	0x40014000
 800717c:	40014400 	.word	0x40014400
 8007180:	40014800 	.word	0x40014800
 8007184:	40001800 	.word	0x40001800
 8007188:	40001c00 	.word	0x40001c00
 800718c:	40002000 	.word	0x40002000

08007190 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007190:	b480      	push	{r7}
 8007192:	b087      	sub	sp, #28
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6a1b      	ldr	r3, [r3, #32]
 80071a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	f023 0201 	bic.w	r2, r3, #1
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	699b      	ldr	r3, [r3, #24]
 80071b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	011b      	lsls	r3, r3, #4
 80071c0:	693a      	ldr	r2, [r7, #16]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f023 030a 	bic.w	r3, r3, #10
 80071cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	693a      	ldr	r2, [r7, #16]
 80071da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	621a      	str	r2, [r3, #32]
}
 80071e2:	bf00      	nop
 80071e4:	371c      	adds	r7, #28
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071ee:	b480      	push	{r7}
 80071f0:	b087      	sub	sp, #28
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	60f8      	str	r0, [r7, #12]
 80071f6:	60b9      	str	r1, [r7, #8]
 80071f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6a1b      	ldr	r3, [r3, #32]
 80071fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6a1b      	ldr	r3, [r3, #32]
 8007204:	f023 0210 	bic.w	r2, r3, #16
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	699b      	ldr	r3, [r3, #24]
 8007210:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007218:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	031b      	lsls	r3, r3, #12
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	4313      	orrs	r3, r2
 8007222:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800722a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	011b      	lsls	r3, r3, #4
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	4313      	orrs	r3, r2
 8007234:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	693a      	ldr	r2, [r7, #16]
 800723a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	621a      	str	r2, [r3, #32]
}
 8007242:	bf00      	nop
 8007244:	371c      	adds	r7, #28
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr

0800724e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800724e:	b480      	push	{r7}
 8007250:	b085      	sub	sp, #20
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
 8007256:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007264:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007266:	683a      	ldr	r2, [r7, #0]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	4313      	orrs	r3, r2
 800726c:	f043 0307 	orr.w	r3, r3, #7
 8007270:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	609a      	str	r2, [r3, #8]
}
 8007278:	bf00      	nop
 800727a:	3714      	adds	r7, #20
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800729e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	021a      	lsls	r2, r3, #8
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	431a      	orrs	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	697a      	ldr	r2, [r7, #20]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	697a      	ldr	r2, [r7, #20]
 80072b6:	609a      	str	r2, [r3, #8]
}
 80072b8:	bf00      	nop
 80072ba:	371c      	adds	r7, #28
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d101      	bne.n	80072dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072d8:	2302      	movs	r3, #2
 80072da:	e05a      	b.n	8007392 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2202      	movs	r2, #2
 80072e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007302:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	4313      	orrs	r3, r2
 800730c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a21      	ldr	r2, [pc, #132]	@ (80073a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d022      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007328:	d01d      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a1d      	ldr	r2, [pc, #116]	@ (80073a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d018      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a1b      	ldr	r2, [pc, #108]	@ (80073a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d013      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a1a      	ldr	r2, [pc, #104]	@ (80073ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d00e      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a18      	ldr	r2, [pc, #96]	@ (80073b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d009      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a17      	ldr	r2, [pc, #92]	@ (80073b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d004      	beq.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a15      	ldr	r2, [pc, #84]	@ (80073b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d10c      	bne.n	8007380 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800736c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	4313      	orrs	r3, r2
 8007376:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3714      	adds	r7, #20
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	40010000 	.word	0x40010000
 80073a4:	40000400 	.word	0x40000400
 80073a8:	40000800 	.word	0x40000800
 80073ac:	40000c00 	.word	0x40000c00
 80073b0:	40010400 	.word	0x40010400
 80073b4:	40014000 	.word	0x40014000
 80073b8:	40001800 	.word	0x40001800

080073bc <memset>:
 80073bc:	4402      	add	r2, r0
 80073be:	4603      	mov	r3, r0
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d100      	bne.n	80073c6 <memset+0xa>
 80073c4:	4770      	bx	lr
 80073c6:	f803 1b01 	strb.w	r1, [r3], #1
 80073ca:	e7f9      	b.n	80073c0 <memset+0x4>

080073cc <__libc_init_array>:
 80073cc:	b570      	push	{r4, r5, r6, lr}
 80073ce:	4d0d      	ldr	r5, [pc, #52]	@ (8007404 <__libc_init_array+0x38>)
 80073d0:	4c0d      	ldr	r4, [pc, #52]	@ (8007408 <__libc_init_array+0x3c>)
 80073d2:	1b64      	subs	r4, r4, r5
 80073d4:	10a4      	asrs	r4, r4, #2
 80073d6:	2600      	movs	r6, #0
 80073d8:	42a6      	cmp	r6, r4
 80073da:	d109      	bne.n	80073f0 <__libc_init_array+0x24>
 80073dc:	4d0b      	ldr	r5, [pc, #44]	@ (800740c <__libc_init_array+0x40>)
 80073de:	4c0c      	ldr	r4, [pc, #48]	@ (8007410 <__libc_init_array+0x44>)
 80073e0:	f000 f818 	bl	8007414 <_init>
 80073e4:	1b64      	subs	r4, r4, r5
 80073e6:	10a4      	asrs	r4, r4, #2
 80073e8:	2600      	movs	r6, #0
 80073ea:	42a6      	cmp	r6, r4
 80073ec:	d105      	bne.n	80073fa <__libc_init_array+0x2e>
 80073ee:	bd70      	pop	{r4, r5, r6, pc}
 80073f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f4:	4798      	blx	r3
 80073f6:	3601      	adds	r6, #1
 80073f8:	e7ee      	b.n	80073d8 <__libc_init_array+0xc>
 80073fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80073fe:	4798      	blx	r3
 8007400:	3601      	adds	r6, #1
 8007402:	e7f2      	b.n	80073ea <__libc_init_array+0x1e>
 8007404:	08008f1c 	.word	0x08008f1c
 8007408:	08008f1c 	.word	0x08008f1c
 800740c:	08008f1c 	.word	0x08008f1c
 8007410:	08008f20 	.word	0x08008f20

08007414 <_init>:
 8007414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007416:	bf00      	nop
 8007418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800741a:	bc08      	pop	{r3}
 800741c:	469e      	mov	lr, r3
 800741e:	4770      	bx	lr

08007420 <_fini>:
 8007420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007422:	bf00      	nop
 8007424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007426:	bc08      	pop	{r3}
 8007428:	469e      	mov	lr, r3
 800742a:	4770      	bx	lr
