// Seed: 1618674075
module module_0 (
    input supply0 id_0
    , id_27,
    input tri1 id_1,
    input uwire id_2,
    input wire id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri id_11,
    input wire id_12,
    input tri id_13,
    input supply1 id_14,
    input wand id_15,
    output wor id_16,
    output wor id_17,
    output wire id_18,
    output wand id_19,
    input wor id_20,
    input tri1 id_21,
    output tri1 id_22,
    input wor id_23,
    output tri id_24,
    output wand id_25
);
  logic [-1  +  -1 : -1] id_28;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output supply0 id_4,
    output wand id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    output wor id_9
    , id_13,
    input supply0 id_10,
    input tri0 id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_11,
      id_5,
      id_8,
      id_6,
      id_8,
      id_11,
      id_2,
      id_10,
      id_3,
      id_2,
      id_3,
      id_11,
      id_2,
      id_1,
      id_1,
      id_4,
      id_1,
      id_0,
      id_8,
      id_9,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_16 = 0;
  logic id_15;
endmodule
