Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 15 17:22:34 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.310        0.000                      0                40735        0.025        0.000                      0                40704        3.000        0.000                       0                 13425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk100_zed                       {0.000 5.000}      10.000          100.000         
  clk_100_design_2_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
  clk_25_design_2_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clk_50_design_2_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_2_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
clk_fpga_0                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100_zed                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_design_2_clk_wiz_0_0         2.310        0.000                      0                39490        0.025        0.000                      0                39490        3.750        0.000                       0                 12829  
  clk_25_design_2_clk_wiz_0_0         33.188        0.000                      0                  801        0.118        0.000                      0                  801       19.020        0.000                       0                   424  
  clk_50_design_2_clk_wiz_0_0         14.540        0.000                      0                  413        0.102        0.000                      0                  413        9.020        0.000                       0                   168  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_design_2_clk_wiz_0_0   clk_100_design_2_clk_wiz_0_0        3.052        0.000                      0                  133        0.192        0.000                      0                  123  
clk_100_design_2_clk_wiz_0_0  clk_25_design_2_clk_wiz_0_0         8.673        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100_zed
  To Clock:  clk100_zed

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_zed
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_zed }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_2_clk_wiz_0_0
  To Clock:  clk_100_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.934ns (12.804%)  route 6.360ns (87.196%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.760     4.958    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/areset
    SLICE_X49Y80         LUT4 (Prop_lut4_I2_O)        0.152     5.110 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_6__3/O
                         net (fo=3, routed)           0.600     5.710    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset_reg[3]_1
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.326     6.036 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[1]_i_1__2/O
                         net (fo=1, routed)           0.000     6.036    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_12
    SLICE_X48Y81         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.470     7.850    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X48Y81         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]/C
                         clock pessimism              0.539     8.389    
                         clock uncertainty           -0.074     8.315    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)        0.031     8.346    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 1.640ns (24.110%)  route 5.162ns (75.890%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 7.896 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.834    -1.260    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.742 r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/Q
                         net (fo=14, routed)          1.232     0.489    design_2_i/incrust_0/U0/j_0_reg_171[0]
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.124     0.613 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry_i_8/O
                         net (fo=1, routed)           0.000     0.613    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry_i_8_n_1
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.145 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry_n_1
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__0_n_1
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__1_n_1
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.487 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__2/CO[3]
                         net (fo=3, routed)           1.620     3.108    design_2_i/incrust_0/U0/icmp_ln24_3_fu_249_p2
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.124     3.232 r  design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0_i_1/O
                         net (fo=4, routed)           2.310     5.542    design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0_i_1_n_1
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.516     7.896    design_2_i/incrust_0/U0/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0/CLKARDCLK
                         clock pessimism              0.539     8.436    
                         clock uncertainty           -0.074     8.361    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.918    design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.934ns (12.958%)  route 6.274ns (87.042%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 f  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.760     4.958    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/areset
    SLICE_X49Y80         LUT4 (Prop_lut4_I2_O)        0.152     5.110 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset[3]_i_6__3/O
                         net (fo=3, routed)           0.514     5.623    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset_reg[3]_1
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.326     5.949 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset[2]_i_1__3/O
                         net (fo=1, routed)           0.000     5.949    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo_n_11
    SLICE_X48Y81         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.470     7.850    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X48Y81         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]/C
                         clock pessimism              0.539     8.389    
                         clock uncertainty           -0.074     8.315    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)        0.032     8.347    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/read_offset_reg[2]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.456ns (6.859%)  route 6.193ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 7.853 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         6.193     5.390    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/areset
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.473     7.853    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/aclk
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.539     8.392    
                         clock uncertainty           -0.074     8.318    
    SLICE_X44Y82         FDSE (Setup_fdse_C_S)       -0.429     7.889    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.456ns (6.859%)  route 6.193ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 7.853 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         6.193     5.390    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/areset
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.473     7.853    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/aclk
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.539     8.392    
                         clock uncertainty           -0.074     8.318    
    SLICE_X44Y82         FDSE (Setup_fdse_C_S)       -0.429     7.889    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.456ns (6.859%)  route 6.193ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 7.853 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         6.193     5.390    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/areset
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.473     7.853    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/aclk
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.539     8.392    
                         clock uncertainty           -0.074     8.318    
    SLICE_X44Y82         FDSE (Setup_fdse_C_S)       -0.429     7.889    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.456ns (6.859%)  route 6.193ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 7.853 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         6.193     5.390    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/areset
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.473     7.853    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/aclk
    SLICE_X44Y82         FDSE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.539     8.392    
                         clock uncertainty           -0.074     8.318    
    SLICE_X44Y82         FDSE (Setup_fdse_C_S)       -0.429     7.889    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_active_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.456ns (6.905%)  route 6.148ns (93.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         6.148     5.346    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset
    SLICE_X58Y80         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_active_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.529     7.909    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X58Y80         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_active_reg/C
                         clock pessimism              0.539     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X58Y80         FDRE (Setup_fdre_C_R)       -0.524     7.850    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_active_reg
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.640ns (24.569%)  route 5.035ns (75.431%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.834    -1.260    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.742 r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/Q
                         net (fo=14, routed)          1.232     0.489    design_2_i/incrust_0/U0/j_0_reg_171[0]
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.124     0.613 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry_i_8/O
                         net (fo=1, routed)           0.000     0.613    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry_i_8_n_1
    SLICE_X51Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.145 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.145    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry_n_1
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.259 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.259    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__0_n_1
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.373 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__1_n_1
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.487 r  design_2_i/incrust_0/U0/xor_ln24_1_fu_254_p20_carry__2/CO[3]
                         net (fo=3, routed)           1.620     3.108    design_2_i/incrust_0/U0/icmp_ln24_3_fu_249_p2
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.124     3.232 r  design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0_i_1/O
                         net (fo=4, routed)           2.183     5.415    design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0_i_1_n_1
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.518     7.898    design_2_i/incrust_0/U0/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_2/CLKARDCLK
                         clock pessimism              0.539     8.438    
                         clock uncertainty           -0.074     8.363    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.920    design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_2
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.456ns (6.886%)  route 6.166ns (93.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 7.909 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.258ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.836    -1.258    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X49Y117        FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.802 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         6.166     5.364    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset
    SLICE_X57Y79         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.529     7.909    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X57Y79         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[5]/C
                         clock pessimism              0.539     8.448    
                         clock uncertainty           -0.074     8.374    
    SLICE_X57Y79         FDRE (Setup_fdre_C_R)       -0.429     7.945    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  2.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.081%)  route 0.150ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.661    -0.539    design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X55Y100        FDRE                                         r  design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][5]/Q
                         net (fo=1, routed)           0.150    -0.262    design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIB1
    SLICE_X54Y99         RAMD32                                       r  design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.848    -0.858    design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X54Y99         RAMD32                                       r  design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
                         clock pessimism              0.500    -0.357    
    SLICE_X54Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071    -0.286    design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][73]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.418%)  route 0.175ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.561    -0.640    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y49         FDRE                                         r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[73]/Q
                         net (fo=1, routed)           0.175    -0.301    design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/s_sc_payld[72]
    SLICE_X47Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.827    -0.879    design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/aclk
    SLICE_X47Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][73]/C
                         clock pessimism              0.505    -0.373    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.047    -0.326    design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][73]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1096]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.347%)  route 0.245ns (65.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.576    -0.625    design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/aclk
    SLICE_X27Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1096]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i_reg[1096]/Q
                         net (fo=1, routed)           0.245    -0.252    design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIC1
    SLICE_X26Y45         RAMD32                                       r  design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.857    -0.849    design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
                         clock pessimism              0.505    -0.343    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061    -0.282    design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.103%)  route 0.166ns (52.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.561    -0.640    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y49         FDRE                                         r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.492 r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.166    -0.326    design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/s_sc_payld[77]
    SLICE_X41Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.827    -0.879    design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/aclk
    SLICE_X41Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                         clock pessimism              0.505    -0.373    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.017    -0.356    design_2_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.927%)  route 0.210ns (50.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.561    -0.640    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/Q
                         net (fo=2, routed)           0.210    -0.266    design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/s_axi_araddr[2]
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1063]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.221    design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1063]_i_1__3_n_1
    SLICE_X34Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.828    -0.878    design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X34Y50         FDRE                                         r  design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1063]/C
                         clock pessimism              0.505    -0.372    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120    -0.252    design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1063]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.444%)  route 0.218ns (59.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.554    -0.647    design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y54         FDRE                                         r  design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148    -0.499 r  design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.218    -0.281    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA1
    SLICE_X46Y53         RAMD32                                       r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.826    -0.880    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X46Y53         RAMD32                                       r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
                         clock pessimism              0.500    -0.379    
    SLICE_X46Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067    -0.312    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.522%)  route 0.243ns (65.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.555    -0.646    design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X52Y51         FDRE                                         r  design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.518 r  design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1071]/Q
                         net (fo=1, routed)           0.243    -0.275    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIB1
    SLICE_X42Y50         RAMD32                                       r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.827    -0.879    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y50         RAMD32                                       r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
                         clock pessimism              0.500    -0.378    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071    -0.307    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.966%)  route 0.238ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.555    -0.646    design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X52Y51         FDRE                                         r  design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.518 r  design_2_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.238    -0.280    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA1
    SLICE_X42Y50         RAMD32                                       r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.827    -0.879    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y50         RAMD32                                       r  design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
                         clock pessimism              0.500    -0.378    
    SLICE_X42Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066    -0.312    design_2_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/sect_addr_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.190ns (44.670%)  route 0.235ns (55.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.554    -0.647    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y62         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/sect_addr_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/sect_addr_buf_reg[26]/Q
                         net (fo=1, routed)           0.235    -0.270    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/sect_addr_buf_reg_n_1_[26]
    SLICE_X50Y60         LUT3 (Prop_lut3_I0_O)        0.049    -0.221 r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/araddr_tmp[26]
    SLICE_X50Y60         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.820    -0.886    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/ap_clk
    SLICE_X50Y60         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]/C
                         clock pessimism              0.500    -0.385    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.131    -0.254    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[26]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.578    -0.623    design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y28         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.056    -0.426    design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X30Y28         RAMD32                                       r  design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.844    -0.862    design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y28         RAMD32                                       r  design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.610    
    SLICE_X30Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.463    design_2_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y16     design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y16     design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y97     design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y97     design_2_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y34     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y43     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y43     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_2_clk_wiz_0_0
  To Clock:  clk_25_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.188ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.376ns (23.876%)  route 4.387ns (76.124%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 37.849 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.644     4.374    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.469    37.849    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.539    38.388    
                         clock uncertainty           -0.095    38.294    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.732    37.562    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 33.188    

Slack (MET) :             33.188ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.376ns (23.876%)  route 4.387ns (76.124%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 37.849 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.644     4.374    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.469    37.849    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.539    38.388    
                         clock uncertainty           -0.095    38.294    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.732    37.562    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 33.188    

Slack (MET) :             33.188ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.376ns (23.876%)  route 4.387ns (76.124%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 37.849 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.644     4.374    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.469    37.849    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.539    38.388    
                         clock uncertainty           -0.095    38.294    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.732    37.562    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 33.188    

Slack (MET) :             33.188ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.376ns (23.876%)  route 4.387ns (76.124%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 37.849 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.644     4.374    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.469    37.849    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y71         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.539    38.388    
                         clock uncertainty           -0.095    38.294    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.732    37.562    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 33.188    

Slack (MET) :             33.327ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.376ns (24.474%)  route 4.246ns (75.526%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 37.847 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.503     4.233    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.467    37.847    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.539    38.386    
                         clock uncertainty           -0.095    38.292    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    37.560    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 33.327    

Slack (MET) :             33.327ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.376ns (24.474%)  route 4.246ns (75.526%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 37.847 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.503     4.233    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.467    37.847    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.539    38.386    
                         clock uncertainty           -0.095    38.292    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    37.560    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 33.327    

Slack (MET) :             33.327ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.376ns (24.474%)  route 4.246ns (75.526%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 37.847 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.503     4.233    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.467    37.847    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.539    38.386    
                         clock uncertainty           -0.095    38.292    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    37.560    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 33.327    

Slack (MET) :             33.327ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.376ns (24.474%)  route 4.246ns (75.526%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 37.847 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.503     4.233    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.467    37.847    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y72         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.539    38.386    
                         clock uncertainty           -0.095    38.292    
    SLICE_X46Y72         FDRE (Setup_fdre_C_R)       -0.732    37.560    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 33.327    

Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.376ns (25.148%)  route 4.096ns (74.852%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 37.846 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.352     4.082    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y73         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.466    37.846    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y73         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.539    38.385    
                         clock uncertainty           -0.095    38.291    
    SLICE_X46Y73         FDRE (Setup_fdre_C_R)       -0.732    37.559    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.376ns (25.148%)  route 4.096ns (74.852%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 37.846 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.845    -0.026    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.150     0.124 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.934     2.057    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.351     2.408 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.965     3.373    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.357     3.730 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.352     4.082    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X46Y73         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    AA9                                               0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    40.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    34.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.289    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.380 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.466    37.846    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X46Y73         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.539    38.385    
                         clock uncertainty           -0.095    38.291    
    SLICE_X46Y73         FDRE (Setup_fdre_C_R)       -0.732    37.559    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 33.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.574    -0.627    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y64         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.419    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X54Y64         LUT5 (Prop_lut5_I1_O)        0.045    -0.374 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.374    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_1
    SLICE_X54Y64         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.842    -0.864    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X54Y64         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.250    -0.614    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.121    -0.493    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.568    -0.633    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.436    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X31Y71         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.834    -0.872    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.633    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.076    -0.557    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.563    -0.638    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.441    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.830    -0.876    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.238    -0.638    
    SLICE_X27Y73         FDRE (Hold_fdre_C_D)         0.076    -0.562    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.568    -0.633    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.436    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.833    -0.873    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.076    -0.557    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.548    -0.653    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.456    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X33Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.812    -0.894    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.241    -0.653    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.075    -0.578    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.562    -0.639    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X27Y75         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.442    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X27Y75         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.829    -0.877    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X27Y75         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.238    -0.639    
    SLICE_X27Y75         FDRE (Hold_fdre_C_D)         0.075    -0.564    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.548    -0.653    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y76         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.456    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X33Y76         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.812    -0.894    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X33Y76         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.241    -0.653    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.075    -0.578    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.568    -0.633    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.436    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X31Y71         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.834    -0.872    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.239    -0.633    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.075    -0.558    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.563    -0.638    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.441    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.830    -0.876    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.638    
    SLICE_X27Y73         FDRE (Hold_fdre_C_D)         0.075    -0.563    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.568    -0.633    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.436    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.833    -0.873    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.075    -0.558    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y30     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_2_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y72     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y65     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y65     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y70     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y70     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y74     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y65     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X54Y65     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y71     design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_2_clk_wiz_0_0
  To Clock:  clk_50_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.540ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 0.994ns (20.146%)  route 3.940ns (79.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 18.035 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.851     2.445    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.597 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1/O
                         net (fo=28, routed)          1.076     3.674    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1
    SLICE_X4Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.654    18.035    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X4Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]/C
                         clock pessimism              0.640    18.675    
                         clock uncertainty           -0.084    18.591    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.377    18.214    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         18.214    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                 14.540    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.994ns (20.742%)  route 3.798ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 18.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.690     2.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.436 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.096     3.532    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.650    18.031    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[10]/C
                         clock pessimism              0.640    18.671    
                         clock uncertainty           -0.084    18.587    
    SLICE_X5Y35          FDSE (Setup_fdse_C_CE)      -0.413    18.174    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.994ns (20.742%)  route 3.798ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 18.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.690     2.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.436 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.096     3.532    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.650    18.031    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[15]/C
                         clock pessimism              0.640    18.671    
                         clock uncertainty           -0.084    18.587    
    SLICE_X5Y35          FDSE (Setup_fdse_C_CE)      -0.413    18.174    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.994ns (20.742%)  route 3.798ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 18.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.690     2.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.436 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.096     3.532    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.650    18.031    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[16]/C
                         clock pessimism              0.640    18.671    
                         clock uncertainty           -0.084    18.587    
    SLICE_X5Y35          FDSE (Setup_fdse_C_CE)      -0.413    18.174    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.994ns (20.742%)  route 3.798ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 18.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.690     2.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.436 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.096     3.532    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.650    18.031    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[17]/C
                         clock pessimism              0.640    18.671    
                         clock uncertainty           -0.084    18.587    
    SLICE_X5Y35          FDSE (Setup_fdse_C_CE)      -0.413    18.174    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.994ns (20.742%)  route 3.798ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 18.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.690     2.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.436 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.096     3.532    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.650    18.031    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[18]/C
                         clock pessimism              0.640    18.671    
                         clock uncertainty           -0.084    18.587    
    SLICE_X5Y35          FDSE (Setup_fdse_C_CE)      -0.413    18.174    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.994ns (20.742%)  route 3.798ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 18.031 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.690     2.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.436 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.096     3.532    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.650    18.031    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y35          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[9]/C
                         clock pessimism              0.640    18.671    
                         clock uncertainty           -0.084    18.587    
    SLICE_X5Y35          FDSE (Setup_fdse_C_CE)      -0.413    18.174    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.994ns (20.562%)  route 3.840ns (79.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 18.037 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.851     2.445    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.597 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1/O
                         net (fo=28, routed)          0.977     3.574    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.656    18.037    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[14]/C
                         clock pessimism              0.679    18.716    
                         clock uncertainty           -0.084    18.632    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.413    18.219    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.219    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.994ns (20.562%)  route 3.840ns (79.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 18.037 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.851     2.445    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.597 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1/O
                         net (fo=28, routed)          0.977     3.574    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.656    18.037    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[15]/C
                         clock pessimism              0.679    18.716    
                         clock uncertainty           -0.084    18.632    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.413    18.219    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.219    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.994ns (20.562%)  route 3.840ns (79.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 18.037 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.260ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.834    -1.260    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X1Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.841 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           1.024     0.183    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.299     0.482 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.989     1.470    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     1.594 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.851     2.445    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.152     2.597 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1/O
                         net (fo=28, routed)          0.977     3.574    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.289    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.380 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.656    18.037    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[16]/C
                         clock pessimism              0.679    18.716    
                         clock uncertainty           -0.084    18.632    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.413    18.219    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         18.219    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                 14.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.619    -0.582    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y36          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDSE (Prop_fdse_C_Q)         0.141    -0.441 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[10]/Q
                         net (fo=1, routed)           0.113    -0.328    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[10]
    SLICE_X4Y35          SRL16E                                       r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.887    -0.819    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X4Y35          SRL16E                                       r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
                         clock pessimism              0.272    -0.547    
    SLICE_X4Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.430    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.619    -0.582    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y36          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDSE (Prop_fdse_C_Q)         0.141    -0.441 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[19]/Q
                         net (fo=1, routed)           0.113    -0.328    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[19]
    SLICE_X4Y35          SRL16E                                       r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.887    -0.819    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X4Y35          SRL16E                                       r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
                         clock pessimism              0.272    -0.547    
    SLICE_X4Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.432    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.023%)  route 0.109ns (36.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.622    -0.579    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[24]/Q
                         net (fo=1, routed)           0.109    -0.329    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[24]
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.045    -0.284 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[25]_i_1_n_1
    SLICE_X4Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.891    -0.815    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X4Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/C
                         clock pessimism              0.272    -0.543    
    SLICE_X4Y40          FDSE (Hold_fdse_C_D)         0.121    -0.422    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.623    -0.578    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[17]/Q
                         net (fo=1, routed)           0.089    -0.348    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg_n_1_[17]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.045    -0.303 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/p_2_in[18]
    SLICE_X2Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.893    -0.813    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[18]/C
                         clock pessimism              0.248    -0.565    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.121    -0.444    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.622    -0.579    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y42          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.438 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/Q
                         net (fo=6, routed)           0.099    -0.339    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.294    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[0]_i_1_n_1
    SLICE_X4Y42          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.891    -0.815    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X4Y42          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]/C
                         clock pessimism              0.249    -0.566    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.120    -0.446    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.622    -0.579    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[27]/Q
                         net (fo=1, routed)           0.085    -0.366    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[27]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.101    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[28]_i_1_n_1
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.892    -0.814    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[28]/C
                         clock pessimism              0.235    -0.579    
    SLICE_X3Y40          FDSE (Hold_fdse_C_D)         0.107    -0.472    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.621    -0.580    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y39          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.367    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[2]
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.101    -0.266 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[3]_i_1_n_1
    SLICE_X5Y39          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.890    -0.816    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y39          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]/C
                         clock pessimism              0.236    -0.580    
    SLICE_X5Y39          FDSE (Hold_fdse_C_D)         0.107    -0.473    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.636%)  route 0.118ns (32.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.622    -0.579    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X2Y42          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.148    -0.431 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.118    -0.313    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg_n_1_[19]
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.098    -0.215 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/p_2_in[20]
    SLICE_X4Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.891    -0.815    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X4Y41          FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]/C
                         clock pessimism              0.272    -0.543    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.120    -0.423    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.621    -0.580    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y39          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDSE (Prop_fdse_C_Q)         0.128    -0.452 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.366    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[4]
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.102    -0.264 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[5]_i_1_n_1
    SLICE_X5Y39          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.890    -0.816    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X5Y39          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]/C
                         clock pessimism              0.236    -0.580    
    SLICE_X5Y39          FDSE (Hold_fdse_C_D)         0.107    -0.473    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.622    -0.579    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[8]/Q
                         net (fo=1, routed)           0.086    -0.365    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[8]
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.102    -0.263 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[9]_i_1_n_1
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.892    -0.814    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X3Y40          FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[9]/C
                         clock pessimism              0.235    -0.579    
    SLICE_X3Y40          FDSE (Hold_fdse_C_D)         0.107    -0.472    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_2_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X4Y35      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y42      design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_2_clk_wiz_0_0
  To Clock:  clk_100_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.122ns (19.184%)  route 4.727ns (80.816%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 8.034 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.682     4.459    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X48Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.654     8.034    design_2_i/incrust_0/U0/ap_clk
    SLICE_X48Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[8]/C
                         clock pessimism              0.352     8.386    
                         clock uncertainty           -0.215     8.171    
    SLICE_X48Y103        FDRE (Setup_fdre_C_R)       -0.660     7.511    design_2_i/incrust_0/U0/j_0_reg_171_reg[8]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.122ns (19.184%)  route 4.727ns (80.816%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 8.034 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.682     4.459    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X48Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.654     8.034    design_2_i/incrust_0/U0/ap_clk
    SLICE_X48Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[9]/C
                         clock pessimism              0.352     8.386    
                         clock uncertainty           -0.215     8.171    
    SLICE_X48Y103        FDRE (Setup_fdre_C_R)       -0.660     7.511    design_2_i/incrust_0/U0/j_0_reg_171_reg[9]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.122ns (19.722%)  route 4.567ns (80.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.522     4.300    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.755     7.405    design_2_i/incrust_0/U0/j_0_reg_171_reg[0]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.122ns (19.722%)  route 4.567ns (80.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.522     4.300    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[1]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.755     7.405    design_2_i/incrust_0/U0/j_0_reg_171_reg[1]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.122ns (19.722%)  route 4.567ns (80.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.522     4.300    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[2]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.755     7.405    design_2_i/incrust_0/U0/j_0_reg_171_reg[2]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.122ns (19.722%)  route 4.567ns (80.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.522     4.300    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[3]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.755     7.405    design_2_i/incrust_0/U0/j_0_reg_171_reg[3]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.122ns (19.722%)  route 4.567ns (80.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.522     4.300    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[6]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.755     7.405    design_2_i/incrust_0/U0/j_0_reg_171_reg[6]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.122ns (19.722%)  route 4.567ns (80.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.522     4.300    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[7]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X50Y103        FDRE (Setup_fdre_C_R)       -0.755     7.405    design_2_i/incrust_0/U0/j_0_reg_171_reg[7]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.122ns (19.734%)  route 4.564ns (80.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.519     4.296    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X51Y104        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X51Y104        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[4]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X51Y104        FDRE (Setup_fdre_C_R)       -0.660     7.500    design_2_i/incrust_0/U0/j_0_reg_171_reg[4]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.122ns (19.734%)  route 4.564ns (80.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 8.023 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -5.050 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -3.195    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.705    -1.389    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518    -0.871 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.393     0.521    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.124     0.645 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.007     1.652    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.117     1.769 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.645     3.414    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X50Y106        LUT5 (Prop_lut5_I0_O)        0.363     3.777 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.519     4.296    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X51Y104        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       1.643     8.023    design_2_i/incrust_0/U0/ap_clk
    SLICE_X51Y104        FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[5]/C
                         clock pessimism              0.352     8.375    
                         clock uncertainty           -0.215     8.160    
    SLICE_X51Y104        FDRE (Setup_fdre_C_R)       -0.660     7.500    design_2_i/incrust_0/U0/j_0_reg_171_reg[5]
  -------------------------------------------------------------------
                         required time                          7.500    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.374%)  route 0.583ns (73.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.583     0.119    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.164 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_1
    SLICE_X49Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.817    -0.889    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X49Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.554    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.091    -0.029    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.538%)  route 0.609ns (74.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.609     0.145    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.045     0.190 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.190    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_1
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.817    -0.889    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.554    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091    -0.029    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.059%)  route 0.697ns (76.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.697     0.233    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X46Y68         LUT5 (Prop_lut5_I0_O)        0.045     0.278 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     0.278    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_1
    SLICE_X46Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.817    -0.889    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X46Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.554    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120     0.000    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.084%)  route 0.696ns (76.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.696     0.232    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X47Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.277 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.277    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_1
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.817    -0.889    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.554    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.092    -0.028    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.059%)  route 0.697ns (76.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.697     0.233    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X47Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.278 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_1
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.817    -0.889    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.554    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.092    -0.028    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.984%)  route 0.787ns (79.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.787     0.322    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.367 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_11
    SLICE_X37Y72         FDSE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.813    -0.893    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X37Y72         FDSE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.554    -0.338    
                         clock uncertainty            0.215    -0.124    
    SLICE_X37Y72         FDSE (Hold_fdse_C_D)         0.092    -0.032    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.254ns (24.705%)  route 0.774ns (75.295%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.570     0.105    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.150 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.204     0.354    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X36Y74         LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X36Y74         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.810    -0.896    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X36Y74         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.554    -0.341    
                         clock uncertainty            0.215    -0.127    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.120    -0.007    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.254ns (24.490%)  route 0.783ns (75.510%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.570     0.105    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.150 f  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.213     0.363    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.045     0.408 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.408    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X38Y73         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.811    -0.895    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X38Y73         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.554    -0.340    
                         clock uncertainty            0.215    -0.126    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.121    -0.005    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.576%)  route 0.807ns (79.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.807     0.342    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X47Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.387 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.387    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_1
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.817    -0.889    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X47Y68         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.554    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.092    -0.028    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.254ns (24.443%)  route 0.785ns (75.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.744 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.226    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.572    -0.629    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y67         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.570     0.105    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.150 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.215     0.365    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X38Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.410 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.410    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X38Y73         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12829, routed)       0.811    -0.895    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X38Y73         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.554    -0.340    
                         clock uncertainty            0.215    -0.126    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.120    -0.006    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_2_clk_wiz_0_0
  To Clock:  clk_25_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.673ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.567%)  route 0.640ns (60.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.640     1.059    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.685ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.966%)  route 0.629ns (60.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.629     1.048    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.685    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.012%)  route 0.603ns (58.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.603     1.022    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X31Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.446%)  route 0.617ns (59.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.617     1.036    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X30Y76         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X32Y74         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.705%)  route 0.586ns (58.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.586     1.005    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X30Y75         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y75         FDRE (Setup_fdre_C_D)       -0.219     9.781    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.126ns  (logic 0.456ns (40.481%)  route 0.670ns (59.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.670     1.126    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X27Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y72         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.221%)  route 0.474ns (49.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.474     0.952    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X33Y76         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.879%)  route 0.659ns (59.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.659     1.115    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X28Y72         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.053%)  route 0.655ns (58.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.655     1.111    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X27Y73         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  8.796    





