

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Tue Jul 14 13:29:09 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         3|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    198|
|Register         |        -|      -|     104|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     104|    246|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_130_p2                          |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_flag00001001       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                     |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_124_p2                     |   icmp   |      0|  0|   3|           5|           6|
    |last_assign_fu_136_p2                  |   icmp   |      0|  0|   2|           5|           4|
    |output_AX_ALG_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  48|          32|          28|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |k_reg_113                        |   9|          2|    5|         10|
    |output_AX_ALG_TDATA_blk_n        |   9|          2|    1|          2|
    |output_AX_ALG_data_V_1_data_out  |   9|          2|   32|         64|
    |output_AX_ALG_data_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_dest_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_id_V_1_state       |  15|          3|    2|          6|
    |output_AX_ALG_keep_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_last_V_1_data_out  |   9|          2|    1|          2|
    |output_AX_ALG_last_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_strb_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_user_V_1_state     |  15|          3|    2|          6|
    |y_V_blk_n                        |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 198|         41|   58|        132|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_142  |   1|   0|    1|          0|
    |exitcond_reg_142                   |   1|   0|    1|          0|
    |k_reg_113                          |   5|   0|    5|          0|
    |last_assign_reg_151                |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_payload_A   |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_payload_B   |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_sel_rd      |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_sel_wr      |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_state       |   2|   0|    2|          0|
    |output_AX_ALG_dest_V_1_sel_rd      |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_state       |   2|   0|    2|          0|
    |output_AX_ALG_id_V_1_sel_rd        |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_state         |   2|   0|    2|          0|
    |output_AX_ALG_keep_V_1_sel_rd      |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_state       |   2|   0|    2|          0|
    |output_AX_ALG_last_V_1_payload_A   |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_payload_B   |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_rd      |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_wr      |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_state       |   2|   0|    2|          0|
    |output_AX_ALG_strb_V_1_sel_rd      |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_state       |   2|   0|    2|          0|
    |output_AX_ALG_user_V_1_sel_rd      |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_state       |   2|   0|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 104|   0|  104|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      Loop_2_proc     | return value |
|y_V_dout              |  in |   32|   ap_fifo  |          y_V         |    pointer   |
|y_V_empty_n           |  in |    1|   ap_fifo  |          y_V         |    pointer   |
|y_V_read              | out |    1|   ap_fifo  |          y_V         |    pointer   |
|output_AX_ALG_TDATA   | out |   32|    axis    | output_AX_ALG_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|    axis    | output_AX_ALG_data_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|    axis    | output_AX_ALG_data_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|    axis    | output_AX_ALG_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|    axis    | output_AX_ALG_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|    axis    | output_AX_ALG_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|    axis    | output_AX_ALG_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|    axis    |  output_AX_ALG_id_V  |    pointer   |
|output_AX_ALG_TDEST   | out |    5|    axis    | output_AX_ALG_dest_V |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (9)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i5* %output_AX_ALG_dest_V, i5* %output_AX_ALG_id_V, i1* %output_AX_ALG_last_V, i4* %output_AX_ALG_user_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_keep_V, i32* %output_AX_ALG_data_V, [5 x i8]* @p_str8, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

ST_1: StgValue_7 (10)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str99, [1 x i8]* @p_str100)

ST_1: StgValue_8 (11)  [1/1] 1.77ns
newFuncRoot:2  br label %.preheader


 <State 2>: 5.38ns
ST_2: k (13)  [1/1] 0.00ns
.preheader:0  %k = phi i5 [ %k_1, %0 ], [ 0, %newFuncRoot ]

ST_2: exitcond (14)  [1/1] 3.31ns  loc: axi_algorithm.cpp:117
.preheader:1  %exitcond = icmp eq i5 %k, -16

ST_2: k_1 (15)  [1/1] 2.66ns  loc: axi_algorithm.cpp:117
.preheader:2  %k_1 = add i5 %k, 1

ST_2: StgValue_12 (16)  [1/1] 0.00ns  loc: axi_algorithm.cpp:117
.preheader:3  br i1 %exitcond, label %.exitStub, label %0

ST_2: last_assign (21)  [1/1] 3.31ns  loc: axi_algorithm.cpp:120
:3  %last_assign = icmp eq i5 %k, 15


 <State 3>: 2.32ns
ST_3: p_Val2_s (22)  [1/1] 2.32ns  loc: ./axi_algorithm.h:177->axi_algorithm.cpp:120
:4  %p_Val2_s = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %y_V)

ST_3: StgValue_15 (23)  [2/2] 0.00ns  loc: axi_algorithm.cpp:120
:5  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %output_AX_ALG_dest_V, i5* %output_AX_ALG_id_V, i1* %output_AX_ALG_last_V, i4* %output_AX_ALG_user_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_keep_V, i32* %output_AX_ALG_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %p_Val2_s)


 <State 4>: 0.00ns
ST_4: empty (18)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: tmp (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_4: StgValue_18 (20)  [1/1] 0.00ns  loc: axi_algorithm.cpp:119
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_4: StgValue_19 (23)  [1/2] 0.00ns  loc: axi_algorithm.cpp:120
:5  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %output_AX_ALG_dest_V, i5* %output_AX_ALG_id_V, i1* %output_AX_ALG_last_V, i4* %output_AX_ALG_user_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_keep_V, i32* %output_AX_ALG_data_V, i5 0, i5 0, i1 %last_assign, i4 0, i4 -1, i4 -1, i32 %p_Val2_s)

ST_4: empty_59 (24)  [1/1] 0.00ns  loc: axi_algorithm.cpp:121
:6  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

ST_4: StgValue_21 (25)  [1/1] 0.00ns  loc: axi_algorithm.cpp:117
:7  br label %.preheader


 <State 5>: 0.00ns
ST_5: StgValue_22 (27)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specinterface    ) [ 000000]
StgValue_7  (specinterface    ) [ 000000]
StgValue_8  (br               ) [ 011110]
k           (phi              ) [ 001000]
exitcond    (icmp             ) [ 001110]
k_1         (add              ) [ 011110]
StgValue_12 (br               ) [ 000000]
last_assign (icmp             ) [ 001110]
p_Val2_s    (read             ) [ 001010]
empty       (speclooptripcount) [ 000000]
tmp         (specregionbegin  ) [ 000000]
StgValue_18 (specpipeline     ) [ 000000]
StgValue_19 (write            ) [ 000000]
empty_59    (specregionend    ) [ 000000]
StgValue_21 (br               ) [ 011110]
StgValue_22 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_AX_ALG_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_AX_ALG_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_AX_ALG_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_AX_ALG_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_AX_ALG_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_AX_ALG_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_AX_ALG_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_Val2_s_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="0" index="4" bw="4" slack="0"/>
<pin id="88" dir="0" index="5" bw="4" slack="0"/>
<pin id="89" dir="0" index="6" bw="4" slack="0"/>
<pin id="90" dir="0" index="7" bw="32" slack="0"/>
<pin id="91" dir="0" index="8" bw="1" slack="0"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="1"/>
<pin id="94" dir="0" index="11" bw="1" slack="0"/>
<pin id="95" dir="0" index="12" bw="1" slack="0"/>
<pin id="96" dir="0" index="13" bw="1" slack="0"/>
<pin id="97" dir="0" index="14" bw="32" slack="0"/>
<pin id="98" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="k_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="1"/>
<pin id="115" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="k_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="last_assign_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="exitcond_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="146" class="1005" name="k_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="last_assign_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_Val2_s_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="82" pin=11"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="82" pin=12"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="82" pin=13"/></net>

<net id="112"><net_src comp="76" pin="2"/><net_sink comp="82" pin=14"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="117" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="117" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="117" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="124" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="130" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="154"><net_src comp="136" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="82" pin=10"/></net>

<net id="159"><net_src comp="76" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="82" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_AX_ALG_data_V | {4 }
	Port: output_AX_ALG_keep_V | {4 }
	Port: output_AX_ALG_strb_V | {4 }
	Port: output_AX_ALG_user_V | {4 }
	Port: output_AX_ALG_last_V | {4 }
	Port: output_AX_ALG_id_V | {4 }
	Port: output_AX_ALG_dest_V | {4 }
 - Input state : 
	Port: Loop_2_proc : y_V | {3 }
	Port: Loop_2_proc : output_AX_ALG_data_V | {}
	Port: Loop_2_proc : output_AX_ALG_keep_V | {}
	Port: Loop_2_proc : output_AX_ALG_strb_V | {}
	Port: Loop_2_proc : output_AX_ALG_user_V | {}
	Port: Loop_2_proc : output_AX_ALG_last_V | {}
	Port: Loop_2_proc : output_AX_ALG_id_V | {}
	Port: Loop_2_proc : output_AX_ALG_dest_V | {}
  - Chain level:
	State 1
	State 2
		exitcond : 1
		k_1 : 1
		StgValue_12 : 2
		last_assign : 1
	State 3
	State 4
		empty_59 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      k_1_fu_130     |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond_fu_124   |    0    |    2    |
|          |  last_assign_fu_136 |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   | p_Val2_s_read_fu_76 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_82   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    19   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  exitcond_reg_142 |    1   |
|    k_1_reg_146    |    5   |
|     k_reg_113     |    5   |
|last_assign_reg_151|    1   |
|  p_Val2_s_reg_156 |   32   |
+-------------------+--------+
|       Total       |   44   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p14 |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   19   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   44   |   28   |
+-----------+--------+--------+--------+
