// Seed: 1515981003
module module_0 (
    output logic id_0
);
  always id_0 <= -1;
  assign id_0 = -1;
  wire id_2;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wor id_2,
    input wand void id_3,
    id_10,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output supply0 id_8
);
  wire id_11, id_12;
  wire id_13;
  always id_1 <= 1;
  module_0 modCall_1 (id_1);
  wire id_14;
endmodule
module module_2;
  assign id_1 = 1 !== id_1;
  always_latch id_2 = 1;
  assign id_1 = id_1;
  assign module_3.id_11 = 0;
  final @(posedge id_2) id_1 = id_1;
  assign id_1 = 1'd0 ==? 1'b0;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_12 = -1'b0 == -1;
  always id_2 <= {id_4{id_9}};
  assign id_4 = $realtime;
  always id_7 = id_11;
  assign id_1 = id_10;
  module_2 modCall_1 ();
  wire id_13;
  bit  id_14;
  assign id_13 = id_12;
  assign id_11 = -1'h0 - id_10;
  id_15 :
  assert property (@(id_14) id_2);
  wire id_16;
  assign id_12 = id_6;
  final $display;
endmodule
