Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/effects_pack.vhd" in Library work.
Architecture effects_pack of Entity effects_pack is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/column.vhd" in Library work.
Architecture behavioral of Entity stlpec is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd" in Library work.
Architecture behavioral of Entity cnt is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/ROM.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen_config.vhd" in Library work.
Architecture clkgen_cfg of Entity clkgen_cfg is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/tlv_gp_ifc.vhd" in Library work.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" in Library work.
Architecture behavioral of Entity clkgen is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/fpga.vhd" in Library work.
Architecture arch_gp_ifc of Entity fpga is up to date.
Compiling vhdl file "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/fpga_inst.vhd" in Library work.
Architecture behavioral of Entity tlv_gp_ifc is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fpga> in library <work> (architecture <arch_gp_ifc>).

Analyzing hierarchy for entity <clkgen> in library <work> (architecture <BEHAVIORAL>) with generics.
	FREQ = "dcm_25mhz"
	GENIBUF = true

Analyzing hierarchy for entity <tlv_gp_ifc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).
WARNING:Xst:2094 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/FSM.vhd" line 36: Default value is ignored for signal <MOVE_IN_DIR>.

Analyzing hierarchy for entity <stlpec> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CNT> in library <work> (architecture <Behavioral>) with generics.
	n = 6
	stop = 48

Analyzing hierarchy for entity <CNT> in library <work> (architecture <Behavioral>) with generics.
	n = 4
	stop = 9

Analyzing hierarchy for entity <CNT> in library <work> (architecture <Behavioral>) with generics.
	n = 12
	stop = 3906

Analyzing hierarchy for entity <CNT> in library <work> (architecture <Behavioral>) with generics.
	n = 22
	stop = 4166667

Analyzing hierarchy for entity <CNT> in library <work> (architecture <Behavioral>) with generics.
	n = 5
	stop = 16

Analyzing hierarchy for entity <CNT> in library <work> (architecture <Behavioral>) with generics.
	n = 25
	stop = 25000000

Analyzing hierarchy for entity <MEMORY> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fpga> in library <work> (Architecture <arch_gp_ifc>).
Entity <fpga> analyzed. Unit <fpga> generated.

Analyzing generic Entity <clkgen> in library <work> (Architecture <BEHAVIORAL>).
	FREQ = "dcm_25mhz"
	GENIBUF = true
WARNING:Xst:2211 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 96: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 106: Instantiating black box module <IBUFG>.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:2211 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd" line 114: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  7" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  135.6339999999999861" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clkgen>.
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing Entity <tlv_gp_ifc> in library <work> (Architecture <behavioral>).
Entity <tlv_gp_ifc> analyzed. Unit <tlv_gp_ifc> generated.

Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
WARNING:Xst:2094 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/FSM.vhd" line 36: Default value is ignored for signal <MOVE_IN_DIR>.
WARNING:Xst:1610 - "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/FSM.vhd" line 206: Width mismatch. <COL_VECTOR> has a width of 8 bits but assigned expression is 128-bit wide.
Entity <fsm> analyzed. Unit <fsm> generated.

Analyzing Entity <stlpec> in library <work> (Architecture <behavioral>).
Entity <stlpec> analyzed. Unit <stlpec> generated.

Analyzing generic Entity <CNT.1> in library <work> (Architecture <Behavioral>).
	n = 6
	stop = 48
Entity <CNT.1> analyzed. Unit <CNT.1> generated.

Analyzing generic Entity <CNT.2> in library <work> (Architecture <Behavioral>).
	n = 4
	stop = 9
Entity <CNT.2> analyzed. Unit <CNT.2> generated.

Analyzing generic Entity <CNT.3> in library <work> (Architecture <Behavioral>).
	n = 12
	stop = 3906
Entity <CNT.3> analyzed. Unit <CNT.3> generated.

Analyzing generic Entity <CNT.4> in library <work> (Architecture <Behavioral>).
	n = 22
	stop = 4166667
Entity <CNT.4> analyzed. Unit <CNT.4> generated.

Analyzing generic Entity <CNT.5> in library <work> (Architecture <Behavioral>).
	n = 5
	stop = 16
Entity <CNT.5> analyzed. Unit <CNT.5> generated.

Analyzing generic Entity <CNT.6> in library <work> (Architecture <Behavioral>).
	n = 25
	stop = 25000000
Entity <CNT.6> analyzed. Unit <CNT.6> generated.

Analyzing Entity <MEMORY> in library <work> (Architecture <behavioral>).
Entity <MEMORY> analyzed. Unit <MEMORY> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <stlpec>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/column.vhd".
    Found 8-bit register for signal <STATE>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <stlpec> synthesized.


Synthesizing Unit <CNT_1>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd".
    Found 1-bit register for signal <cycle>.
    Found 6-bit up counter for signal <counter>.
    Found 6-bit comparator equal for signal <counter$cmp_eq0000> created at line 27.
    Found 6-bit comparator not equal for signal <cycle$cmp_ne0000> created at line 27.
    Found 6-bit register for signal <end_point>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CNT_1> synthesized.


Synthesizing Unit <CNT_2>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd".
    Found 1-bit register for signal <cycle>.
    Found 4-bit up counter for signal <counter>.
    Found 4-bit comparator equal for signal <counter$cmp_eq0000> created at line 27.
    Found 4-bit comparator not equal for signal <cycle$cmp_ne0000> created at line 27.
    Found 4-bit register for signal <end_point>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CNT_2> synthesized.


Synthesizing Unit <CNT_3>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd".
    Found 1-bit register for signal <cycle>.
    Found 12-bit up counter for signal <counter>.
    Found 12-bit comparator equal for signal <counter$cmp_eq0000> created at line 27.
    Found 12-bit comparator not equal for signal <cycle$cmp_ne0000> created at line 27.
    Found 12-bit register for signal <end_point>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CNT_3> synthesized.


Synthesizing Unit <CNT_4>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd".
    Found 1-bit register for signal <cycle>.
    Found 22-bit up counter for signal <counter>.
    Found 22-bit comparator equal for signal <counter$cmp_eq0000> created at line 27.
    Found 22-bit comparator not equal for signal <cycle$cmp_ne0000> created at line 27.
    Found 22-bit register for signal <end_point>.
    Summary:
	inferred   1 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CNT_4> synthesized.


Synthesizing Unit <CNT_5>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd".
    Found 1-bit register for signal <cycle>.
    Found 5-bit up counter for signal <counter>.
    Found 5-bit comparator equal for signal <counter$cmp_eq0000> created at line 27.
    Found 5-bit comparator not equal for signal <cycle$cmp_ne0000> created at line 27.
    Found 5-bit register for signal <end_point>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CNT_5> synthesized.


Synthesizing Unit <CNT_6>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd".
    Found 1-bit register for signal <cycle>.
    Found 25-bit up counter for signal <counter>.
    Found 25-bit comparator equal for signal <counter$cmp_eq0000> created at line 27.
    Found 25-bit comparator not equal for signal <cycle$cmp_ne0000> created at line 27.
    Found 25-bit register for signal <end_point>.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CNT_6> synthesized.


Synthesizing Unit <MEMORY>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/ROM.vhd".
    Found 64x8-bit ROM for signal <COL_VALUE>.
    Summary:
	inferred   1 ROM(s).
Unit <MEMORY> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd".
WARNING:Xst:1780 - Signal <CLK1X_BUF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <clkgen> synthesized.


Synthesizing Unit <fsm>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/FSM.vhd".
WARNING:Xst:1780 - Signal <STATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <MOVE_IN_DIR> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <INIT_STATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CNT_EN_REFRESH> is used but never assigned. This sourceless signal will be automatically connected to value 1.
    Found finite state machine <FSM_0> for signal <FSM_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit subtractor for signal <$sub0000> created at line 228.
    Found 1-bit register for signal <CNT_EN_TOSIDE>.
    Found 1-bit register for signal <CNT_EN_UP>.
    Found 1-bit register for signal <COL_RESET>.
    Found 4-bit adder carry out for signal <COL_VECTOR$addsub0000> created at line 206.
    Found 2-bit register for signal <DIRECTION>.
    Found 32-bit up counter for signal <DIS_COL>.
    Found 4-bit up counter for signal <DISPLAY_COL_POS>.
    Found 128-bit register for signal <DISPLAY_INIT>.
    Found 32-bit up counter for signal <IMAGE>.
    Found 32-bit register for signal <INDEX>.
    Found 32-bit adder for signal <INDEX$add0000> created at line 227.
    Found 1-bit register for signal <LOAD_FROM_MEMORY>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 166 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <fsm> synthesized.


Synthesizing Unit <tlv_gp_ifc>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/fpga_inst.vhd".
WARNING:Xst:1305 - Output <IRQ> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<30>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<25>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <KIN> is never assigned. Tied to value 0000.
WARNING:Xst:2563 - Inout <RD<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<31>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<26>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<32>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<27>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<33>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<28>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCKE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<34>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<29>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<35>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<40>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCLK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<41>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<36>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<42>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<37>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <ADIN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<43>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<38>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RWE> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<44>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<39>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<10>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<45>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ABCLK> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<11>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <LEDF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LRS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ADOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RDQM> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <LRW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <KOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RA> is never assigned. Tied to value 000000000000000.
WARNING:Xst:2563 - Inout <LD<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ALRCIN> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <LD<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <ALRCOUT> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<2>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SMCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <P3M<0>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <SPI_DI> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<1>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <AFBUS<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<5>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_DI_REQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <X<11>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<3>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <AFBUS<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<12>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<13>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<5>> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SPI_DO_VLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <AFBUS<8>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RRAS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <X<14>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <AFBUS<9>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<15>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <P3M<7>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <RCAS> is never assigned. Tied to value 0.
WARNING:Xst:2563 - Inout <RD<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <RD<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <X<24>> is never assigned. Tied to value Z.
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <AFBUS<11>>.
    Found 1-bit tristate buffer for signal <AFBUS<10>>.
    Found 1-bit tristate buffer for signal <AFBUS<9>>.
    Found 1-bit tristate buffer for signal <AFBUS<8>>.
    Found 1-bit tristate buffer for signal <AFBUS<7>>.
    Found 1-bit tristate buffer for signal <AFBUS<6>>.
    Found 1-bit tristate buffer for signal <AFBUS<5>>.
    Found 1-bit tristate buffer for signal <AFBUS<4>>.
    Found 1-bit tristate buffer for signal <AFBUS<3>>.
    Found 1-bit tristate buffer for signal <AFBUS<2>>.
    Found 1-bit tristate buffer for signal <AFBUS<1>>.
    Found 1-bit tristate buffer for signal <AFBUS<0>>.
    Found 1-bit tristate buffer for signal <P3M<7>>.
    Found 1-bit tristate buffer for signal <P3M<6>>.
    Found 1-bit tristate buffer for signal <P3M<5>>.
    Found 1-bit tristate buffer for signal <P3M<4>>.
    Found 1-bit tristate buffer for signal <P3M<3>>.
    Found 1-bit tristate buffer for signal <P3M<2>>.
    Found 1-bit tristate buffer for signal <P3M<1>>.
    Found 1-bit tristate buffer for signal <P3M<0>>.
    Found 1-bit tristate buffer for signal <LD<7>>.
    Found 1-bit tristate buffer for signal <LD<6>>.
    Found 1-bit tristate buffer for signal <LD<5>>.
    Found 1-bit tristate buffer for signal <LD<4>>.
    Found 1-bit tristate buffer for signal <LD<3>>.
    Found 1-bit tristate buffer for signal <LD<2>>.
    Found 1-bit tristate buffer for signal <LD<1>>.
    Found 1-bit tristate buffer for signal <LD<0>>.
    Found 1-bit tristate buffer for signal <X<45>>.
    Found 1-bit tristate buffer for signal <X<44>>.
    Found 1-bit tristate buffer for signal <X<43>>.
    Found 1-bit tristate buffer for signal <X<42>>.
    Found 1-bit tristate buffer for signal <X<41>>.
    Found 1-bit tristate buffer for signal <X<40>>.
    Found 1-bit tristate buffer for signal <X<39>>.
    Found 1-bit tristate buffer for signal <X<38>>.
    Found 1-bit tristate buffer for signal <X<37>>.
    Found 1-bit tristate buffer for signal <X<36>>.
    Found 1-bit tristate buffer for signal <X<35>>.
    Found 1-bit tristate buffer for signal <X<34>>.
    Found 1-bit tristate buffer for signal <X<33>>.
    Found 1-bit tristate buffer for signal <X<32>>.
    Found 1-bit tristate buffer for signal <X<31>>.
    Found 1-bit tristate buffer for signal <X<30>>.
    Found 1-bit tristate buffer for signal <X<29>>.
    Found 1-bit tristate buffer for signal <X<28>>.
    Found 1-bit tristate buffer for signal <X<27>>.
    Found 1-bit tristate buffer for signal <X<26>>.
    Found 1-bit tristate buffer for signal <X<25>>.
    Found 1-bit tristate buffer for signal <X<24>>.
    Found 1-bit tristate buffer for signal <X<15>>.
    Found 1-bit tristate buffer for signal <X<14>>.
    Found 1-bit tristate buffer for signal <X<13>>.
    Found 1-bit tristate buffer for signal <X<12>>.
    Found 1-bit tristate buffer for signal <X<11>>.
    Found 1-bit tristate buffer for signal <RD<7>>.
    Found 1-bit tristate buffer for signal <RD<6>>.
    Found 1-bit tristate buffer for signal <RD<5>>.
    Found 1-bit tristate buffer for signal <RD<4>>.
    Found 1-bit tristate buffer for signal <RD<3>>.
    Found 1-bit tristate buffer for signal <RD<2>>.
    Found 1-bit tristate buffer for signal <RD<1>>.
    Found 1-bit tristate buffer for signal <RD<0>>.
    Summary:
	inferred  63 Tristate(s).
Unit <tlv_gp_ifc> synthesized.


Synthesizing Unit <fpga>.
    Related source file is "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/fpga.vhd".
WARNING:Xst:1306 - Output <SPI_DI> is never assigned.
WARNING:Xst:647 - Input <SPI_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_FPGA_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPI_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ispi_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ispi_do_vld> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ispi_do> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ispi_di_req> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ispi_di> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ispi_cs> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <fpga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 29-bit subtractor                                     : 1
 32-bit adder                                          : 1
 4-bit adder carry out                                 : 1
# Counters                                             : 9
 12-bit up counter                                     : 1
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 162
 1-bit register                                        : 138
 12-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 1
 25-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 16
# Comparators                                          : 12
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 1
 22-bit comparator equal                               : 1
 22-bit comparator not equal                           : 1
 25-bit comparator equal                               : 1
 25-bit comparator not equal                           : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
# Tristates                                            : 63
 1-bit tristate buffer                                 : 63

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fpga_inst/FSM/FSM_STATE/FSM> on signal <FSM_STATE[1:6]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 reset      | 000001
 load_image | 000010
 right      | 000100
 left       | 001000
 top        | 010000
 animation  | 100000
------------------------
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_TOSIDE> is equivalent to the following 4 FFs/Latches, which will be removed : <end_point_1> <end_point_2> <end_point_3> <end_point_5> 
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_UP> is equivalent to the following 2 FFs/Latches, which will be removed : <end_point_1> <end_point_2> 
INFO:Xst:2261 - The FF/Latch <end_point_1> in Unit <CNT_REFRESH> is equivalent to the following 5 FFs/Latches, which will be removed : <end_point_2> <end_point_3> <end_point_4> <end_point_5> <end_point_7> 
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_REFRESH> is equivalent to the following 5 FFs/Latches, which will be removed : <end_point_6> <end_point_8> <end_point_9> <end_point_10> <end_point_11> 
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_POSCHANGE> is equivalent to the following 10 FFs/Latches, which will be removed : <end_point_2> <end_point_4> <end_point_5> <end_point_6> <end_point_7> <end_point_8> <end_point_9> <end_point_11> <end_point_13> <end_point_14> 
INFO:Xst:2261 - The FF/Latch <end_point_1> in Unit <CNT_POSCHANGE> is equivalent to the following 10 FFs/Latches, which will be removed : <end_point_3> <end_point_10> <end_point_12> <end_point_15> <end_point_16> <end_point_17> <end_point_18> <end_point_19> <end_point_20> <end_point_21> 
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_LOAD_ANIM> is equivalent to the following 3 FFs/Latches, which will be removed : <end_point_1> <end_point_2> <end_point_3> 
INFO:Xst:2261 - The FF/Latch <end_point_6> in Unit <CNT_ANIM> is equivalent to the following 7 FFs/Latches, which will be removed : <end_point_7> <end_point_8> <end_point_9> <end_point_10> <end_point_15> <end_point_17> <end_point_23> 
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_ANIM> is equivalent to the following 16 FFs/Latches, which will be removed : <end_point_1> <end_point_2> <end_point_3> <end_point_4> <end_point_5> <end_point_11> <end_point_12> <end_point_13> <end_point_14> <end_point_16> <end_point_18> <end_point_19> <end_point_20> <end_point_21> <end_point_22> <end_point_24> 
WARNING:Xst:1426 - The value init of the FF/Latch end_point_1 hinder the constant cleaning in the block CNT_REFRESH.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_6 hinder the constant cleaning in the block CNT_ANIM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_0 hinder the constant cleaning in the block CNT_POSCHANGE.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_4 hinder the constant cleaning in the block CNT_TOSIDE.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_0 hinder the constant cleaning in the block CNT_UP.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_4 hinder the constant cleaning in the block CNT_LOAD_ANIM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_TOSIDE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <end_point_3> has a constant value of 1 in block <CNT_UP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_REFRESH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <end_point_1> has a constant value of 1 in block <CNT_POSCHANGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_LOAD_ANIM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_ANIM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <INDEX_6> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_7> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_8> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_9> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_10> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_11> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_12> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_13> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_14> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_15> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_16> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_17> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_18> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_19> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_20> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_21> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_22> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_23> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_24> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_25> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_26> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_27> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_28> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_29> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_30> of sequential type is unconnected in block <FSM>.
WARNING:Xst:2677 - Node <INDEX_31> of sequential type is unconnected in block <FSM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 64x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 29-bit subtractor                                     : 1
 32-bit adder                                          : 1
 4-bit adder carry out                                 : 1
# Counters                                             : 9
 12-bit up counter                                     : 1
 22-bit up counter                                     : 1
 25-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 374
 Flip-Flops                                            : 374
# Comparators                                          : 12
 12-bit comparator equal                               : 1
 12-bit comparator not equal                           : 1
 22-bit comparator equal                               : 1
 22-bit comparator not equal                           : 1
 25-bit comparator equal                               : 1
 25-bit comparator not equal                           : 1
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch end_point_4 hinder the constant cleaning in the block CNT_1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_1> has a constant value of 1 in block <CNT_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_2> has a constant value of 1 in block <CNT_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_3> has a constant value of 1 in block <CNT_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_5> has a constant value of 1 in block <CNT_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_2 hinder the constant cleaning in the block CNT_2.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_1 hinder the constant cleaning in the block CNT_2.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_0 hinder the constant cleaning in the block CNT_2.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_3> has a constant value of 1 in block <CNT_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_7 hinder the constant cleaning in the block CNT_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_5 hinder the constant cleaning in the block CNT_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_4 hinder the constant cleaning in the block CNT_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_3 hinder the constant cleaning in the block CNT_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_2 hinder the constant cleaning in the block CNT_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_1 hinder the constant cleaning in the block CNT_3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_6> has a constant value of 1 in block <CNT_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_8> has a constant value of 1 in block <CNT_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_9> has a constant value of 1 in block <CNT_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_10> has a constant value of 1 in block <CNT_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_11> has a constant value of 1 in block <CNT_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_14 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_13 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_11 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_9 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_8 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_7 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_6 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_5 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_4 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_2 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_0 hinder the constant cleaning in the block CNT_4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_1> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_3> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_10> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_12> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_15> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_16> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_17> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_18> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_19> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_20> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_21> has a constant value of 1 in block <CNT_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_4 hinder the constant cleaning in the block CNT_5.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_0> has a constant value of 1 in block <CNT_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_1> has a constant value of 1 in block <CNT_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_2> has a constant value of 1 in block <CNT_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_3> has a constant value of 1 in block <CNT_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_23 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_17 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_15 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_10 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_9 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_8 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_7 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch end_point_6 hinder the constant cleaning in the block CNT_6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <end_point_24> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_22> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_21> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_20> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_19> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_18> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_16> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_14> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_13> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_12> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_11> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_5> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_4> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_3> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_2> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_1> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <end_point_0> has a constant value of 1 in block <CNT_6>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_2> is equivalent to the following 2 FFs/Latches, which will be removed : <end_point_1> <end_point_2> 
INFO:Xst:2261 - The FF/Latch <end_point_1> in Unit <CNT_3> is equivalent to the following 5 FFs/Latches, which will be removed : <end_point_2> <end_point_3> <end_point_4> <end_point_5> <end_point_7> 
INFO:Xst:2261 - The FF/Latch <end_point_0> in Unit <CNT_4> is equivalent to the following 10 FFs/Latches, which will be removed : <end_point_2> <end_point_4> <end_point_5> <end_point_6> <end_point_7> <end_point_8> <end_point_9> <end_point_11> <end_point_13> <end_point_14> 
INFO:Xst:2261 - The FF/Latch <end_point_6> in Unit <CNT_6> is equivalent to the following 7 FFs/Latches, which will be removed : <end_point_7> <end_point_8> <end_point_9> <end_point_10> <end_point_15> <end_point_17> <end_point_23> 
INFO:Xst:2261 - The FF/Latch <CNT_LOAD_ANIM/end_point_4> in Unit <fsm> is equivalent to the following FF/Latch, which will be removed : <CNT_ANIM/end_point_6> 
WARNING:Xst:2677 - Node <INDEX_6> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_7> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_8> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_9> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_10> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_11> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_12> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_13> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_14> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_15> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_16> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_17> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_18> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_19> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_20> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_21> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_22> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_23> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_24> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_25> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_26> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_27> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_28> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_29> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_30> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <INDEX_31> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_2> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_3> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_4> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_5> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_6> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_7> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_8> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_9> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_10> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_11> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_12> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_13> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_14> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_15> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_16> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_17> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_18> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_19> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_20> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_21> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_22> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_23> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_24> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_25> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_26> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_27> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_28> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_29> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_30> of sequential type is unconnected in block <fsm>.
WARNING:Xst:2677 - Node <IMAGE_31> of sequential type is unconnected in block <fsm>.

Optimizing unit <fpga> ...

Optimizing unit <stlpec> ...

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 117.
Optimizing block <fpga> to meet ratio 100 (+ 5) of 768 slices :
Area constraint is met for block <fpga>, final ratio is 103.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 397
 Flip-Flops                                            : 397

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga.ngr
Top Level Output File Name         : fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 124

Cell Usage :
# BELS                             : 1855
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 90
#      LUT2                        : 147
#      LUT2_D                      : 15
#      LUT2_L                      : 2
#      LUT3                        : 128
#      LUT3_D                      : 17
#      LUT3_L                      : 3
#      LUT4                        : 885
#      LUT4_D                      : 42
#      LUT4_L                      : 133
#      MUXCY                       : 166
#      MUXF5                       : 55
#      MUXF6                       : 7
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 397
#      FDE                         : 150
#      FDR                         : 9
#      FDRE                        : 107
#      FDRS                        : 1
#      FDS                         : 130
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 112
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 48
#      OBUFT                       : 62
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                      792  out of    768   103% (*) 
 Number of Slice Flip Flops:            397  out of   1536    25%  
 Number of 4 input LUTs:               1501  out of   1536    97%  
 Number of IOs:                         124
 Number of bonded IOBs:                 112  out of    124    90%  
 Number of GCLKs:                         1  out of      8    12%  
 Number of DCMs:                          1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
SMCLK                              | DCMclkgen/DCM_INST:CLKFX| 397   |
-----------------------------------+-------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 83.268ns (Maximum Frequency: 12.009MHz)
   Minimum input arrival time before clock: 4.647ns
   Maximum output required time after clock: 12.243ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SMCLK'
  Clock period: 83.268ns (frequency: 12.009MHz)
  Total number of paths / destination ports: 1984015 / 868
-------------------------------------------------------------------------
Delay:               23.315ns (Levels of Logic = 43)
  Source:            fpga_inst/FSM/DIS_COL_0 (FF)
  Destination:       fpga_inst/FSM/DISPLAY_INIT_68 (FF)
  Source Clock:      SMCLK rising 3.6X
  Destination Clock: SMCLK rising 3.6X

  Data Path: fpga_inst/FSM/DIS_COL_0 to fpga_inst/FSM/DISPLAY_INIT_68
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.720   1.576  fpga_inst/FSM/DIS_COL_0 (fpga_inst/FSM/DIS_COL_0)
     LUT1:I0->O            1   0.551   0.000  fpga_inst/FSM/Msub__sub0000_cy<0>_rt (fpga_inst/FSM/Msub__sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  fpga_inst/FSM/Msub__sub0000_cy<0> (fpga_inst/FSM/Msub__sub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<1> (fpga_inst/FSM/Msub__sub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<2> (fpga_inst/FSM/Msub__sub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<3> (fpga_inst/FSM/Msub__sub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<4> (fpga_inst/FSM/Msub__sub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<5> (fpga_inst/FSM/Msub__sub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<6> (fpga_inst/FSM/Msub__sub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<7> (fpga_inst/FSM/Msub__sub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<8> (fpga_inst/FSM/Msub__sub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<9> (fpga_inst/FSM/Msub__sub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<10> (fpga_inst/FSM/Msub__sub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<11> (fpga_inst/FSM/Msub__sub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<12> (fpga_inst/FSM/Msub__sub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<13> (fpga_inst/FSM/Msub__sub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<14> (fpga_inst/FSM/Msub__sub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<15> (fpga_inst/FSM/Msub__sub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<16> (fpga_inst/FSM/Msub__sub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<17> (fpga_inst/FSM/Msub__sub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/Msub__sub0000_cy<18> (fpga_inst/FSM/Msub__sub0000_cy<18>)
     XORCY:CI->O           1   0.904   1.140  fpga_inst/FSM/Msub__sub0000_xor<19> (fpga_inst/FSM/_sub0000<19>)
     LUT4:I0->O            1   0.551   0.000  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_lut<1> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_lut<1>)
     MUXCY:S->O            1   0.500   0.000  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<1> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<2> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<3> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<4> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<5> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<5>)
     MUXCY:CI->O          21   0.303   1.710  fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<6> (fpga_inst/FSM/DISPLAY_INIT_120_and00001_wg_cy<6>)
     LUT2_D:I1->O          8   0.551   1.109  fpga_inst/FSM/DISPLAY_INIT_0_cmp_eq000111 (fpga_inst/FSM/N72)
     LUT4:I3->O           20   0.551   1.740  fpga_inst/FSM/DISPLAY_INIT_20_cmp_eq00001 (fpga_inst/FSM/DISPLAY_INIT_20_cmp_eq0000)
     LUT2:I1->O            3   0.551   0.975  fpga_inst/FSM/DISPLAY_INIT_20_and00111 (fpga_inst/FSM/DISPLAY_INIT_20_and0011)
     LUT4:I2->O            1   0.551   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_lut<0> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<0> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<1> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<2> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<3> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<4> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<5> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<5>)
     MUXCY:CI->O           2   0.303   0.903  fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<6> (fpga_inst/FSM/DISPLAY_INIT_90_or000011_wg_cy<6>)
     LUT4:I3->O            2   0.551   0.903  fpga_inst/FSM/DISPLAY_INIT_64_or00001138 (fpga_inst/FSM/N48)
     LUT4_D:I3->O          1   0.551   0.827  fpga_inst/FSM/DISPLAY_INIT_50_or0000139 (fpga_inst/FSM/N43)
     LUT4_D:I3->O          7   0.551   1.261  fpga_inst/FSM/DISPLAY_INIT_40_mux0002383 (fpga_inst/FSM/N95)
     LUT2:I1->O            1   0.551   0.000  fpga_inst/FSM/DISPLAY_INIT_45_mux0002211 (fpga_inst/FSM/DISPLAY_INIT_45_mux000221)
     FDS:D                     0.203          fpga_inst/FSM/DISPLAY_INIT_45
    ----------------------------------------
    Total                     23.315ns (11.171ns logic, 12.144ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SMCLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            P3M<0> (PAD)
  Destination:       fpga_inst/FSM/FSM_STATE_FSM_FFd4 (FF)
  Destination Clock: SMCLK rising 3.6X

  Data Path: P3M<0> to fpga_inst/FSM/FSM_STATE_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.821   1.246  P3M_0_IOBUF (N38)
     LUT2:I0->O            6   0.551   1.003  reset1 (reset)
     FDR:R                     1.026          fpga_inst/FSM/FSM_STATE_FSM_FFd1
    ----------------------------------------
    Total                      4.647ns (2.398ns logic, 2.249ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SMCLK'
  Total number of paths / destination ports: 268 / 12
-------------------------------------------------------------------------
Offset:              12.243ns (Levels of Logic = 5)
  Source:            fpga_inst/FSM/DISPLAY_COL_POS_3 (FF)
  Destination:       X<20> (PAD)
  Source Clock:      SMCLK rising 3.6X

  Data Path: fpga_inst/FSM/DISPLAY_COL_POS_3 to X<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             66   0.720   2.387  fpga_inst/FSM/DISPLAY_COL_POS_3 (fpga_inst/FSM/DISPLAY_COL_POS_3)
     LUT3:I0->O            1   0.551   0.000  fpga_inst/FSM/COL_VECTOR<7>84_F (N99)
     MUXF5:I0->O           1   0.360   0.869  fpga_inst/FSM/COL_VECTOR<7>84 (fpga_inst/FSM/COL_VECTOR<7>84)
     LUT4:I2->O            1   0.551   0.000  fpga_inst/FSM/COL_VECTOR<7>277_G (N104)
     MUXF5:I1->O           1   0.360   0.801  fpga_inst/FSM/COL_VECTOR<7>277 (X_20_OBUF)
     OBUF:I->O                 5.644          X_20_OBUF (X<20>)
    ----------------------------------------
    Total                     12.243ns (8.186ns logic, 4.057ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 16.60 secs
 
--> 


Total memory usage is 628272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  293 (   0 filtered)
Number of infos    :   14 (   0 filtered)

