// Seed: 4117237563
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  tri0 id_6;
  if (id_6)
    task id_7;
      disable id_8;
    endtask
  else assign id_6 = 1;
  assign id_2 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch
    if (1'b0);
    else id_2[1] <= #1 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  wire id_6;
  tri1 id_7, id_8 = 1;
endmodule
