<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Modeling Run-Time Reconfiguration</AwardTitle>
<AwardEffectiveDate>08/15/2000</AwardEffectiveDate>
<AwardExpirationDate>07/31/2004</AwardExpirationDate>
<AwardTotalIntnAmount>299999.00</AwardTotalIntnAmount>
<AwardAmount>299999</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010300</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Pratibha Varma-Nelson</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Run-time reconfiguration (RTR) is a method of computing in which the hardware, usually field-programmable gate arrays (FPGAs), changes structure from one phase to the next of a computation.  It has applications in image processing, signal processing, encryption, networking, and other areas.  The research develops the necessary foundations to open up RTR to wider usage.&lt;br/&gt;&lt;br/&gt;The research addresses directions: (1) Development of a layered model of FPGAs suitable for broad exploration of RTR solution approaches, and porting of reconfiguration techniques developed by the investigators and others in the study of reconfigurable meshes to the RTR arena. (2) Design of fault tolerant RTR solutions in both an algorithm-specific context and in a general computational context. (3) Development of ``hardware operating system'' support for users to distance themselves from FPGA details.&lt;br/&gt;&lt;br/&gt;The research leads to benefits of less hardware, because of reuse of reconfigurable hardware, and faster computation, because of specialization to input. It develops a fundamental understanding of RTR, its power and&lt;br/&gt;limitations, and to establish a framework for using it efficiently.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/10/2000</MinAmdLetterDate>
<MaxAmdLetterDate>04/11/2002</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0073429</AwardID>
<Investigator>
<FirstName>Jerry</FirstName>
<LastName>Trahan</LastName>
<EmailAddress>jtrahan@lsu.edu</EmailAddress>
<StartDate>08/10/2000</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Suresh</FirstName>
<LastName>Rai</LastName>
<EmailAddress>suresh@ece.lsu.edu</EmailAddress>
<StartDate>08/10/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Ramachandran</FirstName>
<LastName>Vaidyanathan</LastName>
<EmailAddress>vaidy@lsu.edu</EmailAddress>
<StartDate>08/10/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Louisiana State University</Name>
<CityName>Baton Rouge</CityName>
<ZipCode>708032701</ZipCode>
<PhoneNumber>2255782760</PhoneNumber>
<StreetAddress>202 Himes Hall</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Louisiana</StateName>
<StateCode>LA</StateCode>
</Institution>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
