git clone --depth 1 --no-tags https://github.com/gzyon/1D-Computation-Structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302047228
git clone --depth 1 --no-tags https://github.com/armixz/3bit-truth-table.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292692706
git clone --depth 1 --no-tags https://github.com/hetsthr/SPAD_iTOF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296800642
git clone --depth 1 --no-tags https://github.com/valerieotero/RISC-Pipelined-CPU-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296683584
git clone --depth 1 --no-tags https://github.com/zkzhoufd/FID-SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294131538
git clone --depth 1 --no-tags https://github.com/cyberfantom2000/pcma_compensator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293568012
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-psmedinadi22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294167541
git clone --depth 1 --no-tags https://github.com/rithikrathi19/RV32I-based-RISC-V-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297005109
git clone --depth 1 --no-tags https://github.com/larigit/SERIAL_COMMUNICATION_FPGA_BNO055.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292766014
git clone --depth 1 --no-tags https://github.com/lixali/FPGA_PPR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292915300
git clone --depth 1 --no-tags https://github.com/giathinhlenguyen/Floating-Point-ALU-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297637287
git clone --depth 1 --no-tags https://github.com/lilyli5924/3DQ5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300771233
git clone --depth 1 --no-tags https://github.com/brown9804/Designs_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302184110
git clone --depth 1 --no-tags https://github.com/maarizalmamun/hardware-img-decomp-algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297405233
git clone --depth 1 --no-tags https://github.com/TanishqSaini/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297609147
git clone --depth 1 --no-tags https://github.com/BobbyBBY/MultiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295456761
git clone --depth 1 --no-tags https://github.com/alan861130/Computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295597949
git clone --depth 1 --no-tags https://github.com/nimniorel/AES256_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294088762
git clone --depth 1 --no-tags https://github.com/Prussian516/FPGAVerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293242541
git clone --depth 1 --no-tags https://github.com/puttimeth/HwnSynLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295275374
git clone --depth 1 --no-tags https://github.com/fabfish/Analog-and-Digital-Circuits-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298729975
git clone --depth 1 --no-tags https://github.com/yoshiki9636/stackmachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298002469
git clone --depth 1 --no-tags https://github.com/KJeanpol/ProyectosEmbebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301194089
git clone --depth 1 --no-tags https://github.com/jhan1998/Computer_organizer_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294328647
git clone --depth 1 --no-tags https://github.com/vulkanbets/Piecewise_Linear_Approximation_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301215725
git clone --depth 1 --no-tags https://github.com/sayeekumar332/PROCESSOR-MICROARCHITECTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295619923
git clone --depth 1 --no-tags https://github.com/BenAndrew310/nctu-digital-circuit-lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298848164
git clone --depth 1 --no-tags https://github.com/quhaaST/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296309904
git clone --depth 1 --no-tags https://github.com/nuPRISM/MAX10_rev0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296423772
git clone --depth 1 --no-tags https://github.com/vegaluisjose/primitives.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296748019
git clone --depth 1 --no-tags https://github.com/jrolder/z80_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294209519
git clone --depth 1 --no-tags https://github.com/olekkarlsen/OKK-MIST-MiniMig-AGA-Audio-Fixes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293497707
git clone --depth 1 --no-tags https://github.com/AbdullahAnsarii/XilinxMiniProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293893728
git clone --depth 1 --no-tags https://github.com/shasanamin/fpga-comm-with-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299151746
git clone --depth 1 --no-tags https://github.com/joelsanchezmoreno/MIRI_PD_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301468069
git clone --depth 1 --no-tags https://github.com/jaguar1700AD/A-pipelined-RISC-32-bit-processor-implemented-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294236420
git clone --depth 1 --no-tags https://github.com/SecondFool/ECE385final_RUNNNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294139357
git clone --depth 1 --no-tags https://github.com/tmahlburg/picosoc-basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295784723
git clone --depth 1 --no-tags https://github.com/rksingh23/Squareroot_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294301785
git clone --depth 1 --no-tags https://github.com/vulkanbets/Fixed_Point_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294515492
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Amiga_MIST_AGA-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300877011
git clone --depth 1 --no-tags https://github.com/walsha670/Digital-Systems-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300059657
git clone --depth 1 --no-tags https://github.com/lukaz-r/processador-8-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297170470
git clone --depth 1 --no-tags https://github.com/electricdream11/FPGA_spi_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295261291
git clone --depth 1 --no-tags https://github.com/ozw1z5rd/RAM2E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295310005
git clone --depth 1 --no-tags https://github.com/AmrMEid/AES-128-decryption-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300749373
git clone --depth 1 --no-tags https://github.com/rksingh23/FSM_seq_detect_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294300135
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294401711
git clone --depth 1 --no-tags https://github.com/HassanN1471/3DQ5-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295194711
git clone --depth 1 --no-tags https://github.com/AndyYeh-git/EDA-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298766209
git clone --depth 1 --no-tags https://github.com/AFarid95/Logic-Design-2-Project-Spring-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298700110
git clone --depth 1 --no-tags https://github.com/hp298/Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298825164
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/I2C_E2PROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293165823
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293194006
git clone --depth 1 --no-tags https://github.com/ocihangir/MultiplierTrials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292677712
git clone --depth 1 --no-tags https://github.com/ambarnoatay/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297028351
git clone --depth 1 --no-tags https://github.com/KnockerPulsar/SPI-Prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296952436
git clone --depth 1 --no-tags https://github.com/MJVARMA/2-bit-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298185375
git clone --depth 1 --no-tags https://github.com/ashraaf97/Modified-Booth-Radix-4-CLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297817108
git clone --depth 1 --no-tags https://github.com/sayooj506/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297640727
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/Lab02_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297108267
git clone --depth 1 --no-tags https://github.com/bdt1810/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297209006
git clone --depth 1 --no-tags https://github.com/AcezukyRockon/VerilogHDL_UIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299243207
git clone --depth 1 --no-tags https://github.com/Endeavor02/Hardware-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298617212
git clone --depth 1 --no-tags https://github.com/colaalex/SPDS2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299380487
git clone --depth 1 --no-tags https://github.com/Rikitaru/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301465783
git clone --depth 1 --no-tags https://github.com/campandrea/Lab_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301640454
git clone --depth 1 --no-tags https://github.com/UncertainityHacker/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301986605
git clone --depth 1 --no-tags https://github.com/abdullah2808/ECEN_248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295242463
git clone --depth 1 --no-tags https://github.com/ASU-Astronomical-Instrumentation/kidPy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296453651
git clone --depth 1 --no-tags https://github.com/KuronoSangatsu7/IU_CompArch_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296334326
git clone --depth 1 --no-tags https://github.com/sarit-b100/FIFO-Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293196491
git clone --depth 1 --no-tags https://github.com/milost23/UWB-AES-Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294313241
git clone --depth 1 --no-tags https://github.com/Ivyfeather/MyCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295116164
git clone --depth 1 --no-tags https://github.com/zhu1035167865/VLSI-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295591545
git clone --depth 1 --no-tags https://github.com/CTmH/sMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295636071
git clone --depth 1 --no-tags https://github.com/ArindamSharma/verilog_testbench_generator_python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294946043
git clone --depth 1 --no-tags https://github.com/Abracax/MarioFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294400156
git clone --depth 1 --no-tags https://github.com/Asfagus/float16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296114967
git clone --depth 1 --no-tags https://github.com/daniel211027/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294626223
git clone --depth 1 --no-tags https://github.com/if-nil/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294637141
git clone --depth 1 --no-tags https://github.com/nawafabdullah/Assembly_VerilogAndLogicGates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295004739
git clone --depth 1 --no-tags https://github.com/ritikgautam/Image-Processing-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296242974
git clone --depth 1 --no-tags https://github.com/nikolina2k/CA-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296395498
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/verification_environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295938502
git clone --depth 1 --no-tags https://github.com/yuchun0524/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292458569
git clone --depth 1 --no-tags https://github.com/jinilpatel25/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297098526
git clone --depth 1 --no-tags https://github.com/shetal-shah/benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298562134
git clone --depth 1 --no-tags https://github.com/nannaparra/proyectoVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297474496
git clone --depth 1 --no-tags https://github.com/MAS070/Digital-System-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299250168
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/reconfig_multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296614707
git clone --depth 1 --no-tags https://github.com/maysa92/Single-Cycle-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297788148
git clone --depth 1 --no-tags https://github.com/Rylz23/VLSI-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299452154
git clone --depth 1 --no-tags https://github.com/s4rahlim/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300345345
git clone --depth 1 --no-tags https://github.com/Kuurouukuu/PID_controller_CycloneII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298457174
