

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Sun Sep 18 20:10:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    98450|   630930|  0.328 ms|  2.103 ms|  98450|  630930|     none|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3  |    98304|   630784|   12 ~ 77|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x0_loop_5                                                             |        8|        8|         2|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        | + A_IO_L2_in_boundary_x0_loop_9                                                             |        8|        8|         2|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11                             |       64|       64|         2|          1|          1|    64|       yes|
        |- A_IO_L2_in_boundary_x0_loop_12                                                             |      144|      144|        18|          -|          -|     8|        no|
        | + A_IO_L2_in_boundary_x0_loop_13                                                            |       16|       16|         2|          -|          -|     8|        no|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      340|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      302|     -|
|Register             |        -|      -|      130|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|      130|      642|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_A_pong_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                       |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1787_fu_399_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1788_fu_543_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1789_fu_555_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1790_fu_537_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1791_fu_447_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1792_fu_458_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_489_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_80_fu_416_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln890_81_fu_476_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln890_82_fu_327_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_506_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln1257_1_fu_369_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1257_fu_357_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1258_fu_393_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp3_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln89069_fu_363_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1480_fu_339_p2          |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1481_fu_549_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1482_fu_495_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1483_fu_405_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1484_fu_566_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1485_fu_512_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1486_fu_422_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1487_fu_518_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1488_fu_428_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_333_p2               |      icmp|   0|  0|  12|          14|          15|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln1257_fu_345_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1258_1_fu_387_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1258_fu_375_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_464_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln1280_fu_434_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln1311_fu_524_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln691_fu_468_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln890_fu_482_p3             |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |arb_fu_453_p2                      |       xor|   0|  0|   2|           2|           1|
    |xor_ln1257_fu_351_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln1258_fu_381_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 340|         174|         126|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  65|         13|    1|         13|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |  14|          3|    1|          3|
    |ap_phi_mux_c4_V_4_phi_fu_241_p4  |   9|          2|    4|          8|
    |ap_phi_mux_c4_V_phi_fu_275_p4    |   9|          2|    4|          8|
    |arb_18_reg_226                   |   9|          2|    1|          2|
    |c2_V_reg_201                     |   9|          2|    6|         12|
    |c4_V_4_reg_237                   |   9|          2|    4|          8|
    |c4_V_reg_271                     |   9|          2|    4|          8|
    |c6_V_reg_305                     |   9|          2|    4|          8|
    |c7_V_7_reg_294                   |   9|          2|    4|          8|
    |c7_V_8_reg_260                   |   9|          2|    4|          8|
    |c7_V_reg_316                     |   9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_7_x011_blk_n   |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_blk_n         |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_din           |  14|          3|  512|       1536|
    |indvar_flatten15_reg_189         |   9|          2|   11|         22|
    |indvar_flatten29_reg_178         |   9|          2|   14|         28|
    |indvar_flatten7_reg_283          |   9|          2|    7|         14|
    |indvar_flatten_reg_249           |   9|          2|    7|         14|
    |local_A_ping_V_address0          |  14|          3|    3|          9|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 302|         65|  601|       1732|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln691_1787_reg_601    |   4|   0|    4|          0|
    |add_ln691_1788_reg_672    |   4|   0|    4|          0|
    |add_ln691_1789_reg_680    |   4|   0|    4|          0|
    |add_ln691_reg_644         |   4|   0|    4|          0|
    |add_ln890_82_reg_572      |  14|   0|   14|          0|
    |and_ln1257_1_reg_587      |   1|   0|    1|          0|
    |and_ln1258_reg_596        |   1|   0|    1|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |arb_18_reg_226            |   1|   0|    1|          0|
    |c2_V_reg_201              |   6|   0|    6|          0|
    |c4_V_4_reg_237            |   4|   0|    4|          0|
    |c4_V_reg_271              |   4|   0|    4|          0|
    |c6_V_reg_305              |   4|   0|    4|          0|
    |c7_V_7_reg_294            |   4|   0|    4|          0|
    |c7_V_8_reg_260            |   4|   0|    4|          0|
    |c7_V_reg_316              |   4|   0|    4|          0|
    |icmp_ln890_1480_reg_581   |   1|   0|    1|          0|
    |icmp_ln890_1482_reg_649   |   1|   0|    1|          0|
    |icmp_ln890_1483_reg_606   |   1|   0|    1|          0|
    |icmp_ln890_1485_reg_658   |   1|   0|    1|          0|
    |icmp_ln890_1486_reg_615   |   1|   0|    1|          0|
    |indvar_flatten15_reg_189  |  11|   0|   11|          0|
    |indvar_flatten29_reg_178  |  14|   0|   14|          0|
    |indvar_flatten7_reg_283   |   7|   0|    7|          0|
    |indvar_flatten_reg_249    |   7|   0|    7|          0|
    |intra_trans_en_reg_213    |   1|   0|    1|          0|
    |or_ln1258_reg_592         |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 130|   0|  130|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|fifo_A_A_IO_L2_in_7_x011_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_PE_7_0_x083_din            |  out|  512|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_write          |  out|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

