<dec f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.h' l='84' type='llvm::SDValue llvm::MipsSETargetLowering::lowerEXTRACT_VECTOR_ELT(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='465' u='c' c='_ZNK4llvm20MipsSETargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='2409' ll='2427' type='llvm::SDValue llvm::MipsSETargetLowering::lowerEXTRACT_VECTOR_ELT(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='2402'>// Lower ISD::EXTRACT_VECTOR_ELT into MipsISD::VEXTRACT_SEXT_ELT.
//
// The non-value bits resulting from ISD::EXTRACT_VECTOR_ELT are undefined. We
// choose to sign-extend but we could have equally chosen zero-extend. The
// DAGCombiner will fold any sign/zero extension of the ISD::EXTRACT_VECTOR_ELT
// result into this node later (possibly changing it to a zero-extend in the
// process).</doc>
