{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465316636075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316636081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:23:55 2016 " "Processing started: Tue Jun 07 11:23:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316636081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465316636081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoCtrol -c picoCtrol " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoCtrol -c picoCtrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465316636081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465316636506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "modules/syncro.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316650434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316650434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316650435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316650435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/picocontrol/picoctrl_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/picocontrol/picoctrl_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoctrl " "Found entity 1: picoctrl" {  } { { "modules/picocontrol/picoctrl_Verilog.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/picoctrl_Verilog.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316650438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316650438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/picocontrol/picoctrl_rom32_instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/picocontrol/picoctrl_rom32_instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 PicoCtrl_rom32_instructions " "Found entity 1: PicoCtrl_rom32_instructions" {  } { { "modules/picocontrol/PicoCtrl_rom32_instructions.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/PicoCtrl_rom32_instructions.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316650441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316650441 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modules/picocontrol/opcodes.v " "Can't analyze file -- file modules/picocontrol/opcodes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465316650444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "picoctrol.v 1 1 " "Using design file picoctrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 picoCtrol " "Found entity 1: picoCtrol" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316650485 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1465316650485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoCtrol " "Elaborating entity \"picoCtrol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465316650486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:div_freq_inst\"" {  } { { "picoctrol.v" "div_freq_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316650488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_inst " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_inst\"" {  } { { "picoctrol.v" "syncro_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316650489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoctrl picoctrl:picoctrl_inst " "Elaborating entity \"picoctrl\" for hierarchy \"picoctrl:picoctrl_inst\"" {  } { { "picoctrol.v" "picoctrl_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316650491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picoctrl_Verilog.v(86) " "Verilog HDL assignment warning at picoctrl_Verilog.v(86): truncated value with size 32 to match size of target (5)" {  } { { "modules/picocontrol/picoctrl_Verilog.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/picoctrl_Verilog.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465316650492 "|picoCtrol|picoctrl:picoctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PicoCtrl_rom32_instructions PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst " "Elaborating entity \"PicoCtrl_rom32_instructions\" for hierarchy \"PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\"" {  } { { "picoctrol.v" "PicoCtrl_rom32_instructions_inst" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316650494 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\|Ram0 " "RAM logic \"PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modules/picocontrol/PicoCtrl_rom32_instructions.v" "Ram0" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/modules/picocontrol/PicoCtrl_rom32_instructions.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465316650821 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1465316650821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465316651155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465316651473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "picoctrol.v" "" { Text "D:/Diseño avanz sotw/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/picoCtrol/picoctrol.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316651507 "|picoCtrol|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465316651507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465316651509 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465316651509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465316651509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465316651509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316651530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:24:11 2016 " "Processing ended: Tue Jun 07 11:24:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316651530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316651530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316651530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316651530 ""}
