==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.730 ; gain = 45.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.730 ; gain = 45.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.703 ; gain = 48.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.141 ; gain = 50.902
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1896:9) to (Group_5/sample.c:1907:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.094 ; gain = 73.855
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 245.094 ; gain = 188.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.444 seconds; current allocated memory: 200.960 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 201.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 203.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 204.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 205.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 205.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 205.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 206.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 208.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 209.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 210.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 210.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 210.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 211.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 212.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 214.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.573ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', Group_5/sample.c:1876) (7.82 ns)
	'store' operation (Group_5/sample.c:1878) of variable 'sum', Group_5/sample.c:1876 on array 'C' (1.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 214.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 215.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 215.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 215.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 217.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 219.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 220.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 220.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 220.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 221.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 222.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap_1' to 'k2c_dot_dense_13_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_8ns_64_68_seq_1' to 'sample_urem_64ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 225.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_4_no_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_62ns_13ns_74_2_1' to 'sample_mul_62ns_1pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_62ns_1pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 226.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_denseqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densercU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 227.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap_1' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap_1' to 'k2c_dot_1_dense_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 231.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 232.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseAem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 233.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap_1' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap_1' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_6ns_64_68_seq_1' to 'sample_udiv_64ns_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_6ns_64_68_seq_1' to 'sample_urem_64ns_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Ffa': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Gfk': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 1.255 seconds; current allocated memory: 237.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.531 seconds; current allocated memory: 238.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 239.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap_1' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap_1' to 'k2c_dot_3_dense_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_5ns_64_68_seq_1' to 'sample_udiv_64ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_5ns_64_68_seq_1' to 'sample_urem_64ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_OgC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_PgM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 242.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.613 seconds; current allocated memory: 243.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 2.438 seconds; current allocated memory: 244.879 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_mb6_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_62ns_1pcA_MulnS_3'
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseqcK_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densercU_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6xdS_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1udo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1wdI_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densezec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densezec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseAem_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Ffa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Gfk_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Hfu_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Ee0_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseJfO' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseJfO_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseKfY_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_OgC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_PgM_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oShg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oThq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oUhA_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fVhK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 334.234 ; gain = 277.996
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 56.566 seconds; peak allocated memory: 244.879 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.836 ; gain = 46.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.836 ; gain = 46.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.684 ; gain = 48.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 107.172 ; gain = 51.449
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1896:9) to (Group_5/sample.c:1907:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 130.168 ; gain = 74.445
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 244.918 ; gain = 189.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.909 seconds; current allocated memory: 201.003 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 201.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 203.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 204.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 205.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 205.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 205.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 206.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 208.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 209.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 210.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 210.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 210.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 211.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 213.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 214.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.573ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', Group_5/sample.c:1876) (7.82 ns)
	'store' operation (Group_5/sample.c:1878) of variable 'sum', Group_5/sample.c:1876 on array 'C' (1.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 215.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 215.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 215.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 215.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 217.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 219.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 220.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 220.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 220.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 221.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 222.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap_1' to 'k2c_dot_dense_13_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_8ns_64_68_seq_1' to 'sample_urem_64ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 225.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_4_no_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_62ns_13ns_74_2_1' to 'sample_mul_62ns_1pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_62ns_1pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.929 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_denseqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densercU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 227.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap_1' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap_1' to 'k2c_dot_1_dense_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 231.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 233.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseAem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 234.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap_1' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap_1' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_6ns_64_68_seq_1' to 'sample_udiv_64ns_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_6ns_64_68_seq_1' to 'sample_urem_64ns_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Ffa': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Gfk': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 237.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 238.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 239.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap_1' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap_1' to 'k2c_dot_3_dense_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_5ns_64_68_seq_1' to 'sample_udiv_64ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_5ns_64_68_seq_1' to 'sample_urem_64ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_OgC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_PgM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.266 seconds; current allocated memory: 242.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 243.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 2.763 seconds; current allocated memory: 244.984 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_mb6_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_62ns_1pcA_MulnS_3'
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseqcK_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densercU_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6xdS_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1udo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1wdI_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densezec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densezec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseAem_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Ffa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Gfk_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Hfu_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Ee0_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseJfO' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseJfO_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseKfY_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_OgC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_PgM_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oShg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oThq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oUhA_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fVhK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 334.121 ; gain = 278.398
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 55.766 seconds; peak allocated memory: 244.984 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 101.773 ; gain = 46.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 101.773 ; gain = 46.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.688 ; gain = 48.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 107.031 ; gain = 51.262
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1896:9) to (Group_5/sample.c:1907:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 129.934 ; gain = 74.164
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1.1' (Group_5/sample.c:1867:25) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (Group_5/sample.c:1863:21) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (Group_5/sample.c:1861:17) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Group_5/sample.c:1859:13) in function 'k2c_affine_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Group_5/sample.c:1857:5) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 245.113 ; gain = 189.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.648 seconds; current allocated memory: 200.988 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 201.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 203.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.249 seconds; current allocated memory: 204.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 205.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 205.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 205.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 206.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.841 seconds; current allocated memory: 208.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 209.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 210.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 210.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 210.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 211.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 213.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 214.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', Group_5/sample.c:1876) and 'fadd' operation ('sum', Group_5/sample.c:1876).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.573ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum', Group_5/sample.c:1876) (7.82 ns)
	'store' operation (Group_5/sample.c:1878) of variable 'sum', Group_5/sample.c:1876 on array 'C' (1.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.256 seconds; current allocated memory: 215.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 215.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 215.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 215.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 217.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 219.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 220.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 220.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 220.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 221.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 222.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap_1' to 'k2c_dot_dense_13_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_8ns_64_68_seq_1' to 'sample_urem_64ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.173 seconds; current allocated memory: 225.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_4_no_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_62ns_13ns_74_2_1' to 'sample_mul_62ns_1pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_62ns_1pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 226.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_denseqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densercU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 227.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap_1' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap_1' to 'k2c_dot_1_dense_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.791 seconds; current allocated memory: 231.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 2.466 seconds; current allocated memory: 233.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseAem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 234.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap_1' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap_1' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_6ns_64_68_seq_1' to 'sample_udiv_64ns_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_6ns_64_68_seq_1' to 'sample_urem_64ns_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Ffa': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Gfk': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.058 seconds; current allocated memory: 237.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 2.635 seconds; current allocated memory: 238.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 239.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap_1' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap_1' to 'k2c_dot_3_dense_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_5ns_64_68_seq_1' to 'sample_udiv_64ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_5ns_64_68_seq_1' to 'sample_urem_64ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_OgC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_PgM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.908 seconds; current allocated memory: 242.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.716 seconds; current allocated memory: 243.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 3.685 seconds; current allocated memory: 244.996 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_mb6_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_62ns_1pcA_MulnS_3'
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseqcK_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densercU_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6xdS_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1udo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1wdI_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densezec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densezec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseAem_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Ffa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Gfk_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Hfu_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Bew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Ee0_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseJfO' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseJfO_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseKfY_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_OgC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_PgM_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Ngs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oShg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oThq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oUhA_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fVhK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:36 . Memory (MB): peak = 334.570 ; gain = 278.801
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 96.825 seconds; peak allocated memory: 244.996 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.711 ; gain = 45.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.711 ; gain = 45.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 104.637 ; gain = 48.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 107.070 ; gain = 51.273
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1896:9) to (Group_5/sample.c:1907:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 130.328 ; gain = 74.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 244.805 ; gain = 189.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.957 seconds; current allocated memory: 200.559 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 200.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 202.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 204.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 204.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 204.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 205.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 205.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 207.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 208.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 209.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 209.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 209.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 210.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 212.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 213.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 214.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 214.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 214.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 214.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 216.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 218.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 219.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 219.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 219.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.596 seconds; current allocated memory: 220.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 220.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap_1' to 'k2c_dot_dense_13_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_8ns_64_68_seq_1' to 'sample_urem_64ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 224.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.418 seconds; current allocated memory: 225.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_denseocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densepcA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 226.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap_1' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap_1' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 2.017 seconds; current allocated memory: 230.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 231.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 231.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap_1' to 'k2c_dot_2_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap_1' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_6ns_64_68_seq_1' to 'sample_udiv_64ns_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_6ns_64_68_seq_1' to 'sample_urem_64ns_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_DeQ': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Ee0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.246 seconds; current allocated memory: 235.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 3.006 seconds; current allocated memory: 236.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 237.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap_1' to 'k2c_dot_3_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap_1' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_5ns_64_68_seq_1' to 'sample_udiv_64ns_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_5ns_64_68_seq_1' to 'sample_urem_64ns_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Mgi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 2.274 seconds; current allocated memory: 240.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 241.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fThq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 3.951 seconds; current allocated memory: 242.614 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_mb6_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseocq_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densepcA_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6vdy_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1sc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1udo_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densexdS_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_DeQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Ee0_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ffa_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseHfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Mgi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Ngs_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oQgW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oRg6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oShg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fThq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:27 . Memory (MB): peak = 331.297 ; gain = 275.500
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 87.627 seconds; peak allocated memory: 242.614 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.820 ; gain = 46.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.820 ; gain = 46.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.742 ; gain = 49.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 106.891 ; gain = 51.195
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1608) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1622) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1635) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1639) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1655) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1673) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1934) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1896:9) to (Group_5/sample.c:1907:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 128.684 ; gain = 72.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 244.605 ; gain = 188.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.994 seconds; current allocated memory: 200.559 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 200.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 202.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 204.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 204.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 204.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 205.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 205.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 207.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 208.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 209.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 209.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 209.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 210.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 212.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 213.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 214.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 214.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 214.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 214.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 216.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 218.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 219.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 219.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 219.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.634 seconds; current allocated memory: 220.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.147 seconds; current allocated memory: 220.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap_1' to 'k2c_dot_dense_13_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_8ns_64_68_seq_1' to 'sample_urem_64ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 224.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 225.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_denseocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densepcA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 226.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap_1' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap_1' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.817 seconds; current allocated memory: 230.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 2.545 seconds; current allocated memory: 231.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 231.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap_1' to 'k2c_dot_2_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap_1' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_6ns_64_68_seq_1' to 'sample_udiv_64ns_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_6ns_64_68_seq_1' to 'sample_urem_64ns_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_DeQ': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Ee0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.102 seconds; current allocated memory: 235.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 2.741 seconds; current allocated memory: 236.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 237.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap_1' to 'k2c_dot_3_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap_1' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_5ns_64_68_seq_1' to 'sample_udiv_64ns_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_5ns_64_68_seq_1' to 'sample_urem_64ns_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Mgi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 2.009 seconds; current allocated memory: 240.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_PgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_PgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.969 seconds; current allocated memory: 241.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fThq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 242.614 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_hbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_jbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_lbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_mb6_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_cud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseocq_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densepcA_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6vdy_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1sc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1udo_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densexdS_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_DeQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Ee0_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ffa_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseHfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Mgi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_Ngs_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oQgW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oRg6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oShg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fThq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:25 . Memory (MB): peak = 331.289 ; gain = 275.594
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 85.595 seconds; peak allocated memory: 242.614 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.062 ; gain = 45.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.062 ; gain = 45.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 105.148 ; gain = 48.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1956) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 107.387 ; gain = 51.070
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:1956) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1918:9) to (Group_5/sample.c:1929:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 130.469 ; gain = 74.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 256.465 ; gain = 200.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.313 seconds; current allocated memory: 212.524 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.289 seconds; current allocated memory: 213.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 213.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 213.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 215.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 216.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 216.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 216.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 217.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 217.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 219.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 220.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 220.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 220.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 221.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 221.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 222.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 223.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 224.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 224.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 224.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 225.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 226.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 227.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 228.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 228.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 228.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.846 seconds; current allocated memory: 229.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 231.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 231.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 234.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.529 seconds; current allocated memory: 235.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_kernel_arra' to 'k2c_dense_3_densemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_densencg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 236.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_1_1' to 'sample_mul_mul_14vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 2.356 seconds; current allocated memory: 239.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 3.403 seconds; current allocated memory: 240.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_kernel_arra' to 'k2c_dense_2_densexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_denseyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.051 seconds; current allocated memory: 241.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_1_1' to 'sample_mul_mul_11Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_11Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.045 seconds; current allocated memory: 244.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 2.523 seconds; current allocated memory: 245.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_kernel_arra' to 'k2c_dense_1_denseHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_denseIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 245.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_arra' to 'k2c_dot_3_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_Mgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 1.838 seconds; current allocated memory: 248.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 250.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_oPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_oQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_oRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fShg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 3.625 seconds; current allocated memory: 251.100 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6jbC_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6kbM_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_densemb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densemb6_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_densencg_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_tde_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6udo_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1qcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1sc4_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densexdS' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densexdS_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denseyd2_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_DeQ_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6Ee0_MulnS_4'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1zec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1Aem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_1Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1CeG_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseHfu' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseIfE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Mgi_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1JfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1Lf8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_oPgM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_oQgW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_oRg6_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fShg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:33 . Memory (MB): peak = 340.895 ; gain = 284.578
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 92.893 seconds; peak allocated memory: 251.100 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 101.777 ; gain = 45.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 101.777 ; gain = 45.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 105.227 ; gain = 49.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 107.164 ; gain = 51.172
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul.1' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul.2' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul.2' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul.3' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul.3' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_13_input_input_array' (Group_5/sample.c:2044) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.7' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.7' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1987:9) to (Group_5/sample.c:1998:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_dot'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_dot.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_dot.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_dot.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 142.902 ; gain = 86.910
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 354.910 ; gain = 298.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.1' to 'k2c_bias_add_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.2' to 'k2c_bias_add_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.605 seconds; current allocated memory: 300.439 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 301.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 301.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 301.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 303.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 304.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 305.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 305.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.562 seconds; current allocated memory: 310.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.437 seconds; current allocated memory: 315.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.225 seconds; current allocated memory: 316.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 317.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 319.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 320.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 320.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 321.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.902 seconds; current allocated memory: 326.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.449 seconds; current allocated memory: 330.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.186 seconds; current allocated memory: 331.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 332.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 334.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 335.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.025 seconds; current allocated memory: 335.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 336.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.894 seconds; current allocated memory: 341.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.198 seconds; current allocated memory: 345.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.294 seconds; current allocated memory: 346.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 347.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 348.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 350.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 352.905 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 355.368 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.096 seconds; current allocated memory: 356.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 356.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 357.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.843 seconds; current allocated memory: 359.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 2.264 seconds; current allocated memory: 361.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_2_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 362.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_7' to 'k2c_dot_dense_13_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_6' to 'k2c_dot_dense_13_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_5' to 'k2c_dot_dense_13_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_4' to 'k2c_dot_dense_13_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_3' to 'k2c_dot_dense_13_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_2' to 'k2c_dot_dense_13_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_1' to 'k2c_dot_dense_13_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_5_full_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_3_max_dsp_1' to 'sample_fmul_32ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_2_1' to 'sample_mul_66ns_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mux_864_32_1_1' to 'sample_mux_864_32rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_2_1' to 'sample_mul_60ns_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_60ns_64_2_1' to 'sample_mul_64s_60tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_1_1' to 'sample_mul_mul_13udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_60tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.372 seconds; current allocated memory: 365.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_dense_13_bias_array' to 'k2c_bias_add_densvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add'.
INFO: [HLS 200-111]  Elapsed time: 2.957 seconds; current allocated memory: 366.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra' to 'k2c_affine_matmulwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_7' to 'k2c_affine_matmulxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_6' to 'k2c_affine_matmulyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_5' to 'k2c_affine_matmulzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_4' to 'k2c_affine_matmulAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_3' to 'k2c_affine_matmulBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_2' to 'k2c_affine_matmulCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_1' to 'k2c_affine_matmulDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 5.778 seconds; current allocated memory: 374.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_denseEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_1_1' to 'sample_fcmp_32ns_Ffa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 7.776 seconds; current allocated memory: 377.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_7' to 'k2c_dot_1_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_6' to 'k2c_dot_1_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_5' to 'k2c_dot_1_dense_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_4' to 'k2c_dot_1_dense_1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_3' to 'k2c_dot_1_dense_1OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_2' to 'k2c_dot_1_dense_1PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_1' to 'k2c_dot_1_dense_1QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_2_1' to 'sample_mul_57ns_6Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_57ns_64_2_1' to 'sample_mul_64s_57Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_1_1' to 'sample_mul_mul_14UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_1_1' to 'sample_mul_mul_8nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_57Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 2.524 seconds; current allocated memory: 381.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_1_dense_14_bias_array' to 'k2c_bias_add_1_deWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_1'.
INFO: [HLS 200-111]  Elapsed time: 2.784 seconds; current allocated memory: 382.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra' to 'k2c_affine_matmulXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_7' to 'k2c_affine_matmulYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_6' to 'k2c_affine_matmulZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_5' to 'k2c_affine_matmul0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_4' to 'k2c_affine_matmul1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_3' to 'k2c_affine_matmul2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_2' to 'k2c_affine_matmul3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_1' to 'k2c_affine_matmul4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.592 seconds; current allocated memory: 389.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_dense5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 7.174 seconds; current allocated memory: 392.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_16jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_17jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_18jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_19j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_7' to 'k2c_dot_2_dense_1bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_6' to 'k2c_dot_2_dense_1bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_5' to 'k2c_dot_2_dense_1bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_4' to 'k2c_dot_2_dense_1bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_3' to 'k2c_dot_2_dense_1bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_2' to 'k2c_dot_2_dense_1bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_1' to 'k2c_dot_2_dense_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_2_1' to 'sample_mul_59ns_6bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_59ns_64_2_1' to 'sample_mul_64s_59bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_1_1' to 'sample_mul_mul_11bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_1_1' to 'sample_mul_mul_6nbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6bil': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_59bjl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_11bkl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nbll': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_bhl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.493 seconds; current allocated memory: 396.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_2_dense_15_bias_array' to 'k2c_bias_add_2_debml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_2'.
INFO: [HLS 200-111]  Elapsed time: 2.691 seconds; current allocated memory: 397.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra' to 'k2c_affine_matmulbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_7' to 'k2c_affine_matmulbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_6' to 'k2c_affine_matmulbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_5' to 'k2c_affine_matmulbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_4' to 'k2c_affine_matmulbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_3' to 'k2c_affine_matmulbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_2' to 'k2c_affine_matmulbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_1' to 'k2c_affine_matmulbun' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.816 seconds; current allocated memory: 404.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_densebvn' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 7.25 seconds; current allocated memory: 407.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_1bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_byn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_byn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 2.162 seconds; current allocated memory: 410.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 3.054 seconds; current allocated memory: 415.413 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_12_1' to 'sample_fdiv_32ns_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_8_full_dsp_1' to 'sample_fexp_32ns_bAo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_bzo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_bAo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 11.618 seconds; current allocated memory: 417.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_7' to 'sample_dense_13_obBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_6' to 'sample_dense_13_obCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_5' to 'sample_dense_13_obDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_4' to 'sample_dense_13_obEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_3' to 'sample_dense_13_obFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_2' to 'sample_dense_13_obGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_1' to 'sample_dense_13_obHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_obIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_7' to 'sample_dense_14_obJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_6' to 'sample_dense_14_obKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_5' to 'sample_dense_14_obLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_4' to 'sample_dense_14_obMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_3' to 'sample_dense_14_obNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_2' to 'sample_dense_14_obOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_1' to 'sample_dense_14_obPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_obQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_7' to 'sample_dense_15_obRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_6' to 'sample_dense_15_obSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_5' to 'sample_dense_15_obTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_4' to 'sample_dense_15_obUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_3' to 'sample_dense_15_obVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_2' to 'sample_dense_15_obWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_1' to 'sample_dense_15_obXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_obYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 33.949 seconds; current allocated memory: 420.423 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6qcK_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6sc4_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_60tde_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ncg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_densvdy_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseEe0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseEe0_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Rg6_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6Shg_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_57Thq_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1IfE_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_1_deWhU_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_dense5jm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_dense5jm_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_bhl_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6bil_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_59bjl_MulnS_7'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_16jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_17jG_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_18jQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_19j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_2_debml_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_densebvn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_densebvn_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_byn_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1bwn_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_obBo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_obJp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_obRq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fbZs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:41 ; elapsed = 00:03:46 . Memory (MB): peak = 612.355 ; gain = 556.363
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 226.587 seconds; peak allocated memory: 420.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [HLS 200-10] Analyzing design file 'Group_5/sample.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.887 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.887 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.734 ; gain = 48.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.3' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.1' into 'k2c_dense.2' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.2' into 'k2c_dense.1' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.3' (Group_5/sample.c:1688) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 107.375 ; gain = 50.914
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.2' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1609) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1613) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Group_5/sample.c:1625) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (Group_5/sample.c:1629) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Group_5/sample.c:1642) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (Group_5/sample.c:1647) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (Group_5/sample.c:1656) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (Group_5/sample.c:1661) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (Group_5/sample.c:1666) in function 'k2c_dot.3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (Group_5/sample.c:1671) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-9' (Group_5/sample.c:1676) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (Group_5/sample.c:1681) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11.1' (Group_5/sample.c:1689) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12.1' (Group_5/sample.c:1700) in function 'k2c_dot.3' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1574) in function 'k2c_sub2idx' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1563) in function 'k2c_idx2sub' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul.1' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul.2' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul.2' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Group_5/sample.c:1886) in function 'k2c_affine_matmul.3' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Group_5/sample.c:1891) in function 'k2c_affine_matmul.3' partially with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_16_bias_array' automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_13_input_input_array' (Group_5/sample.c:2044) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_13_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_14_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_15_output_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_16_kernel_array.7' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_16_kernel_array.7' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add.3' into 'k2c_dense' (Group_5/sample.c:2025) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Group_5/sample.c:1987:9) to (Group_5/sample.c:1998:9) in function 'k2c_dense.3'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_dot'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[320 x float]P.i64.i64' into 'k2c_affine_matmul'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_dot.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[512 x float]P.i64.i64' into 'k2c_affine_matmul.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_dot.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[64 x float]P.i64.i64' into 'k2c_affine_matmul.2'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_dot.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'k2c_affine_matmul.3'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 143.352 ; gain = 86.891
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.3' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (Group_5/sample.c:1891:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Group_5/sample.c:1886:8) in function 'k2c_affine_matmul' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 355.727 ; gain = 299.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sample' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.3' to 'k2c_dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.1' to 'k2c_bias_add_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_bias_add.2' to 'k2c_bias_add_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.2' to 'k2c_affine_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.3' to 'k2c_dot_3'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.3' to 'k2c_affine_matmul_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.668 seconds; current allocated memory: 300.453 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 301.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 301.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 301.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 303.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 305.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 305.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 305.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 311.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.452 seconds; current allocated memory: 317.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.604 seconds; current allocated memory: 318.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 318.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 320.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 322.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 322.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 323.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.478 seconds; current allocated memory: 329.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.431 seconds; current allocated memory: 334.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.327 seconds; current allocated memory: 335.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 335.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.181 seconds; current allocated memory: 337.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 339.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 339.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 340.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.697 seconds; current allocated memory: 345.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.108 seconds; current allocated memory: 351.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.894 seconds; current allocated memory: 351.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 352.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 354.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 355.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.765 seconds; current allocated memory: 358.853 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 361.458 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.201 seconds; current allocated memory: 362.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.995 seconds; current allocated memory: 363.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 363.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.787 seconds; current allocated memory: 365.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_idx2sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_urem_64ns_64ns_64_68_seq_1' to 'sample_urem_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_64ns_64_68_seq_1' to 'sample_udiv_64ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_urem_64ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_idx2sub'.
INFO: [HLS 200-111]  Elapsed time: 2.199 seconds; current allocated memory: 368.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_64s_64_6_1' to 'sample_mul_64s_64dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 368.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_shap' to 'k2c_dot_dense_13_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_fwork' to 'k2c_dot_dense_13_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra' to 'k2c_dot_dense_13_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_7' to 'k2c_dot_dense_13_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_6' to 'k2c_dot_dense_13_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_5' to 'k2c_dot_dense_13_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_4' to 'k2c_dot_dense_13_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_3' to 'k2c_dot_dense_13_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_2' to 'k2c_dot_dense_13_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_13_kernel_arra_1' to 'k2c_dot_dense_13_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fadd_32ns_32ns_32_9_full_dsp_1' to 'sample_fadd_32ns_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fmul_32ns_32ns_32_5_max_dsp_1' to 'sample_fmul_32ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_66ns_64ns_129_6_1' to 'sample_mul_66ns_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mux_864_32_1_1' to 'sample_mux_864_32rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_60ns_64s_64_6_1' to 'sample_mul_60ns_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_60ns_64_6_1' to 'sample_mul_64s_60tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_13s_13s_13_3_1' to 'sample_mul_mul_13udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_60tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_66ns_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_13udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.357 seconds; current allocated memory: 372.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_dense_13_bias_array' to 'k2c_bias_add_densvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add'.
INFO: [HLS 200-111]  Elapsed time: 3.416 seconds; current allocated memory: 373.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra' to 'k2c_affine_matmulwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_7' to 'k2c_affine_matmulxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_6' to 'k2c_affine_matmulyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_5' to 'k2c_affine_matmulzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_4' to 'k2c_affine_matmulAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_3' to 'k2c_affine_matmulBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_2' to 'k2c_affine_matmulCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_dense_13_kernel_arra_1' to 'k2c_affine_matmulDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 5.563 seconds; current allocated memory: 382.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_3_dense_13_bias_array' to 'k2c_dense_3_denseEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_13_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fcmp_32ns_32ns_1_2_1' to 'sample_fcmp_32ns_Ffa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_3'.
INFO: [HLS 200-111]  Elapsed time: 8.896 seconds; current allocated memory: 385.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_13_output_shap' to 'k2c_dot_1_dense_1Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_shap' to 'k2c_dot_1_dense_1Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_fwork' to 'k2c_dot_1_dense_1IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra' to 'k2c_dot_1_dense_1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_7' to 'k2c_dot_1_dense_1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_6' to 'k2c_dot_1_dense_1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_5' to 'k2c_dot_1_dense_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_4' to 'k2c_dot_1_dense_1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_3' to 'k2c_dot_1_dense_1OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_2' to 'k2c_dot_1_dense_1PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_14_kernel_arra_1' to 'k2c_dot_1_dense_1QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_10ns_64_68_seq_1' to 'sample_udiv_64ns_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_57ns_64s_64_6_1' to 'sample_mul_57ns_6Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_57ns_64_6_1' to 'sample_mul_64s_57Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_14s_14s_14_3_1' to 'sample_mul_mul_14UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_8ns_14s_14_3_1' to 'sample_mul_mul_8nVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_57ns_6Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_57Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_14UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_8nVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 2.352 seconds; current allocated memory: 389.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_1_dense_14_bias_array' to 'k2c_bias_add_1_deWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_1'.
INFO: [HLS 200-111]  Elapsed time: 2.779 seconds; current allocated memory: 390.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra' to 'k2c_affine_matmulXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_7' to 'k2c_affine_matmulYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_6' to 'k2c_affine_matmulZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_5' to 'k2c_affine_matmul0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_4' to 'k2c_affine_matmul1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_3' to 'k2c_affine_matmul2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_2' to 'k2c_affine_matmul3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_1_dense_14_kernel_arra_1' to 'k2c_affine_matmul4jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.644 seconds; current allocated memory: 399.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_14_bias_array' to 'k2c_dense_2_dense5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_14_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 7.179 seconds; current allocated memory: 402.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_14_output_shap' to 'k2c_dot_2_dense_16jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_shap' to 'k2c_dot_2_dense_17jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_fwork' to 'k2c_dot_2_dense_18jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra' to 'k2c_dot_2_dense_19j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_7' to 'k2c_dot_2_dense_1bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_6' to 'k2c_dot_2_dense_1bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_5' to 'k2c_dot_2_dense_1bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_4' to 'k2c_dot_2_dense_1bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_3' to 'k2c_dot_2_dense_1bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_2' to 'k2c_dot_2_dense_1bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_15_kernel_arra_1' to 'k2c_dot_2_dense_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_8ns_64_68_seq_1' to 'sample_udiv_64ns_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_59ns_64s_64_6_1' to 'sample_mul_59ns_6bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_64s_59ns_64_6_1' to 'sample_mul_64s_59bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_11s_11s_11_3_1' to 'sample_mul_mul_11bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_mul_mul_6ns_11s_11_3_1' to 'sample_mul_mul_6nbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_59ns_6bil': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_64s_59bjl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_11bkl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_mul_6nbll': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_bhl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 2.506 seconds; current allocated memory: 405.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_bias_add_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_bias_add_2_dense_15_bias_array' to 'k2c_bias_add_2_debml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_bias_add_2'.
INFO: [HLS 200-111]  Elapsed time: 2.814 seconds; current allocated memory: 406.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra' to 'k2c_affine_matmulbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_7' to 'k2c_affine_matmulbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_6' to 'k2c_affine_matmulbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_5' to 'k2c_affine_matmulbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_4' to 'k2c_affine_matmulbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_3' to 'k2c_affine_matmulbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_2' to 'k2c_affine_matmulbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_affine_matmul_2_dense_15_kernel_arra_1' to 'k2c_affine_matmulbun' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 415.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_15_bias_array' to 'k2c_dense_1_densebvn' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_15_bias_numel' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sample_fcmp_32ns_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 7.411 seconds; current allocated memory: 419.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_15_output_shap' to 'k2c_dot_3_dense_1bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_3_dense_16_kernel_shap' to 'k2c_dot_3_dense_1bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_udiv_64ns_7ns_64_68_seq_1' to 'sample_udiv_64ns_byn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mul_60ns_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_udiv_64ns_byn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_3'.
INFO: [HLS 200-111]  Elapsed time: 2.221 seconds; current allocated memory: 422.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fmul_32ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_mux_864_32rcU': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_3'.
INFO: [HLS 200-111]  Elapsed time: 3.265 seconds; current allocated memory: 426.875 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ Loop 1.1.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop     ++++ Loop 1.1.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop      +++++ Loop 1.1.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop       ++++++ Loop 1.1.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop        +++++++ Loop 1.1.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop         ++++++++ Loop 1.1.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop          +++++++++ Loop 1.1.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop            +++++++++++ Loop 1.2.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop             ++++++++++++ Loop 1.2.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop              +++++++++++++ Loop 1.2.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop               ++++++++++++++ Loop 1.2.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                +++++++++++++++ Loop 1.2.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                 ++++++++++++++++ Loop 1.2.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                  +++++++++++++++++ Loop 1.2.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                   ++++++++++++++++++ Loop 1.2.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                     ++++++++++++++++++++ Loop 1.3.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                      +++++++++++++++++++++ Loop 1.3.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                       ++++++++++++++++++++++ Loop 1.3.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                        +++++++++++++++++++++++ Loop 1.3.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                         ++++++++++++++++++++++++ Loop 1.3.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                          +++++++++++++++++++++++++ Loop 1.3.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                           ++++++++++++++++++++++++++ Loop 1.3.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                            +++++++++++++++++++++++++++ Loop 1.3.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                              +++++++++++++++++++++++++++++ Loop 1.4.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                               ++++++++++++++++++++++++++++++ Loop 1.4.2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                +++++++++++++++++++++++++++++++ Loop 1.4.3 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                 ++++++++++++++++++++++++++++++++ Loop 1.4.4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                  +++++++++++++++++++++++++++++++++ Loop 1.4.5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                   ++++++++++++++++++++++++++++++++++ Loop 1.4.6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                    +++++++++++++++++++++++++++++++++++ Loop 1.4.7 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop                                     ++++++++++++++++++++++++++++++++++++ Loop 1.4.8 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dense_16_bias_numel' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'sample_fdiv_32ns_32ns_32_30_1' to 'sample_fdiv_32ns_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sample_fexp_32ns_32ns_32_18_full_dsp_1' to 'sample_fexp_32ns_bAo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sample_fadd_32ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fdiv_32ns_bzo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sample_fexp_32ns_bAo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 10.858 seconds; current allocated memory: 429.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_13_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_arrray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sample/dense_16_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sample' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_13_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_7' to 'sample_dense_13_obBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_6' to 'sample_dense_13_obCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_5' to 'sample_dense_13_obDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_4' to 'sample_dense_13_obEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_3' to 'sample_dense_13_obFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_2' to 'sample_dense_13_obGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra_1' to 'sample_dense_13_obHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_13_output_arra' to 'sample_dense_13_obIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_13_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_13_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_13_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_7' to 'sample_dense_14_obJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_6' to 'sample_dense_14_obKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_5' to 'sample_dense_14_obLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_4' to 'sample_dense_14_obMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_3' to 'sample_dense_14_obNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_2' to 'sample_dense_14_obOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra_1' to 'sample_dense_14_obPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_14_output_arra' to 'sample_dense_14_obQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_14_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_13_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_14_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_14_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_arra_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_7' to 'sample_dense_15_obRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_6' to 'sample_dense_15_obSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_5' to 'sample_dense_15_obTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_4' to 'sample_dense_15_obUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_3' to 'sample_dense_15_obVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_2' to 'sample_dense_15_obWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra_1' to 'sample_dense_15_obXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_15_output_arra' to 'sample_dense_15_obYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_15_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_14_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_15_output_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_15_output_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_16_kernel_dim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_dim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_15_output_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_16_kernel_shap' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'dense_16_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'sample_dense_16_fwork' to 'sample_dense_16_fbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sample/dense_16_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sample/dense_16_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample'.
INFO: [HLS 200-111]  Elapsed time: 33.768 seconds; current allocated memory: 432.327 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_urem_64ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_64dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_66ns_6qcK_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_60ns_6sc4_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_60tde_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_13_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_hbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_jbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_kbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_lbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_mb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_dense_13_ncg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_densvdy_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_3_denseEe0' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_3_denseEe0_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_Rg6_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_57ns_6Shg_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_57Thq_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Gfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Hfu_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_1IfE_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_1_dense_1QgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_1_deWhU_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_dense5jm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_dense5jm_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_bhl_div'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_59ns_6bil_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'sample_mul_64s_59bjl_MulnS_7'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_16jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_17jG_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_18jQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_19j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_2_dense_1bgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k2c_bias_add_2_debml_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_densebvn' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_densebvn_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'sample_udiv_64ns_byn_div'
INFO: [RTMG 210-279] Implementing memory 'k2c_dot_3_dense_1bwn_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_13_obBo_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_14_obJp_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_15_obRq_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'sample_dense_16_fbZs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:03:50 . Memory (MB): peak = 628.801 ; gain = 572.340
INFO: [SYSC 207-301] Generating SystemC RTL for sample.
INFO: [VHDL 208-304] Generating VHDL RTL for sample.
INFO: [VLOG 209-307] Generating Verilog RTL for sample.
INFO: [HLS 200-112] Total elapsed time: 230.493 seconds; peak allocated memory: 432.327 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
