{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751053878060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751053878060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 21:51:17 2025 " "Processing started: Fri Jun 27 21:51:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751053878060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751053878060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EP3C16F484C6N_Cyclone_3 -c EP3C16F484C6N_Cyclone_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EP3C16F484C6N_Cyclone_3 -c EP3C16F484C6N_Cyclone_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751053878060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1751053878330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/basic_logic_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_logic/basic_logic_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Basic_Logic_Top-Structural " "Found design unit 1: Basic_Logic_Top-Structural" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Basic_Logic_Top " "Found entity 1: Basic_Logic_Top" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_logic/xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XOR_gate_arch " "Found design unit 1: XOR_gate-XOR_gate_arch" {  } { { "Basic_Logic/XOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XOR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878791 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "Basic_Logic/XOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/xnor_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/xnor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_L-xnor_l " "Found design unit 1: XNOR_L-xnor_l" {  } { { "Basic_Logic/XNOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XNOR_L-conccurent " "Found design unit 2: XNOR_L-conccurent" {  } { { "Basic_Logic/XNOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878794 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_L " "Found entity 1: XNOR_L" {  } { { "Basic_Logic/XNOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/or_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OR_gate " "Found design unit 1: OR_gate-OR_gate" {  } { { "Basic_Logic/OR_Gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_gate-concurent " "Found design unit 2: OR_gate-concurent" {  } { { "Basic_Logic/OR_Gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878798 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "Basic_Logic/OR_Gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/nor_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR_gate-NOR_gate " "Found design unit 1: NOR_gate-NOR_gate" {  } { { "Basic_Logic/NOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878800 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOR_gate-concurent " "Found design unit 2: NOR_gate-concurent" {  } { { "Basic_Logic/NOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878800 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOR_gate " "Found entity 1: NOR_gate" {  } { { "Basic_Logic/NOR_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/nand_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_gate-NAND_gate " "Found design unit 1: NAND_gate-NAND_gate" {  } { { "Basic_Logic/NAND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-concurent " "Found design unit 2: NAND_gate-concurent" {  } { { "Basic_Logic/NAND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878804 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_gate " "Found entity 1: NAND_gate" {  } { { "Basic_Logic/NAND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/inverter.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverter-inverter " "Found design unit 1: Inverter-inverter" {  } { { "Basic_Logic/Inverter.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Inverter-cocurrent " "Found design unit 2: Inverter-cocurrent" {  } { { "Basic_Logic/Inverter.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Basic_Logic/Inverter.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Driver-driver " "Found design unit 1: Driver-driver" {  } { { "Basic_Logic/Driver.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878811 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Driver-concurrent " "Found design unit 2: Driver-concurrent" {  } { { "Basic_Logic/Driver.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "Basic_Logic/Driver.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic/and_gate.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic_logic/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AND_gate " "Found design unit 1: AND_gate-AND_gate" {  } { { "Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878813 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_gate-concurent " "Found design unit 2: AND_gate-concurent" {  } { { "Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878813 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751053878813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751053878813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Logic_Top " "Elaborating entity \"Basic_Logic_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1751053878847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:AND_inst " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:AND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "AND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate OR_gate:OR_inst " "Elaborating entity \"OR_gate\" for hierarchy \"OR_gate:OR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "OR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate NAND_gate:NAND_inst " "Elaborating entity \"NAND_gate\" for hierarchy \"NAND_gate:NAND_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NAND_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_gate NOR_gate:NOR_inst " "Elaborating entity \"NOR_gate\" for hierarchy \"NOR_gate:NOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "NOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate XOR_gate:XOR_inst " "Elaborating entity \"XOR_gate\" for hierarchy \"XOR_gate:XOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "XOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_L XNOR_L:XNOR_inst " "Elaborating entity \"XNOR_L\" for hierarchy \"XNOR_L:XNOR_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "XNOR_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Inverter:INV_inst " "Elaborating entity \"Inverter\" for hierarchy \"Inverter:INV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "INV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver Driver:DRV_inst " "Elaborating entity \"Driver\" for hierarchy \"Driver:DRV_inst\"" {  } { { "Basic_Logic/Basic_Logic_Top.vhd" "DRV_inst" { Text "C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751053878871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1751053879466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1751053880315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751053880315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1751053881789 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1751053881789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1751053881789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1751053881789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751053881810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 21:51:21 2025 " "Processing ended: Fri Jun 27 21:51:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751053881810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751053881810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751053881810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751053881810 ""}
