$date
	Tue Oct 17 21:40:58 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_Reg32b $end
$var wire 32 ! data_out [0:31] $end
$var reg 1 " clk $end
$var reg 32 # data_in [0:31] $end
$var integer 32 $ i [31:0] $end
$var reg 1 % res $end
$scope module inst $end
$var wire 1 & clk $end
$var wire 32 ' data_in [0:31] $end
$var wire 32 ( data_out [0:31] $end
$var wire 1 ) res $end
$scope module inst1 $end
$var wire 1 & clk $end
$var wire 1 * d $end
$var wire 1 ) res $end
$var reg 1 + q $end
$upscope $end
$scope module inst2 $end
$var wire 1 & clk $end
$var wire 1 , d $end
$var wire 1 ) res $end
$var reg 1 - q $end
$upscope $end
$scope module inst3 $end
$var wire 1 & clk $end
$var wire 1 . d $end
$var wire 1 ) res $end
$var reg 1 / q $end
$upscope $end
$scope module inst4 $end
$var wire 1 & clk $end
$var wire 1 0 d $end
$var wire 1 ) res $end
$var reg 1 1 q $end
$upscope $end
$scope module inst5 $end
$var wire 1 & clk $end
$var wire 1 2 d $end
$var wire 1 ) res $end
$var reg 1 3 q $end
$upscope $end
$scope module inst6 $end
$var wire 1 & clk $end
$var wire 1 4 d $end
$var wire 1 ) res $end
$var reg 1 5 q $end
$upscope $end
$scope module inst7 $end
$var wire 1 & clk $end
$var wire 1 6 d $end
$var wire 1 ) res $end
$var reg 1 7 q $end
$upscope $end
$scope module inst8 $end
$var wire 1 & clk $end
$var wire 1 8 d $end
$var wire 1 ) res $end
$var reg 1 9 q $end
$upscope $end
$scope module inst9 $end
$var wire 1 & clk $end
$var wire 1 : d $end
$var wire 1 ) res $end
$var reg 1 ; q $end
$upscope $end
$scope module inst10 $end
$var wire 1 & clk $end
$var wire 1 < d $end
$var wire 1 ) res $end
$var reg 1 = q $end
$upscope $end
$scope module inst11 $end
$var wire 1 & clk $end
$var wire 1 > d $end
$var wire 1 ) res $end
$var reg 1 ? q $end
$upscope $end
$scope module inst12 $end
$var wire 1 & clk $end
$var wire 1 @ d $end
$var wire 1 ) res $end
$var reg 1 A q $end
$upscope $end
$scope module inst13 $end
$var wire 1 & clk $end
$var wire 1 B d $end
$var wire 1 ) res $end
$var reg 1 C q $end
$upscope $end
$scope module inst14 $end
$var wire 1 & clk $end
$var wire 1 D d $end
$var wire 1 ) res $end
$var reg 1 E q $end
$upscope $end
$scope module inst15 $end
$var wire 1 & clk $end
$var wire 1 F d $end
$var wire 1 ) res $end
$var reg 1 G q $end
$upscope $end
$scope module inst16 $end
$var wire 1 & clk $end
$var wire 1 H d $end
$var wire 1 ) res $end
$var reg 1 I q $end
$upscope $end
$scope module inst17 $end
$var wire 1 & clk $end
$var wire 1 J d $end
$var wire 1 ) res $end
$var reg 1 K q $end
$upscope $end
$scope module inst18 $end
$var wire 1 & clk $end
$var wire 1 L d $end
$var wire 1 ) res $end
$var reg 1 M q $end
$upscope $end
$scope module inst19 $end
$var wire 1 & clk $end
$var wire 1 N d $end
$var wire 1 ) res $end
$var reg 1 O q $end
$upscope $end
$scope module inst20 $end
$var wire 1 & clk $end
$var wire 1 P d $end
$var wire 1 ) res $end
$var reg 1 Q q $end
$upscope $end
$scope module inst21 $end
$var wire 1 & clk $end
$var wire 1 R d $end
$var wire 1 ) res $end
$var reg 1 S q $end
$upscope $end
$scope module inst22 $end
$var wire 1 & clk $end
$var wire 1 T d $end
$var wire 1 ) res $end
$var reg 1 U q $end
$upscope $end
$scope module inst23 $end
$var wire 1 & clk $end
$var wire 1 V d $end
$var wire 1 ) res $end
$var reg 1 W q $end
$upscope $end
$scope module inst24 $end
$var wire 1 & clk $end
$var wire 1 X d $end
$var wire 1 ) res $end
$var reg 1 Y q $end
$upscope $end
$scope module inst25 $end
$var wire 1 & clk $end
$var wire 1 Z d $end
$var wire 1 ) res $end
$var reg 1 [ q $end
$upscope $end
$scope module inst26 $end
$var wire 1 & clk $end
$var wire 1 \ d $end
$var wire 1 ) res $end
$var reg 1 ] q $end
$upscope $end
$scope module inst27 $end
$var wire 1 & clk $end
$var wire 1 ^ d $end
$var wire 1 ) res $end
$var reg 1 _ q $end
$upscope $end
$scope module inst28 $end
$var wire 1 & clk $end
$var wire 1 ` d $end
$var wire 1 ) res $end
$var reg 1 a q $end
$upscope $end
$scope module inst29 $end
$var wire 1 & clk $end
$var wire 1 b d $end
$var wire 1 ) res $end
$var reg 1 c q $end
$upscope $end
$scope module inst30 $end
$var wire 1 & clk $end
$var wire 1 d d $end
$var wire 1 ) res $end
$var reg 1 e q $end
$upscope $end
$scope module inst31 $end
$var wire 1 & clk $end
$var wire 1 f d $end
$var wire 1 ) res $end
$var reg 1 g q $end
$upscope $end
$scope module inst32 $end
$var wire 1 & clk $end
$var wire 1 h d $end
$var wire 1 ) res $end
$var reg 1 i q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xi
0h
xg
0f
xe
0d
xc
0b
xa
0`
x_
0^
x]
0\
x[
0Z
xY
0X
xW
0V
xU
0T
xS
0R
xQ
0P
xO
0N
xM
0L
xK
0J
xI
0H
xG
0F
xE
0D
xC
0B
xA
0@
x?
0>
x=
0<
x;
0:
x9
08
x7
06
x5
04
x3
02
x1
00
x/
0.
x-
0,
x+
0*
1)
bx (
b0 '
0&
1%
b1 $
b0 #
0"
bx !
$end
#50
0+
0-
0/
01
03
05
07
09
0;
0=
0?
0A
0C
0E
0G
0I
0K
0M
0O
0Q
0S
0U
0W
0Y
0[
0]
0_
0a
0c
0e
0g
0i
b0 !
b0 (
1"
1&
#60
1h
b10 $
b1 #
b1 '
#100
0"
0&
#120
1f
0h
b11 $
b10 #
b10 '
#150
1g
b10 !
b10 (
1"
1&
#180
1h
b100 $
b11 #
b11 '
#200
0"
0&
#240
1d
0f
0h
b101 $
b100 #
b100 '
#250
1e
0g
b100 !
b100 (
1"
1&
#300
1h
0"
0&
b110 $
b101 #
b101 '
#340
0%
0)
#350
0e
b0 !
b0 (
1"
1&
#360
1f
0h
b111 $
b110 #
b110 '
#400
0"
0&
#420
1h
b1000 $
b111 #
b111 '
#440
1%
1)
#450
1e
1g
1i
b111 !
b111 (
1"
1&
#480
1b
0d
0f
0h
b1001 $
b1000 #
b1000 '
#500
0"
0&
#540
1h
b1010 $
b1001 #
b1001 '
#550
0g
0e
1c
b1001 !
b1001 (
1"
1&
#600
1f
0h
0"
0&
b1011 $
b1010 #
b1010 '
#650
1g
0i
b1010 !
b1010 (
1"
1&
#660
1h
b1100 $
b1011 #
b1011 '
#700
0"
0&
#720
1d
0f
0h
b1101 $
b1100 #
b1100 '
#750
0g
1e
b1100 !
b1100 (
1"
1&
#780
1h
b1110 $
b1101 #
b1101 '
#800
0"
0&
#840
1f
0h
b1111 $
b1110 #
b1110 '
#850
1g
b1110 !
b1110 (
1"
1&
#900
1h
0"
0&
b10000 $
b1111 #
b1111 '
#950
1i
b1111 !
b1111 (
1"
1&
#960
1`
0b
0d
0f
0h
b10001 $
b10000 #
b10000 '
#1000
0"
0&
#1020
1h
b10010 $
b10001 #
b10001 '
#1050
1a
0c
0e
0g
b10001 !
b10001 (
1"
1&
#1080
1f
0h
b10011 $
b10010 #
b10010 '
#1100
0"
0&
#1140
1h
b10100 $
b10011 #
b10011 '
#1150
1g
b10011 !
b10011 (
1"
1&
#1200
1d
0f
0h
0"
0&
b10101 $
b10100 #
b10100 '
#1250
1e
0g
0i
b10100 !
b10100 (
1"
1&
#1300
0"
0&
#1350
1"
1&
#1400
0"
0&
#1450
1"
1&
#1500
0"
0&
