{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434414296673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434414296674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 21:24:56 2015 " "Processing started: Mon Jun 15 21:24:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434414296674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434414296674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testQCoutput_final -c testQCoutput_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off testQCoutput_final -c testQCoutput_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434414296674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434414297209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xgate2pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xgate2pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XGATE2pos1-XGATE2_structural " "Found design unit 1: XGATE2pos1-XGATE2_structural" {  } { { "Xgate2pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate2pos1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""} { "Info" "ISGN_ENTITY_NAME" "1 XGATE2pos1 " "Found entity 1: XGATE2pos1" {  } { { "Xgate2pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate2pos1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file xgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xgate-myX " "Found design unit 1: Xgate-myX" {  } { { "Xgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xgate " "Found entity 1: Xgate" {  } { { "Xgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Xgate.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_transmitter-uart_trans_behav " "Found design unit 1: uart_transmitter-uart_trans_behav" {  } { { "uart_transmitter.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_transmitter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_transmitter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl-behavioral " "Found design unit 1: uart_ctrl-behavioral" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "uart_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/uart_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testuart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testuart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testUART-structural " "Found design unit 1: testUART-structural" {  } { { "testUART.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""} { "Info" "ISGN_ENTITY_NAME" "1 testUART " "Found entity 1: testUART" {  } { { "testUART.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testUART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_reader-behavioral " "Found design unit 1: RAM_reader-behavioral" {  } { { "RAM_reader.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/RAM_reader.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_reader " "Found entity 1: RAM_reader" {  } { { "RAM_reader.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/RAM_reader.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qc_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qc_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qc_buttons-qc_buttons_structural " "Found design unit 1: qc_buttons-qc_buttons_structural" {  } { { "qc_buttons.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qc_buttons.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""} { "Info" "ISGN_ENTITY_NAME" "1 qc_buttons " "Found entity 1: qc_buttons" {  } { { "qc_buttons.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qc_buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasegate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file phasegate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASEgate-myPHASE " "Found design unit 1: PHASEgate-myPHASE" {  } { { "PHASEgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/PHASEgate.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""} { "Info" "ISGN_ENTITY_NAME" "1 PHASEgate " "Found entity 1: PHASEgate" {  } { { "PHASEgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/PHASEgate.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file normalizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Normalizer-behavioral " "Found design unit 1: Normalizer-behavioral" {  } { { "Normalizer.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Normalizer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "Normalizer.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Normalizer.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "mux2.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mux2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mux2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-myMult " "Found design unit 1: mult-myMult" {  } { { "mult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mult.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mult.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainclk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainclk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainclk_div-SYN " "Found design unit 1: mainclk_div-SYN" {  } { { "mainclk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mainclk_div.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainclk_div " "Found entity 1: mainclk_div" {  } { { "mainclk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mainclk_div.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_generic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_generic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_GENERIC-RTL " "Found design unit 1: LFSR_GENERIC-RTL" {  } { { "lfsr_generic.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/lfsr_generic.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GENERIC " "Found entity 1: LFSR_GENERIC" {  } { { "lfsr_generic.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/lfsr_generic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadamardgate3pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hadamardgate3pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HADAMARDgate3pos1-HADAMARDgate3_structural " "Found design unit 1: HADAMARDgate3pos1-HADAMARDgate3_structural" {  } { { "HADAMARDgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate3pos1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""} { "Info" "ISGN_ENTITY_NAME" "1 HADAMARDgate3pos1 " "Found entity 1: HADAMARDgate3pos1" {  } { { "HADAMARDgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate3pos1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadamardgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hadamardgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HADAMARDgate-myH " "Found design unit 1: HADAMARDgate-myH" {  } { { "HADAMARDgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""} { "Info" "ISGN_ENTITY_NAME" "1 HADAMARDgate " "Found entity 1: HADAMARDgate" {  } { { "HADAMARDgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groveroracle_00.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file groveroracle_00.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GroverOracle_00-structural " "Found design unit 1: GroverOracle_00-structural" {  } { { "GroverOracle_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverOracle_00.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""} { "Info" "ISGN_ENTITY_NAME" "1 GroverOracle_00 " "Found entity 1: GroverOracle_00" {  } { { "GroverOracle_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverOracle_00.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groveralgorithm_00.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file groveralgorithm_00.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GroverAlgorithm_00-structural " "Found design unit 1: GroverAlgorithm_00-structural" {  } { { "GroverAlgorithm_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverAlgorithm_00.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""} { "Info" "ISGN_ENTITY_NAME" "1 GroverAlgorithm_00 " "Found entity 1: GroverAlgorithm_00" {  } { { "GroverAlgorithm_00.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/GroverAlgorithm_00.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expander_merge4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expander_merge4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXPANDER_MERGE4-EXPANDER_MERGE4_behavioral " "Found design unit 1: EXPANDER_MERGE4-EXPANDER_MERGE4_behavioral" {  } { { "expander_merge4.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/expander_merge4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXPANDER_MERGE4 " "Found entity 1: EXPANDER_MERGE4" {  } { { "expander_merge4.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/expander_merge4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297740 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "DFF.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/DFF.vhdl" 5 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1434414297760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF-behavioral " "Found design unit 1: DFF-behavioral" {  } { { "DFF.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/DFF.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crotgate3pos0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crotgate3pos0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CROTGATE3pos0-CROTGATE3_structural " "Found design unit 1: CROTGATE3pos0-CROTGATE3_structural" {  } { { "CROTgate3pos0.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CROTgate3pos0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297763 ""} { "Info" "ISGN_ENTITY_NAME" "1 CROTGATE3pos0 " "Found entity 1: CROTGATE3pos0" {  } { { "CROTgate3pos0.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CROTgate3pos0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexnum.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file complexnum.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complexNum-myComplex " "Found design unit 1: complexNum-myComplex" {  } { { "complexNum.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexNum.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297766 ""} { "Info" "ISGN_ENTITY_NAME" "1 complexNum " "Found entity 1: complexNum" {  } { { "complexNum.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexNum.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complexmult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file complexmult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complexMult-myCMult " "Found design unit 1: complexMult-myCMult" {  } { { "complexMult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexMult.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297769 ""} { "Info" "ISGN_ENTITY_NAME" "1 complexMult " "Found entity 1: complexMult" {  } { { "complexMult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexMult.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnotgate3pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnotgate3pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOTGATE3pos1-CNOTGATE3_structural " "Found design unit 1: CNOTGATE3pos1-CNOTGATE3_structural" {  } { { "CNOTgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate3pos1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297771 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOTGATE3pos1 " "Found entity 1: CNOTGATE3pos1" {  } { { "CNOTgate3pos1.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate3pos1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnotgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cnotgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOTgate-myCNOT " "Found design unit 1: CNOTgate-myCNOT" {  } { { "CNOTgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297775 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOTgate " "Found entity 1: CNOTgate" {  } { { "CNOTgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnot_u.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cnot_u.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOT_u-behavioral " "Found design unit 1: CNOT_u-behavioral" {  } { { "CNOT_u.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOT_u.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOT_u " "Found entity 1: CNOT_u" {  } { { "CNOT_u.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOT_u.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behaviour " "Found design unit 1: clk_div-behaviour" {  } { { "clk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/clk_div.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/clk_div.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cascadephase.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cascadephase.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascadephase-structural " "Found design unit 1: cascadephase-structural" {  } { { "cascadephase.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/cascadephase.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascadephase " "Found entity 1: cascadephase" {  } { { "cascadephase.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/cascadephase.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_tgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c_tgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Tgate-mixed " "Found design unit 1: C_Tgate-mixed" {  } { { "C_Tgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_Tgate " "Found entity 1: C_Tgate" {  } { { "C_Tgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Tgate.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_sgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c_sgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Sgate-mixed " "Found design unit 1: C_Sgate-mixed" {  } { { "C_Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_Sgate " "Found entity 1: C_Sgate" {  } { { "C_Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/C_Sgate.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_interface-behavioral " "Found design unit 1: button_interface-behavioral" {  } { { "button_interface.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/button_interface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_interface " "Found entity 1: button_interface" {  } { { "button_interface.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/button_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-myAdd " "Found design unit 1: adder-myAdd" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testonegate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testonegate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testOneGate-myTest " "Found design unit 1: testOneGate-myTest" {  } { { "testOneGate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testOneGate.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""} { "Info" "ISGN_ENTITY_NAME" "1 testOneGate " "Found entity 1: testOneGate" {  } { { "testOneGate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testOneGate.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testhardware.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testhardware.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testhardware-structural " "Found design unit 1: testhardware-structural" {  } { { "testhardware.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testhardware.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""} { "Info" "ISGN_ENTITY_NAME" "1 testhardware " "Found entity 1: testhardware" {  } { { "testhardware.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testhardware.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sgate-myS " "Found design unit 1: Sgate-myS" {  } { { "Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Sgate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sgate " "Found entity 1: Sgate" {  } { { "Sgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Sgate.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qureg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file qureg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quReg-myReg " "Found design unit 1: quReg-myReg" {  } { { "quReg.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quReg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""} { "Info" "ISGN_ENTITY_NAME" "1 quReg " "Found entity 1: quReg" {  } { { "quReg.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quReg.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qurecords.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file qurecords.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quRecords " "Found design unit 1: quRecords" {  } { { "quRecords.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quRecords.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qubit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qubit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qubit_mux-qubit_mux_behav " "Found design unit 1: qubit_mux-qubit_mux_behav" {  } { { "qubit_mux.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qubit_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""} { "Info" "ISGN_ENTITY_NAME" "1 qubit_mux " "Found entity 1: qubit_mux" {  } { { "qubit_mux.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qubit_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantumregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file quantumregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuantumRegister-behavioral " "Found design unit 1: QuantumRegister-behavioral" {  } { { "QuantumRegister.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QuantumRegister.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuantumRegister " "Found entity 1: QuantumRegister" {  } { { "QuantumRegister.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QuantumRegister.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantumfft3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file quantumfft3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quantumFFT3-structural " "Found design unit 1: quantumFFT3-structural" {  } { { "quantumFFT3.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""} { "Info" "ISGN_ENTITY_NAME" "1 quantumFFT3 " "Found entity 1: quantumFFT3" {  } { { "quantumFFT3.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quantumFFT3.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qc_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qc_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QC_ctrl-QC_ctrl_behav " "Found design unit 1: QC_ctrl-QC_ctrl_behav" {  } { { "QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""} { "Info" "ISGN_ENTITY_NAME" "1 QC_ctrl " "Found entity 1: QC_ctrl" {  } { { "QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297808 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"GENERIC\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement testQCoutput_final.vhd(146) " "VHDL syntax error at testQCoutput_final.vhd(146) near text \"GENERIC\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"<=\" testQCoutput_final.vhd(147) " "VHDL syntax error at testQCoutput_final.vhd(147) near text \"PORT\";  expecting \"<=\"" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" testQCoutput_final.vhd(147) " "VHDL syntax error at testQCoutput_final.vhd(147) near text \";\";  expecting \"<=\"" {  } { { "testQCoutput_final.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput_final.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testqcoutput_final.vhd 0 0 " "Found 0 design units, including 0 entities, in source file testqcoutput_final.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testqcoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testqcoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testQCoutput-structural " "Found design unit 1: testQCoutput-structural" {  } { { "testQCoutput.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""} { "Info" "ISGN_ENTITY_NAME" "1 testQCoutput " "Found entity 1: testQCoutput" {  } { { "testQCoutput.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/testQCoutput.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434414297824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434414297926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 15 21:24:57 2015 " "Processing ended: Mon Jun 15 21:24:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434414297926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434414297926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434414297926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434414297926 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434414298571 ""}
