
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2865.93

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_imm.internal_data[5]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.51    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _282_/A (INVx1_ASAP7_75t_R)
    44   39.99  237.78  106.49 1106.49 ^ _282_/Y (INVx1_ASAP7_75t_R)
                                         _044_ (net)
                237.78    0.00 1106.49 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1106.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          7.15    7.15   library removal time
                                  7.15   data required time
-----------------------------------------------------------------------------
                                  7.15   data required time
                               -1106.49   data arrival time
-----------------------------------------------------------------------------
                               1099.34   slack (MET)


Startpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.51   18.88   39.24   39.24 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _038_ (net)
                 18.88    0.00   39.24 ^ _356_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.55    5.83    6.99   46.23 v _356_/Y (OAI21x1_ASAP7_75t_R)
                                         _050_ (net)
                  5.83    0.00   46.23 v stage_is_add.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 46.23   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.32    9.32   library hold time
                                  9.32   data required time
-----------------------------------------------------------------------------
                                  9.32   data required time
                                -46.23   data arrival time
-----------------------------------------------------------------------------
                                 36.91   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_imm.internal_data[5]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _282_/A (INVx1_ASAP7_75t_R)
    44   51.13  303.58  135.59 1135.59 ^ _282_/Y (INVx1_ASAP7_75t_R)
                                         _044_ (net)
                303.58    0.00 1135.59 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1135.59   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -31.55 4968.45   library recovery time
                               4968.45   data required time
-----------------------------------------------------------------------------
                               4968.45   data required time
                               -1135.59   data arrival time
-----------------------------------------------------------------------------
                               3832.86   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    1.06    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.00    0.00 1000.00 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.55    5.22    4.85 1004.85 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  5.22    0.00 1004.85 v _269_/E (OR5x1_ASAP7_75t_R)
    11    7.48   49.70   61.90 1066.75 v _269_/Y (OR5x1_ASAP7_75t_R)
                                         _097_ (net)
                 49.70    0.00 1066.75 v _275_/A (OR2x4_ASAP7_75t_R)
     2    1.20   10.80   36.33 1103.08 v _275_/Y (OR2x4_ASAP7_75t_R)
                                         _103_ (net)
                 10.80    0.00 1103.08 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.24   12.67   26.17 1129.25 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 12.67    0.00 1129.25 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.00    4.53    4.82 1134.07 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  4.53    0.00 1134.07 ^ int_rf_wr_en_id (out)
                               1134.07   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1134.07   data arrival time
-----------------------------------------------------------------------------
                               2865.93   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_imm.internal_data[5]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    0.68    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.00    0.00 1000.00 v _282_/A (INVx1_ASAP7_75t_R)
    44   51.13  303.58  135.59 1135.59 ^ _282_/Y (INVx1_ASAP7_75t_R)
                                         _044_ (net)
                303.58    0.00 1135.59 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1135.59   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_imm.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -31.55 4968.45   library recovery time
                               4968.45   data required time
-----------------------------------------------------------------------------
                               4968.45   data required time
                               -1135.59   data arrival time
-----------------------------------------------------------------------------
                               3832.86   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    1.06    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.00    0.00 1000.00 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.55    5.22    4.85 1004.85 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  5.22    0.00 1004.85 v _269_/E (OR5x1_ASAP7_75t_R)
    11    7.48   49.70   61.90 1066.75 v _269_/Y (OR5x1_ASAP7_75t_R)
                                         _097_ (net)
                 49.70    0.00 1066.75 v _275_/A (OR2x4_ASAP7_75t_R)
     2    1.20   10.80   36.33 1103.08 v _275_/Y (OR2x4_ASAP7_75t_R)
                                         _103_ (net)
                 10.80    0.00 1103.08 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.24   12.67   26.17 1129.25 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 12.67    0.00 1129.25 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.00    4.53    4.82 1134.07 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  4.53    0.00 1134.07 ^ int_rf_wr_en_id (out)
                               1134.07   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1134.07   data arrival time
-----------------------------------------------------------------------------
                               2865.93   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.16e-06   6.83e-08   4.25e-09   8.23e-06  77.2%
Combinational          1.16e-06   1.26e-06   1.96e-08   2.43e-06  22.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.31e-06   1.33e-06   2.39e-08   1.07e-05 100.0%
                          87.3%      12.4%       0.2%
