#@ # 
#@ # Running pt_shell Version O-2018.06 for linux64 -- May 16, 2018
#@ # Date:   Tue May 23 22:17:45 2023
#@ # Run by: ramadugu@mo.ece.pdx.edu
#@ 

source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup
#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup

#@ #
#@ # .synopsys_pt.setup: Initialization File for PrimeTime
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparcOS5" || $sh_arch == "hpux10" ||      $sh_arch == "hp32" || $sh_arch == "linux" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ 
#@ #
#@ # Synopsys strongly recommends that you use new variable message
#@ # tracing for debugging purposes only.
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ alias report_constraints	report_constraint
#@ alias report_clocks		report_clock
#@ 
#@ #
#@ # The alias for get_clock was added when get_clock_network_objects
#@ # was introduced, as it conflicts with get_clocks (and get_clock is a
#@ # typical abbreviation for get_clocks)
#@ #
#@ alias get_clock get_clocks
#@ 
#@ 
#@ #
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ 
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/admin/setup/.synopsys_pt.setup

source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.synopsys_pt.setup
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.synopsys_pt.setup

#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ #  Library Setup
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ set synthetic_library dw_foundation.sldb
#@ 
#@ # This ensures that temporary files generated during
#@ # analysis [reading of verilog/vhdl] are stored in the directory "analyzed"
#@ #define_design_lib DEFAULT -path ./analyzed
#@ 
#@ #suppress_message {VHDL-2285 TIM-052 UID-401 OPT-1006 VHD-4 PSYN-256 TLUP-004 TLUP-005 MWDC-023 PSYN-040 PSYN-087 PSYN-088}
#@ 
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ # General setup
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ # Create log files with datestamp
#@ set timestamp [clock format [clock scan now] -format "%Y-%m-%d_%H-%M"]
#@ set sh_output_log_file "${synopsys_program_name}.log.$timestamp"
#@ set sh_command_log_file "${synopsys_program_name}.cmd.$timestamp"
#@ 
#@ # Disable tracking and reporting of when new variables are created
#@ set sh_new_variable_message false
#@ 
#@ # No assign or tri in verilog netlist
#@ set verilogout_no_tri true
#@ 
#@ 
#@ # For ICC
#@ echo "setting auto_restore_mw_cel_lib_setup true"
#@ set auto_restore_mw_cel_lib_setup true
#@ 
#@ set enable_page_mode false
#@ set sh_enable_page_mode false
#@ 
#@ alias _ measure_time
#@ 
#@ alias o {puts "setting top_design to: " ; set top_design ORCA_TOP}
#@ alias e {puts "setting top_design to: " ; set top_design ExampleRocketSystem}
#@ alias f {puts "setting top_design to: " ; set top_design fifo1}
#@ alias fs {puts "setting top_design to: " ; set top_design fifo1_sram}
#@ 
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.synopsys_pt.setup

#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/itcl4.0.2/itcl.tcl

#@ #
#@ # itcl.tcl
#@ # ----------------------------------------------------------------------
#@ # Invoked automatically upon startup to customize the interpreter
#@ # for [incr Tcl].
#@ # ----------------------------------------------------------------------
#@ #   AUTHOR:  Michael J. McLennan
#@ #            Bell Labs Innovations for Lucent Technologies
#@ #            mmclennan@lucent.com
#@ #            http://www.tcltk.com/itcl
#@ # ----------------------------------------------------------------------
#@ #            Copyright (c) 1993-1998  Lucent Technologies, Inc.
#@ # ======================================================================
#@ # See the file "license.terms" for information on usage and
#@ # redistribution of this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ 
#@ proc ::itcl::delete_helper { name args } {
#@     ::itcl::delete object $name
#@ }
#@ 
#@ # ----------------------------------------------------------------------
#@ #  USAGE:  local <className> <objName> ?<arg> <arg>...?
#@ #
#@ #  Creates a new object called <objName> in class <className>, passing
#@ #  the remaining <arg>'s to the constructor.  Unlike the usual
#@ #  [incr Tcl] objects, however, an object created by this procedure
#@ #  will be automatically deleted when the local call frame is destroyed.
#@ #  This command is useful for creating objects that should only remain
#@ #  alive until a procedure exits.
#@ # ----------------------------------------------------------------------
#@ proc ::itcl::local {class name args} {
#@     set ptr [uplevel [list $class $name] $args]
#@     uplevel [list set itcl-local-$ptr $ptr]
#@     set cmd [uplevel namespace which -command $ptr]
#@     uplevel [list trace variable itcl-local-$ptr u         "::itcl::delete_helper $cmd"]
#@     return $ptr
#@ }
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_mkindex
#@ # ----------------------------------------------------------------------
#@ # Define Itcl commands that will be recognized by the auto_mkindex
#@ # parser in Tcl...
#@ #
#@ 
#@ #
#@ # USAGE:  itcl::class name body
#@ # Adds an entry for the given class declaration.
#@ #
#@ foreach __cmd {itcl::class class itcl::type type ictl::widget widget itcl::widgetadaptor widgetadaptor itcl::extendedclass extendedclass} {
#@     auto_mkindex_parser::command $__cmd {name body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@ 
#@ 	variable parser
#@ 	variable contextStack
#@ 	set contextStack [linsert $contextStack 0 $name]
#@ 	$parser eval $body
#@ 	set contextStack [lrange $contextStack 1 end]
#@     }
#@ }
#@ # -- Starting source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/tcl8.6/auto.tcl

#@ # auto.tcl --
#@ #
#@ # utility procs formerly in init.tcl dealing with auto execution of commands
#@ # and can be auto loaded themselves.
#@ #
#@ # Copyright (c) 1991-1993 The Regents of the University of California.
#@ # Copyright (c) 1994-1998 Sun Microsystems, Inc.
#@ #
#@ # See the file "license.terms" for information on usage and redistribution of
#@ # this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ #
#@ 
#@ # auto_reset --
#@ #
#@ # Destroy all cached information for auto-loading and auto-execution, so that
#@ # the information gets recomputed the next time it's needed.  Also delete any
#@ # commands that are listed in the auto-load index.
#@ #
#@ # Arguments:
#@ # None.
#@ 
#@ proc auto_reset {} {
#@     global auto_execs auto_index auto_path
#@     if {[array exists auto_index]} {
#@ 	foreach cmdName [array names auto_index] {
#@ 	    set fqcn [namespace which $cmdName]
#@ 	    if {$fqcn eq ""} {
#@ 		continue
#@ 	    }
#@ 	    rename $fqcn {}
#@ 	}
#@     }
#@     unset -nocomplain auto_execs auto_index ::tcl::auto_oldpath
#@     if {[catch {llength $auto_path}]} {
#@ 	set auto_path [list [info library]]
#@     } elseif {[info library] ni $auto_path} {
#@ 	lappend auto_path [info library]
#@     }
#@ }
#@ 
#@ # tcl_findLibrary --
#@ #
#@ #	This is a utility for extensions that searches for a library directory
#@ #	using a canonical searching algorithm. A side effect is to source the
#@ #	initialization script and set a global library variable.
#@ #
#@ # Arguments:
#@ # 	basename	Prefix of the directory name, (e.g., "tk")
#@ #	version		Version number of the package, (e.g., "8.0")
#@ #	patch		Patchlevel of the package, (e.g., "8.0.3")
#@ #	initScript	Initialization script to source (e.g., tk.tcl)
#@ #	enVarName	environment variable to honor (e.g., TK_LIBRARY)
#@ #	varName		Global variable to set when done (e.g., tk_library)
#@ 
#@ proc tcl_findLibrary {basename version patch initScript enVarName varName} {
#@     upvar #0 $varName the_library
#@     global auto_path env tcl_platform
#@ 
#@     set dirs {}
#@     set errors {}
#@ 
#@     # The C application may have hardwired a path, which we honor
#@ 
#@     if {[info exists the_library] && $the_library ne ""} {
#@ 	lappend dirs $the_library
#@     } else {
#@ 	# Do the canonical search
#@ 
#@ 	# 1. From an environment variable, if it exists.  Placing this first
#@ 	#    gives the end-user ultimate control to work-around any bugs, or
#@ 	#    to customize.
#@ 
#@         if {[info exists env($enVarName)]} {
#@             lappend dirs $env($enVarName)
#@         }
#@ 
#@ 	# 2. In the package script directory registered within the
#@ 	#    configuration of the package itself.
#@ 
#@ 	catch {
#@ 	    lappend dirs [::${basename}::pkgconfig get scriptdir,runtime]
#@ 	}
#@ 
#@ 	# 3. Relative to auto_path directories.  This checks relative to the
#@ 	# Tcl library as well as allowing loading of libraries added to the
#@ 	# auto_path that is not relative to the core library or binary paths.
#@ 	foreach d $auto_path {
#@ 	    lappend dirs [file join $d $basename$version]
#@ 	    if {$tcl_platform(platform) eq "unix"
#@ 		    && $tcl_platform(os) eq "Darwin"} {
#@ 		# 4. On MacOSX, check the Resources/Scripts subdir too
#@ 		lappend dirs [file join $d $basename$version Resources Scripts]
#@ 	    }
#@ 	}
#@ 
#@ 	# 3. Various locations relative to the executable
#@ 	# ../lib/foo1.0		(From bin directory in install hierarchy)
#@ 	# ../../lib/foo1.0	(From bin/arch directory in install hierarchy)
#@ 	# ../library		(From unix directory in build hierarchy)
#@ 	#
#@ 	# Remaining locations are out of date (when relevant, they ought to be
#@ 	# covered by the $::auto_path seach above) and disabled.
#@ 	#
#@ 	# ../../library		(From unix/arch directory in build hierarchy)
#@ 	# ../../foo1.0.1/library
#@ 	#		(From unix directory in parallel build hierarchy)
#@ 	# ../../../foo1.0.1/library
#@ 	#		(From unix/arch directory in parallel build hierarchy)
#@ 
#@         set parentDir [file dirname [file dirname [info nameofexecutable]]]
#@         set grandParentDir [file dirname $parentDir]
#@         lappend dirs [file join $parentDir lib $basename$version]
#@         lappend dirs [file join $grandParentDir lib $basename$version]
#@         lappend dirs [file join $parentDir library]
#@ 	if {0} {
#@ 	    lappend dirs [file join $grandParentDir library]
#@ 	    lappend dirs [file join $grandParentDir $basename$patch library]
#@ 	    lappend dirs [file join [file dirname $grandParentDir] 			      $basename$patch library]
#@ 	}
#@     }
#@     # uniquify $dirs in order
#@     array set seen {}
#@     foreach i $dirs {
#@ 	# Take note that the [file normalize] below has been noted to cause
#@ 	# difficulties for the freewrap utility.  See Bug 1072136.  Until
#@ 	# freewrap resolves the matter, one might work around the problem by
#@ 	# disabling that branch.
#@ 	if {[interp issafe]} {
#@ 	    set norm $i
#@ 	} else {
#@ 	    set norm [file normalize $i]
#@ 	}
#@ 	if {[info exists seen($norm)]} {
#@ 	    continue
#@ 	}
#@ 	set seen($norm) {}
#@ 	lappend uniqdirs $i
#@     }
#@     set dirs $uniqdirs
#@     foreach i $dirs {
#@         set the_library $i
#@         set file [file join $i $initScript]
#@ 
#@ 	# source everything when in a safe interpreter because we have a
#@ 	# source command, but no file exists command
#@ 
#@         if {[interp issafe] || [file exists $file]} {
#@             if {![catch {uplevel #0 [list source $file]} msg opts]} {
#@                 return
#@             }
#@ 	    append errors "$file: $msg\n"
#@ 	    append errors [dict get $opts -errorinfo]\n
#@         }
#@     }
#@     unset -nocomplain the_library
#@     set msg "Can't find a usable $initScript in the following directories: \n"
#@     append msg "    $dirs\n\n"
#@     append msg "$errors\n\n"
#@     append msg "This probably means that $basename wasn't installed properly.\n"
#@     error $msg
#@ }
#@ 
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_mkindex
#@ # ----------------------------------------------------------------------
#@ # The following procedures are used to generate the tclIndex file from Tcl
#@ # source files.  They use a special safe interpreter to parse Tcl source
#@ # files, writing out index entries as "proc" commands are encountered.  This
#@ # implementation won't work in a safe interpreter, since a safe interpreter
#@ # can't create the special parser and mess with its commands.
#@ 
#@ if {[interp issafe]} {
#@     return	;# Stop sourcing the file here
#@ }
#@ 
#@ # auto_mkindex --
#@ # Regenerate a tclIndex file from Tcl source files.  Takes as argument the
#@ # name of the directory in which the tclIndex file is to be placed, followed
#@ # by any number of glob patterns to use in that directory to locate all of the
#@ # relevant files.
#@ #
#@ # Arguments:
#@ # dir -		Name of the directory in which to create an index.
#@ 
#@ # args -	Any number of additional arguments giving the names of files
#@ #		within dir.  If no additional are given auto_mkindex will look
#@ #		for *.tcl.
#@ 
#@ proc auto_mkindex {dir args} {
#@     if {[interp issafe]} {
#@         error "can't generate index within safe interpreter"
#@     }
#@ 
#@     set oldDir [pwd]
#@     cd $dir
#@ 
#@     append index "# Tcl autoload index file, version 2.0\n"
#@     append index "# This file is generated by the \"auto_mkindex\" command\n"
#@     append index "# and sourced to set up indexing information for one or\n"
#@     append index "# more commands.  Typically each line is a command that\n"
#@     append index "# sets an element in the auto_index array, where the\n"
#@     append index "# element name is the name of a command and the value is\n"
#@     append index "# a script that loads the command.\n\n"
#@     if {![llength $args]} {
#@ 	set args *.tcl
#@     }
#@ 
#@     auto_mkindex_parser::init
#@     foreach file [glob -- {*}$args] {
#@ 	try {
#@ 	    append index [auto_mkindex_parser::mkindex $file]
#@ 	} on error {msg opts} {
#@ 	    cd $oldDir
#@ 	    return -options $opts $msg
#@ 	}
#@     }
#@     auto_mkindex_parser::cleanup
#@ 
#@     set fid [open "tclIndex" w]
#@     puts -nonewline $fid $index
#@     close $fid
#@     cd $oldDir
#@ }
#@ 
#@ # Original version of auto_mkindex that just searches the source code for
#@ # "proc" at the beginning of the line.
#@ 
#@ proc auto_mkindex_old {dir args} {
#@     set oldDir [pwd]
#@     cd $dir
#@     set dir [pwd]
#@     append index "# Tcl autoload index file, version 2.0\n"
#@     append index "# This file is generated by the \"auto_mkindex\" command\n"
#@     append index "# and sourced to set up indexing information for one or\n"
#@     append index "# more commands.  Typically each line is a command that\n"
#@     append index "# sets an element in the auto_index array, where the\n"
#@     append index "# element name is the name of a command and the value is\n"
#@     append index "# a script that loads the command.\n\n"
#@     if {![llength $args]} {
#@ 	set args *.tcl
#@     }
#@     foreach file [glob -- {*}$args] {
#@ 	set f ""
#@ 	set error [catch {
#@ 	    set f [open $file]
#@ 	    while {[gets $f line] >= 0} {
#@ 		if {[regexp {^proc[ 	]+([^ 	]*)} $line match procName]} {
#@ 		    set procName [lindex [auto_qualify $procName "::"] 0]
#@ 		    append index "set [list auto_index($procName)]"
#@ 		    append index " \[list source \[file join \$dir [list $file]\]\]\n"
#@ 		}
#@ 	    }
#@ 	    close $f
#@ 	} msg opts]
#@ 	if {$error} {
#@ 	    catch {close $f}
#@ 	    cd $oldDir
#@ 	    return -options $opts $msg
#@ 	}
#@     }
#@     set f ""
#@     set error [catch {
#@ 	set f [open tclIndex w]
#@ 	puts -nonewline $f $index
#@ 	close $f
#@ 	cd $oldDir
#@     } msg opts]
#@     if {$error} {
#@ 	catch {close $f}
#@ 	cd $oldDir
#@ 	error $msg $info $code
#@ 	return -options $opts $msg
#@     }
#@ }
#@ 
#@ # Create a safe interpreter that can be used to parse Tcl source files
#@ # generate a tclIndex file for autoloading.  This interp contains commands for
#@ # things that need index entries.  Each time a command is executed, it writes
#@ # an entry out to the index file.
#@ 
#@ namespace eval auto_mkindex_parser {
#@     variable parser ""          ;# parser used to build index
#@     variable index ""           ;# maintains index as it is built
#@     variable scriptFile ""      ;# name of file being processed
#@     variable contextStack ""    ;# stack of namespace scopes
#@     variable imports ""         ;# keeps track of all imported cmds
#@     variable initCommands       ;# list of commands that create aliases
#@     if {![info exists initCommands]} {
#@ 	set initCommands [list]
#@     }
#@ 
#@     proc init {} {
#@ 	variable parser
#@ 	variable initCommands
#@ 
#@ 	if {![interp issafe]} {
#@ 	    set parser [interp create -safe]
#@ 	    $parser hide info
#@ 	    $parser hide rename
#@ 	    $parser hide proc
#@ 	    $parser hide namespace
#@ 	    $parser hide eval
#@ 	    $parser hide puts
#@ 	    foreach ns [$parser invokehidden namespace children ::] {
#@ 		# MUST NOT DELETE "::tcl" OR BAD THINGS HAPPEN!
#@ 		if {$ns eq "::tcl"} continue
#@ 		$parser invokehidden namespace delete $ns
#@ 	    }
#@ 	    foreach cmd [$parser invokehidden info commands ::*] {
#@ 		$parser invokehidden rename $cmd {}
#@ 	    }
#@ 	    $parser invokehidden proc unknown {args} {}
#@ 
#@ 	    # We'll need access to the "namespace" command within the
#@ 	    # interp.  Put it back, but move it out of the way.
#@ 
#@ 	    $parser expose namespace
#@ 	    $parser invokehidden rename namespace _%@namespace
#@ 	    $parser expose eval
#@ 	    $parser invokehidden rename eval _%@eval
#@ 
#@ 	    # Install all the registered psuedo-command implementations
#@ 
#@ 	    foreach cmd $initCommands {
#@ 		eval $cmd
#@ 	    }
#@ 	}
#@     }
#@     proc cleanup {} {
#@ 	variable parser
#@ 	interp delete $parser
#@ 	unset parser
#@     }
#@ }
#@ 
#@ # auto_mkindex_parser::mkindex --
#@ #
#@ # Used by the "auto_mkindex" command to create a "tclIndex" file for the given
#@ # Tcl source file.  Executes the commands in the file, and handles things like
#@ # the "proc" command by adding an entry for the index file.  Returns a string
#@ # that represents the index file.
#@ #
#@ # Arguments:
#@ #	file	Name of Tcl source file to be indexed.
#@ 
#@ proc auto_mkindex_parser::mkindex {file} {
#@     variable parser
#@     variable index
#@     variable scriptFile
#@     variable contextStack
#@     variable imports
#@ 
#@     set scriptFile $file
#@ 
#@     set fid [open $file]
#@     set contents [read $fid]
#@     close $fid
#@ 
#@     # There is one problem with sourcing files into the safe interpreter:
#@     # references like "$x" will fail since code is not really being executed
#@     # and variables do not really exist.  To avoid this, we replace all $ with
#@     # \0 (literally, the null char) later, when getting proc names we will
#@     # have to reverse this replacement, in case there were any $ in the proc
#@     # name.  This will cause a problem if somebody actually tries to have a \0
#@     # in their proc name.  Too bad for them.
#@     set contents [string map [list \$ \0] $contents]
#@ 
#@     set index ""
#@     set contextStack ""
#@     set imports ""
#@ 
#@     $parser eval $contents
#@ 
#@     foreach name $imports {
#@         catch {$parser eval [list _%@namespace forget $name]}
#@     }
#@     return $index
#@ }
#@ 
#@ # auto_mkindex_parser::hook command
#@ #
#@ # Registers a Tcl command to evaluate when initializing the slave interpreter
#@ # used by the mkindex parser.  The command is evaluated in the master
#@ # interpreter, and can use the variable auto_mkindex_parser::parser to get to
#@ # the slave
#@ 
#@ proc auto_mkindex_parser::hook {cmd} {
#@     variable initCommands
#@ 
#@     lappend initCommands $cmd
#@ }
#@ 
#@ # auto_mkindex_parser::slavehook command
#@ #
#@ # Registers a Tcl command to evaluate when initializing the slave interpreter
#@ # used by the mkindex parser.  The command is evaluated in the slave
#@ # interpreter.
#@ 
#@ proc auto_mkindex_parser::slavehook {cmd} {
#@     variable initCommands
#@ 
#@     # The $parser variable is defined to be the name of the slave interpreter
#@     # when this command is used later.
#@ 
#@     lappend initCommands "\$parser eval [list $cmd]"
#@ }
#@ 
#@ # auto_mkindex_parser::command --
#@ #
#@ # Registers a new command with the "auto_mkindex_parser" interpreter that
#@ # parses Tcl files.  These commands are fake versions of things like the
#@ # "proc" command.  When you execute them, they simply write out an entry to a
#@ # "tclIndex" file for auto-loading.
#@ #
#@ # This procedure allows extensions to register their own commands with the
#@ # auto_mkindex facility.  For example, a package like [incr Tcl] might
#@ # register a "class" command so that class definitions could be added to a
#@ # "tclIndex" file for auto-loading.
#@ #
#@ # Arguments:
#@ #	name 	Name of command recognized in Tcl files.
#@ #	arglist	Argument list for command.
#@ #	body 	Implementation of command to handle indexing.
#@ 
#@ proc auto_mkindex_parser::command {name arglist body} {
#@     hook [list auto_mkindex_parser::commandInit $name $arglist $body]
#@ }
#@ 
#@ # auto_mkindex_parser::commandInit --
#@ #
#@ # This does the actual work set up by auto_mkindex_parser::command. This is
#@ # called when the interpreter used by the parser is created.
#@ #
#@ # Arguments:
#@ #	name 	Name of command recognized in Tcl files.
#@ #	arglist	Argument list for command.
#@ #	body 	Implementation of command to handle indexing.
#@ 
#@ proc auto_mkindex_parser::commandInit {name arglist body} {
#@     variable parser
#@ 
#@     set ns [namespace qualifiers $name]
#@     set tail [namespace tail $name]
#@     if {$ns eq ""} {
#@         set fakeName [namespace current]::_%@fake_$tail
#@     } else {
#@         set fakeName [namespace current]::[string map {:: _} _%@fake_$name]
#@     }
#@     proc $fakeName $arglist $body
#@ 
#@     # YUK!  Tcl won't let us alias fully qualified command names, so we can't
#@     # handle names like "::itcl::class".  Instead, we have to build procs with
#@     # the fully qualified names, and have the procs point to the aliases.
#@ 
#@     if {[string match *::* $name]} {
#@         set exportCmd [list _%@namespace export [namespace tail $name]]
#@         $parser eval [list _%@namespace eval $ns $exportCmd]
#@ 
#@ 	# The following proc definition does not work if you want to tolerate
#@ 	# space or something else diabolical in the procedure name, (i.e.,
#@ 	# space in $alias). The following does not work:
#@ 	#   "_%@eval {$alias} \$args"
#@ 	# because $alias gets concat'ed to $args.  The following does not work
#@ 	# because $cmd is somehow undefined
#@ 	#   "set cmd {$alias} \; _%@eval {\$cmd} \$args"
#@ 	# A gold star to someone that can make test autoMkindex-3.3 work
#@ 	# properly
#@ 
#@         set alias [namespace tail $fakeName]
#@         $parser invokehidden proc $name {args} "_%@eval {$alias} \$args"
#@         $parser alias $alias $fakeName
#@     } else {
#@         $parser alias $name $fakeName
#@     }
#@     return
#@ }
#@ 
#@ # auto_mkindex_parser::fullname --
#@ #
#@ # Used by commands like "proc" within the auto_mkindex parser.  Returns the
#@ # qualified namespace name for the "name" argument.  If the "name" does not
#@ # start with "::", elements are added from the current namespace stack to
#@ # produce a qualified name.  Then, the name is examined to see whether or not
#@ # it should really be qualified.  If the name has more than the leading "::",
#@ # it is returned as a fully qualified name.  Otherwise, it is returned as a
#@ # simple name.  That way, the Tcl autoloader will recognize it properly.
#@ #
#@ # Arguments:
#@ # name -		Name that is being added to index.
#@ 
#@ proc auto_mkindex_parser::fullname {name} {
#@     variable contextStack
#@ 
#@     if {![string match ::* $name]} {
#@         foreach ns $contextStack {
#@             set name "${ns}::$name"
#@             if {[string match ::* $name]} {
#@                 break
#@             }
#@         }
#@     }
#@ 
#@     if {[namespace qualifiers $name] eq ""} {
#@         set name [namespace tail $name]
#@     } elseif {![string match ::* $name]} {
#@         set name "::$name"
#@     }
#@ 
#@     # Earlier, mkindex replaced all $'s with \0.  Now, we have to reverse that
#@     # replacement.
#@     return [string map [list \0 \$] $name]
#@ }
#@ 
#@ # auto_mkindex_parser::indexEntry --
#@ #
#@ # Used by commands like "proc" within the auto_mkindex parser to add a
#@ # correctly-quoted entry to the index. This is shared code so it is done
#@ # *right*, in one place.
#@ #
#@ # Arguments:
#@ # name -		Name that is being added to index.
#@ 
#@ proc auto_mkindex_parser::indexEntry {name} {
#@     variable index
#@     variable scriptFile
#@ 
#@     # We convert all metacharacters to their backslashed form, and pre-split
#@     # the file name that we know about (which will be a proper list, and so
#@     # correctly quoted).
#@ 
#@     set name [string range [list \}[fullname $name]] 2 end]
#@     set filenameParts [file split $scriptFile]
#@ 
#@     append index [format 	    {set auto_index(%s) [list source [file join $dir %s]]%s} 	    $name $filenameParts \n]
#@     return
#@ }
#@ 
#@ if {[llength $::auto_mkindex_parser::initCommands]} {
#@     return
#@ }
#@ 
#@ # Register all of the procedures for the auto_mkindex parser that will build
#@ # the "tclIndex" file.
#@ 
#@ # AUTO MKINDEX:  proc name arglist body
#@ # Adds an entry to the auto index list for the given procedure name.
#@ 
#@ auto_mkindex_parser::command proc {name args} {
#@     indexEntry $name
#@ }
#@ 
#@ # Conditionally add support for Tcl byte code files.  There are some tricky
#@ # details here.  First, we need to get the tbcload library initialized in the
#@ # current interpreter.  We cannot load tbcload into the slave until we have
#@ # done so because it needs access to the tcl_patchLevel variable.  Second,
#@ # because the package index file may defer loading the library until we invoke
#@ # a command, we need to explicitly invoke auto_load to force it to be loaded.
#@ # This should be a noop if the package has already been loaded
#@ 
#@ auto_mkindex_parser::hook {
#@     try {
#@ 	package require tbcload
#@     } on error {} {
#@ 	# OK, don't have it so do nothing
#@     } on ok {} {
#@ 	if {[namespace which -command tbcload::bcproc] eq ""} {
#@ 	    auto_load tbcload::bcproc
#@ 	}
#@         if {[info commands load] == "load"} {
#@ 	    load {} tbcload $auto_mkindex_parser::parser
#@         }
#@ 
#@ 	# AUTO MKINDEX:  tbcload::bcproc name arglist body
#@ 	# Adds an entry to the auto index list for the given pre-compiled
#@ 	# procedure name.
#@ 
#@ 	auto_mkindex_parser::commandInit tbcload::bcproc {name args} {
#@ 	    indexEntry $name
#@ 	}
#@     }
#@ }
#@ 
#@ # AUTO MKINDEX:  namespace eval name command ?arg arg...?
#@ # Adds the namespace name onto the context stack and evaluates the associated
#@ # body of commands.
#@ #
#@ # AUTO MKINDEX:  namespace import ?-force? pattern ?pattern...?
#@ # Performs the "import" action in the parser interpreter.  This is important
#@ # for any commands contained in a namespace that affect the index.  For
#@ # example, a script may say "itcl::class ...", or it may import "itcl::*" and
#@ # then say "class ...".  This procedure does the import operation, but keeps
#@ # track of imported patterns so we can remove the imports later.
#@ 
#@ auto_mkindex_parser::command namespace {op args} {
#@     switch -- $op {
#@         eval {
#@             variable parser
#@             variable contextStack
#@ 
#@             set name [lindex $args 0]
#@             set args [lrange $args 1 end]
#@ 
#@             set contextStack [linsert $contextStack 0 $name]
#@ 	    $parser eval [list _%@namespace eval $name] $args
#@             set contextStack [lrange $contextStack 1 end]
#@         }
#@         import {
#@             variable parser
#@             variable imports
#@             foreach pattern $args {
#@                 if {$pattern ne "-force"} {
#@                     lappend imports $pattern
#@                 }
#@             }
#@             catch {$parser eval "_%@namespace import $args"}
#@         }
#@ 	ensemble {
#@ 	    variable parser
#@ 	    variable contextStack
#@ 	    if {[lindex $args 0] eq "create"} {
#@ 		set name ::[join [lreverse $contextStack] ::]
#@ 		catch {
#@ 		    set name [dict get [lrange $args 1 end] -command]
#@ 		    if {![string match ::* $name]} {
#@ 			set name ::[join [lreverse $contextStack] ::]$name
#@ 		    }
#@ 		    regsub -all ::+ $name :: name
#@ 		}
#@ 		# create artifical proc to force an entry in the tclIndex
#@ 		$parser eval [list ::proc $name {} {}]
#@ 	    }
#@ 	}
#@     }
#@ }
#@ 
#@ # AUTO MKINDEX:  oo::class create name ?definition?
#@ # Adds an entry to the auto index list for the given class name.
#@ auto_mkindex_parser::command oo::class {op name {body ""}} {
#@     if {$op eq "create"} {
#@ 	indexEntry $name
#@     }
#@ }
#@ auto_mkindex_parser::command class {op name {body ""}} {
#@     if {$op eq "create"} {
#@ 	indexEntry $name
#@     }
#@ }
#@ 
#@ return
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/tcl8.6/auto.tcl

#@ 
#@ #
#@ # USAGE:  itcl::body name arglist body
#@ # Adds an entry for the given method/proc body.
#@ #
#@ foreach __cmd {itcl::body body} {
#@     auto_mkindex_parser::command $__cmd {name arglist body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  itcl::configbody name arglist body
#@ # Adds an entry for the given method/proc body.
#@ #
#@ foreach __cmd {itcl::configbody configbody} {
#@     auto_mkindex_parser::command $__cmd {name body} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  ensemble name ?body?
#@ # Adds an entry to the auto index list for the given ensemble name.
#@ #
#@ foreach __cmd {itcl::ensemble ensemble} {
#@     auto_mkindex_parser::command $__cmd {name {body ""}} {
#@ 	variable index
#@ 	variable scriptFile
#@ 	append index "set [list auto_index([fullname $name])]"
#@ 	append index " \[list source \[file join \$dir [list $scriptFile]\]\]\n"
#@     }
#@ }
#@ 
#@ #
#@ # USAGE:  public arg ?arg arg...?
#@ #         protected arg ?arg arg...?
#@ #         private arg ?arg arg...?
#@ #
#@ # Evaluates the arguments as commands, so we can recognize proc
#@ # declarations within classes.
#@ #
#@ foreach __cmd {public protected private} {
#@     auto_mkindex_parser::command $__cmd {args} {
#@         variable parser
#@         $parser eval $args
#@     }
#@ }
#@ 
#@ # SF bug #246 unset variable __cmd to avoid problems in user programs!!
#@ unset __cmd
#@ 
#@ # ----------------------------------------------------------------------
#@ # auto_import
#@ # ----------------------------------------------------------------------
#@ # This procedure overrides the usual "auto_import" function in the
#@ # Tcl library.  It is invoked during "namespace import" to make see
#@ # if the imported commands reside in an autoloaded library.  If so,
#@ # stubs are created to represent the commands.  Executing a stub
#@ # later on causes the real implementation to be autoloaded.
#@ #
#@ # Arguments -
#@ # pattern	The pattern of commands being imported (like "foo::*")
#@ #               a canonical namespace as returned by [namespace current]
#@ 
#@ proc auto_import {pattern} {
#@     global auto_index
#@ 
#@     set ns [uplevel namespace current]
#@     set patternList [auto_qualify $pattern $ns]
#@ 
#@     auto_load_index
#@ 
#@     foreach pattern $patternList {
#@         foreach name [array names auto_index $pattern] {
#@             if {"" == [info commands $name]} {
#@                 ::itcl::import::stub create $name
#@             }
#@         }
#@     }
#@ }
#@ # -- End source /pkgs/synopsys/pts_vO-2018.06/pts/O-2018.06/auxx/tcllib/lib/itcl4.0.2/itcl.tcl

set top_design {ORCA_TOP}
set dmsa {2}
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl

#@ #set topdir /u/$env(USER)/PSU_RTL2GDS
#@ set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
#@ 
#@ 
#@ source $topdir/$top_design.design_config.tcl
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//ORCA_TOP.design_config.tcl

#@ set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
#@ 
#@ # Decoder ring for the libraries
#@ # You will need to follow another example or look in the library directories to understand.
#@ 
#@ # lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
#@ # /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
#@ # /          $lib_dir                   /lib/ $lib_type /db_nldm
#@ 
#@ # link_library, Target_library use the sub_lib_types and corner variables. 
#@ # For sub_lib_types and corner:
#@ # Example:
#@ #     saed32hvt_ss0p75v125c.db
#@ #     |sub_lib  corner    .db
#@ # The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
#@ # Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
#@ 
#@ # For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
#@ 
#@ # ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
#@ 
#@ 
#@ # ORCA
#@ # The RTL version does not currently have macros
#@ # The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
#@ # Below is an effort to get the design pulled from a lap working for ICC2
#@ # Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
#@ set top_design ORCA_TOP
#@ set FCL 1
#@ set add_ios 0
#@ set pad_design 0
#@ set design_size {1000 800}
#@ set design_io_border 10
#@ set dc_floorplanning 1
#@ set enable_dft 1
#@ set innovus_enable_manual_macro_placement 1
#@ set split_constraints 0
#@ 
#@ # This is the raw RTL without SRAMS
#@ #set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
#@ # This is hacked P&R netlist with SRAMs and test and level shifters removed.
#@ set rtl_list [list ../rtl/$top_design.sv ]
#@ 
#@ set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
#@ #set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
#@ set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
#@ set slow_metal 1p9m_Cmax_-40
#@ set fast_metal 1p9m_Cmax_-40
#@ 
#@ set synth_corners $slow_corner
#@ set synth_corners_slow $slow_corner
#@ set synth_corners_fast $fast_corner
#@ 
#@ set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
#@ # Get just the main standard cells, srams
#@ set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
#@ 
#@ # Full MCMM Corners
#@ if { 0 } {
#@     set corners ""
#@     #Add Worst corners
#@     set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
#@     #Add Best corners
#@     set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
#@     #Add Leakage corners
#@     set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
#@     set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
#@     # Get the main standard cells, and also the level shifters.  Plus srams.
#@     set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
#@ }
#@ 
#@ #set topdir /u/$env(USER)/PSU_RTL2GDS
#@ set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
#@ 
#@ #declaring sub blocks
#@ set sub_block {SDRAM_TOP 
#@ 				BLENDER_0 
#@ 				PCI_TOP 
#@ 				CONTEXT_MEM 
#@ 				RISC_CORE 
#@ 				CLOCKING 
#@ 				BLENDER_1 
#@ 				PARSER 
#@ 				}
#@ 
#@ set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
#@ 
#@ set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
#@ 
#@ 
#@ 
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//ORCA_TOP.design_config.tcl

#@ 
#@ set corners $slow_corner
#@ 
#@ source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//pt/scripts/pt-get-timlibs.tcl

#@ 
#@ 
#@ 
#@ # Set up the search path to the librariesi
#@ # One of the typical lines of the resultant search path is:
#@ # /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
#@ # /          $lib_dir                   /lib/ $lib_type /db_nldm
#@ # The variables are defined in design_config.tcl
#@ set search_path ""
#@ foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
#@ 
#@ 
#@ 
#@ 
#@ # Smartly find all the libraries you need
#@ # Will end up with sometihng like this: 
#@ # saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
#@ # This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
#@ # The variables are defined in the design_config.tcl
#@ # Example:
#@ #     saed32hvt_ss0p75v125c.db
#@ #     |sub_lib  corner    .db
#@ set link_library ""
#@ foreach i $search_path {
#@   foreach k $corners {
#@       foreach m $sub_lib_type {
#@         foreach j [glob -nocomplain $i/$m$k.db ] {
#@           lappend link_library [file tail $j ]
#@         }
#@       }
#@   }
#@ }
#@ lappend link_library *
#@ 
#@ 
#@ # Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
#@ lappend search_path .
#@ 
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//pt/scripts/pt-get-timlibs.tcl

#@ 
#@ read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#@ #read_verilog ../../apr/outputs/${top_design}.route2.vg
#@ current_design ${top_design}
#@ link
#@ set_app_var si_enable_analysis true
#@ read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
#@ #read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
#@ 
#@ set corner_name max_capture
#@ set power_enable_analysis "true"
#@ source -echo -verbose $topdir/constraints/${top_design}.sdc
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc

#@ if { [info exists synopsys_program_name ] } {
#@ 	switch $synopsys_program_name {
#@ 	 "icc2_shell"  {
#@ 		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
#@ 		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
#@ 		if { [info exists flow ] } {
#@ 		    puts " Sourcing the Physical Synthesis DCT UPF"
#@ 		    source ../../syn/outputs/ORCA_TOP.dct.upf
#@ 		} else {
#@ 		    puts " Sourcing the Logical Synthesis DC UPF"
#@ 		    source ../../syn/outputs/ORCA_TOP.dc.upf
#@ 		}
#@ 
#@ 		puts " Creating ICC2 MCMM "
#@ 		foreach mode { func test scan atspeed funcu} {
#@ 		  create_mode $mode
#@ 		}
#@ 		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
#@ 		  set corner_name [lindex $corner 0 ]
#@ 		  set corner_temp [lindex $corner 1 ]
#@ 		  set corner_op_cond [ lindex $corner 2 ]
#@ 		  create_corner $corner_name
#@ 		  # Read the TLUplus file and give it a name.  
#@ 		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
#@ 		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
#@ 		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
#@ 		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
#@ 		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
#@ 		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
#@ 		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
#@ 		  # UPF may indicate additional information for the voltage in a multivoltage design.
#@ 		  set_operating_condition $corner_op_cond -library saed32lvt_c
#@ 		}
#@ 
#@ 		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
#@ 		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
#@ 		  current_scenario [lindex $scenario 0]
#@ 		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
#@ 		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
#@ 		}
#@ 
#@ 		set_scenario_status func_worst -active true -hold false -setup true
#@ 		set_scenario_status func_best  -active true -hold true  -setup false
#@ 		set_scenario_status test_worst -active true -hold false -setup true
#@ 		set_scenario_status test_best  -active true -hold true  -setup false
#@ 
#@ 		current_scenario "func_worst"
#@ 
#@ 	 }
#@ 	 "dc_shell" {
#@ 		 set upf_create_implicit_supply_sets false
#@ 		source ../../constraints/ORCA_TOP.upf
#@ 		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		source ../../constraints/ORCA_TOP_func_worst.sdc
#@ 		set_false_path -from SDRAM_CLK -to SD_DDR_CLK
#@ 
#@ 		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
#@ 		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
#@ 		if { [ info exists mw_lib ] } {
#@ 		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
#@ 		}
#@ 	 }
#@ 	 "pt_shell" {
#@ 		source $topdir/apr/outputs/ORCA_TOP.route2.upf
#@ 		if [ regexp "max" $corner_name ] {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
#@ 		}
#@ 		if [ regexp "min" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_best.sdc
#@ 		}
#@ 		 if [ regexp "min_test" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_best.sdc
#@ 		}
#@ 		if [ regexp "max_test" $corner_name]  {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
#@ 		}
#@ 		 if [ regexp "cc_min" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_best.sdc
#@ 		}
#@ 		 if [ regexp "cc_max" $corner_name]  {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
#@ 		}
#@ 		 if [ regexp "cc_min_test" $corner_name]  {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_best.sdc
#@ 		}
#@ 		 if [ regexp "cc_max_test" $corner_name]  {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
#@ 		}
#@ if [ regexp "max_capture" $corner_name ] {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
#@ 		}
#@ if [ regexp "min_scan" $corner_name ] {
#@ 		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
#@ 		}
#@ if [ regexp "min_capture" $corner_name ] {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
#@ 		}
#@ if [ regexp "min_shift" $corner_name ] {
#@ 		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ 		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
#@ 		}
#@ }
#@ 
#@ }
#@ 	 
#@ 	
#@ } elseif {[get_db root: .program_short_name] == "genus"} {
#@    read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
#@    apply_power_intent
#@    commit_power_intent
#@ #   report_power_intent 
#@    set_units -time ns
#@    source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
#@    set_false_path -from SDRAM_CLK -to SD_DDR_CLK
#@    
#@ } elseif {[get_db root: .program_short_name] == "innovus"} {
#@ 
#@ 	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
#@ }
#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//apr/outputs/ORCA_TOP.route2.upf

#@ ################################################################################
#@ #
#@ # Created by icc2 (Q-2019.12-SP4) save_upf on Tue May 23 04:41:02 2023
#@ #
#@ ################################################################################
#@ 
#@ ################################################################################
#@ #
#@ # Units
#@ # time_unit               : 1e-09
#@ # resistance_unit         : 1000000
#@ # capacitive_load_unit    : 1e-15
#@ # voltage_unit            : 1
#@ # current_unit            : 1e-06
#@ # power_unit              : 1e-12
#@ ################################################################################
#@ 
#@ # Implemented: partial_supplies
#@ 
#@ set_design_attributes -elements {.} -attribute lower_domain_boundary false
#@ create_power_domain PD_ORCA_TOP -include_scope
#@ create_power_domain PD_RISC_CORE -elements I_RISC_CORE
#@ create_supply_net -domain PD_ORCA_TOP VSS
#@ create_supply_net -domain PD_ORCA_TOP VDD
#@ create_supply_net -domain PD_ORCA_TOP VDDH
#@ set_domain_supply_net PD_ORCA_TOP -primary_power_net VDD -primary_ground_net VSS
#@ create_supply_port VDD -domain PD_ORCA_TOP -direction in
#@ create_supply_port VSS -domain PD_ORCA_TOP -direction in
#@ create_supply_port VDDH -domain PD_ORCA_TOP -direction in
#@ connect_supply_net VSS -ports {VSS}
#@ connect_supply_net VDD -ports {VDD}
#@ connect_supply_net VDDH -ports {VDDH}
#@ create_supply_net -domain PD_RISC_CORE VSS -reuse
#@ create_supply_net -domain PD_RISC_CORE VDD -reuse
#@ create_supply_net -domain PD_RISC_CORE VDDH -reuse
#@ set_domain_supply_net PD_RISC_CORE -primary_power_net VDDH -primary_ground_net VSS
#@ set_level_shifter ls_in -domain PD_RISC_CORE -applies_to inputs -rule low_to_high -location self
#@ set_level_shifter ls_out -domain PD_RISC_CORE -applies_to outputs -rule high_to_low -location parent
#@ add_port_state VSS -state {always 0.000000}
#@ add_port_state VDD -state {V0p75 0.750000}
#@ add_port_state VDDH -state {V0p75 0.750000}
#@ add_port_state VDDH -state {V0p95 0.950000}
#@ add_port_state VDD -state {V0p95 0.950000}
#@ add_port_state VDDH -state {V1p16 1.160000}
#@ create_pst power_state -supplies {VDD VDDH VSS}
#@ add_pst_state risc_high_worst -pst power_state -state {V0p75 V0p95 always}
#@ add_pst_state risc_low_worst -pst power_state -state {V0p75 V0p75 always}
#@ add_pst_state risc_high_best -pst power_state -state {V0p95 V1p16 always}
#@ add_pst_state risc_low_best -pst power_state -state {V0p95 V0p95 always}
#@ 
#@ ## Constraints below are generated by snps. Please do not modify.
#@ set derived_upf true
#@ 
#@ if ($derived_upf) {
#@ 
#@ connect_supply_net VSS -ports {Xecutng_Instrn_0__UPF_LS/VSS     Xecutng_Instrn_1__UPF_LS/VSS Xecutng_Instrn_2__UPF_LS/VSS     Xecutng_Instrn_3__UPF_LS/VSS Xecutng_Instrn_4__UPF_LS/VSS     Xecutng_Instrn_5__UPF_LS/VSS Xecutng_Instrn_6__UPF_LS/VSS     Xecutng_Instrn_7__UPF_LS/VSS Xecutng_Instrn_8__UPF_LS/VSS     Xecutng_Instrn_9__UPF_LS/VSS Xecutng_Instrn_10__UPF_LS/VSS     Xecutng_Instrn_11__UPF_LS/VSS Xecutng_Instrn_12__UPF_LS/VSS     Xecutng_Instrn_14__UPF_LS/VSS Xecutng_Instrn_15__UPF_LS/VSS     Xecutng_Instrn_16__UPF_LS/VSS Xecutng_Instrn_17__UPF_LS/VSS     Xecutng_Instrn_18__UPF_LS/VSS Xecutng_Instrn_19__UPF_LS/VSS     Xecutng_Instrn_20__UPF_LS/VSS Xecutng_Instrn_21__UPF_LS/VSS     Xecutng_Instrn_22__UPF_LS/VSS Xecutng_Instrn_23__UPF_LS/VSS     Xecutng_Instrn_24__UPF_LS/VSS Xecutng_Instrn_25__UPF_LS/VSS     Xecutng_Instrn_26__UPF_LS/VSS Xecutng_Instrn_27__UPF_LS/VSS     Xecutng_Instrn_28__UPF_LS/VSS Xecutng_Instrn_30__UPF_LS/VSS     Xecutng_Instrn_31__UPF_LS/VSS PSW_2__UPF_LS/VSS PSW_3__UPF_LS/VSS     PSW_4__UPF_LS/VSS PSW_6__UPF_LS/VSS PSW_8__UPF_LS/VSS PSW_9__UPF_LS/VSS     PSW_10__UPF_LS/VSS RESULT_DATA_0__UPF_LS/VSS RESULT_DATA_1__UPF_LS/VSS     RESULT_DATA_2__UPF_LS/VSS RESULT_DATA_3__UPF_LS/VSS     RESULT_DATA_4__UPF_LS/VSS RESULT_DATA_5__UPF_LS/VSS     RESULT_DATA_6__UPF_LS/VSS RESULT_DATA_7__UPF_LS/VSS     RESULT_DATA_8__UPF_LS/VSS RESULT_DATA_9__UPF_LS/VSS     RESULT_DATA_10__UPF_LS/VSS RESULT_DATA_11__UPF_LS/VSS     RESULT_DATA_12__UPF_LS/VSS RESULT_DATA_13__UPF_LS/VSS     RESULT_DATA_14__UPF_LS/VSS RESULT_DATA_15__UPF_LS/VSS     EndOfInstrn_UPF_LS/VSS OUT_VALID_UPF_LS/VSS PSW_7__UPF_LS/VSS     Xecutng_Instrn_13__UPF_LS/VSS I_RISC_CORE/Instrn_27__UPF_LS/VSS     I_RISC_CORE/Instrn_28__UPF_LS/VSS I_RISC_CORE/Instrn_26__UPF_LS/VSS     I_RISC_CORE/Instrn_31__UPF_LS/VSS I_RISC_CORE/Instrn_24__UPF_LS/VSS     I_RISC_CORE/Instrn_4__UPF_LS/VSS I_RISC_CORE/Instrn_5__UPF_LS/VSS     I_RISC_CORE/Instrn_17__UPF_LS/VSS I_RISC_CORE/Instrn_16__UPF_LS/VSS     I_RISC_CORE/Instrn_18__UPF_LS/VSS I_RISC_CORE/Instrn_20__UPF_LS/VSS     I_RISC_CORE/Instrn_29__UPF_LS/VSS I_RISC_CORE/Instrn_13__UPF_LS/VSS     I_RISC_CORE/Instrn_12__UPF_LS/VSS I_RISC_CORE/Instrn_21__UPF_LS/VSS     I_RISC_CORE/Instrn_8__UPF_LS/VSS I_RISC_CORE/Instrn_9__UPF_LS/VSS     I_RISC_CORE/Instrn_14__UPF_LS/VSS I_RISC_CORE/Instrn_11__UPF_LS/VSS     I_RISC_CORE/Instrn_10__UPF_LS/VSS I_RISC_CORE/Instrn_15__UPF_LS/VSS     I_RISC_CORE/Instrn_23__UPF_LS/VSS I_RISC_CORE/Instrn_22__UPF_LS/VSS     I_RISC_CORE/reset_n_UPF_LS/VSS I_RISC_CORE/Instrn_30__UPF_LS/VSS     I_RISC_CORE/Instrn_7__UPF_LS/VSS I_RISC_CORE/Instrn_0__UPF_LS/VSS     I_RISC_CORE/Instrn_2__UPF_LS/VSS I_RISC_CORE/Instrn_3__UPF_LS/VSS     I_RISC_CORE/Instrn_1__UPF_LS/VSS I_RISC_CORE/test_si1_UPF_LS/VSS     I_RISC_CORE/scan_enable_UPF_LS/VSS Xecutng_Instrn_29__UPF_LS/VSS     STACK_FULL_UPF_LS/VSS Rd_Instr_UPF_LS/VSS PSW_5__UPF_LS/VSS     I_RISC_CORE/Instrn_6__UPF_LS/VSS I_RISC_CORE/Instrn_25__UPF_LS/VSS     I_RISC_CORE/Instrn_19__UPF_LS/VSS}
#@ connect_supply_net VDD -ports {Xecutng_Instrn_0__UPF_LS/VDDL     Xecutng_Instrn_1__UPF_LS/VDDL Xecutng_Instrn_2__UPF_LS/VDDL     Xecutng_Instrn_3__UPF_LS/VDDL Xecutng_Instrn_4__UPF_LS/VDDL     Xecutng_Instrn_5__UPF_LS/VDDL Xecutng_Instrn_6__UPF_LS/VDDL     Xecutng_Instrn_7__UPF_LS/VDDL Xecutng_Instrn_8__UPF_LS/VDDL     Xecutng_Instrn_9__UPF_LS/VDDL Xecutng_Instrn_10__UPF_LS/VDDL     Xecutng_Instrn_11__UPF_LS/VDDL Xecutng_Instrn_12__UPF_LS/VDDL     Xecutng_Instrn_14__UPF_LS/VDDL Xecutng_Instrn_15__UPF_LS/VDDL     Xecutng_Instrn_16__UPF_LS/VDDL Xecutng_Instrn_17__UPF_LS/VDDL     Xecutng_Instrn_18__UPF_LS/VDDL Xecutng_Instrn_19__UPF_LS/VDDL     Xecutng_Instrn_20__UPF_LS/VDDL Xecutng_Instrn_21__UPF_LS/VDDL     Xecutng_Instrn_22__UPF_LS/VDDL Xecutng_Instrn_23__UPF_LS/VDDL     Xecutng_Instrn_24__UPF_LS/VDDL Xecutng_Instrn_25__UPF_LS/VDDL     Xecutng_Instrn_26__UPF_LS/VDDL Xecutng_Instrn_27__UPF_LS/VDDL     Xecutng_Instrn_28__UPF_LS/VDDL Xecutng_Instrn_30__UPF_LS/VDDL     Xecutng_Instrn_31__UPF_LS/VDDL PSW_2__UPF_LS/VDDL PSW_3__UPF_LS/VDDL     PSW_4__UPF_LS/VDDL PSW_6__UPF_LS/VDDL PSW_8__UPF_LS/VDDL PSW_9__UPF_LS/VDDL     PSW_10__UPF_LS/VDDL RESULT_DATA_0__UPF_LS/VDDL RESULT_DATA_1__UPF_LS/VDDL     RESULT_DATA_2__UPF_LS/VDDL RESULT_DATA_3__UPF_LS/VDDL     RESULT_DATA_4__UPF_LS/VDDL RESULT_DATA_5__UPF_LS/VDDL     RESULT_DATA_6__UPF_LS/VDDL RESULT_DATA_7__UPF_LS/VDDL     RESULT_DATA_8__UPF_LS/VDDL RESULT_DATA_9__UPF_LS/VDDL     RESULT_DATA_10__UPF_LS/VDDL RESULT_DATA_11__UPF_LS/VDDL     RESULT_DATA_12__UPF_LS/VDDL RESULT_DATA_13__UPF_LS/VDDL     RESULT_DATA_14__UPF_LS/VDDL RESULT_DATA_15__UPF_LS/VDDL     EndOfInstrn_UPF_LS/VDDL OUT_VALID_UPF_LS/VDDL PSW_7__UPF_LS/VDDL     Xecutng_Instrn_13__UPF_LS/VDDL I_RISC_CORE/Instrn_27__UPF_LS/VDDL     I_RISC_CORE/Instrn_28__UPF_LS/VDDL I_RISC_CORE/Instrn_26__UPF_LS/VDDL     I_RISC_CORE/Instrn_31__UPF_LS/VDDL I_RISC_CORE/Instrn_24__UPF_LS/VDDL     I_RISC_CORE/Instrn_4__UPF_LS/VDDL I_RISC_CORE/Instrn_5__UPF_LS/VDDL     I_RISC_CORE/Instrn_17__UPF_LS/VDDL I_RISC_CORE/Instrn_16__UPF_LS/VDDL     I_RISC_CORE/Instrn_18__UPF_LS/VDDL I_RISC_CORE/Instrn_20__UPF_LS/VDDL     I_RISC_CORE/Instrn_29__UPF_LS/VDDL I_RISC_CORE/Instrn_13__UPF_LS/VDDL     I_RISC_CORE/Instrn_12__UPF_LS/VDDL I_RISC_CORE/Instrn_21__UPF_LS/VDDL     I_RISC_CORE/Instrn_8__UPF_LS/VDDL I_RISC_CORE/Instrn_9__UPF_LS/VDDL     I_RISC_CORE/Instrn_14__UPF_LS/VDDL I_RISC_CORE/Instrn_11__UPF_LS/VDDL     I_RISC_CORE/Instrn_10__UPF_LS/VDDL I_RISC_CORE/Instrn_15__UPF_LS/VDDL     I_RISC_CORE/Instrn_23__UPF_LS/VDDL I_RISC_CORE/Instrn_22__UPF_LS/VDDL     I_RISC_CORE/reset_n_UPF_LS/VDDL I_RISC_CORE/Instrn_30__UPF_LS/VDDL     I_RISC_CORE/Instrn_7__UPF_LS/VDDL I_RISC_CORE/Instrn_0__UPF_LS/VDDL     I_RISC_CORE/Instrn_2__UPF_LS/VDDL I_RISC_CORE/Instrn_3__UPF_LS/VDDL     I_RISC_CORE/Instrn_1__UPF_LS/VDDL I_RISC_CORE/test_si1_UPF_LS/VDDL     I_RISC_CORE/scan_enable_UPF_LS/VDDL Xecutng_Instrn_29__UPF_LS/VDDL     STACK_FULL_UPF_LS/VDDL Rd_Instr_UPF_LS/VDDL PSW_5__UPF_LS/VDDL     I_RISC_CORE/Instrn_6__UPF_LS/VDDL I_RISC_CORE/Instrn_25__UPF_LS/VDDL     I_RISC_CORE/Instrn_19__UPF_LS/VDDL}
#@ connect_supply_net VDDH -ports {I_RISC_CORE/Instrn_27__UPF_LS/VDDH     I_RISC_CORE/Instrn_28__UPF_LS/VDDH I_RISC_CORE/Instrn_26__UPF_LS/VDDH     I_RISC_CORE/Instrn_31__UPF_LS/VDDH I_RISC_CORE/Instrn_24__UPF_LS/VDDH     I_RISC_CORE/Instrn_4__UPF_LS/VDDH I_RISC_CORE/Instrn_5__UPF_LS/VDDH     I_RISC_CORE/Instrn_17__UPF_LS/VDDH I_RISC_CORE/Instrn_16__UPF_LS/VDDH     I_RISC_CORE/Instrn_18__UPF_LS/VDDH I_RISC_CORE/Instrn_20__UPF_LS/VDDH     I_RISC_CORE/Instrn_29__UPF_LS/VDDH I_RISC_CORE/Instrn_13__UPF_LS/VDDH     I_RISC_CORE/Instrn_12__UPF_LS/VDDH I_RISC_CORE/Instrn_21__UPF_LS/VDDH     I_RISC_CORE/Instrn_8__UPF_LS/VDDH I_RISC_CORE/Instrn_9__UPF_LS/VDDH     I_RISC_CORE/Instrn_14__UPF_LS/VDDH I_RISC_CORE/Instrn_11__UPF_LS/VDDH     I_RISC_CORE/Instrn_10__UPF_LS/VDDH I_RISC_CORE/Instrn_15__UPF_LS/VDDH     I_RISC_CORE/Instrn_23__UPF_LS/VDDH I_RISC_CORE/Instrn_22__UPF_LS/VDDH     I_RISC_CORE/reset_n_UPF_LS/VDDH I_RISC_CORE/Instrn_30__UPF_LS/VDDH     I_RISC_CORE/Instrn_7__UPF_LS/VDDH I_RISC_CORE/Instrn_0__UPF_LS/VDDH     I_RISC_CORE/Instrn_2__UPF_LS/VDDH I_RISC_CORE/Instrn_3__UPF_LS/VDDH     I_RISC_CORE/Instrn_1__UPF_LS/VDDH I_RISC_CORE/test_si1_UPF_LS/VDDH     I_RISC_CORE/scan_enable_UPF_LS/VDDH I_RISC_CORE/Instrn_6__UPF_LS/VDDH     I_RISC_CORE/Instrn_25__UPF_LS/VDDH I_RISC_CORE/Instrn_19__UPF_LS/VDDH}
#@ 
#@ }
#@ set derived_upf false
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//apr/outputs/ORCA_TOP.route2.upf

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_func_worst.sdc

#@ ###################################################################
#@ 
#@ # Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
#@ 
#@ ###################################################################
#@ set sdc_version 2.0
#@ if { [info exists synopsys_program_name] == 1} {
#@ 	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
#@ }
#@ 
#@ #set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
#@ set_load -pin_load 30 [get_ports {test_so[5]}]
#@ set_load -pin_load 30 [get_ports {test_so[4]}]
#@ set_load -pin_load 30 [get_ports {test_so[3]}]
#@ set_load -pin_load 30 [get_ports {test_so[2]}]
#@ set_load -pin_load 30 [get_ports {test_so[1]}]
#@ set_load -pin_load 30 [get_ports {test_so[0]}]
#@ set_load -pin_load 100 [get_ports {pad_out[31]}]
#@ set_load -pin_load 100 [get_ports {pad_out[30]}]
#@ set_load -pin_load 100 [get_ports {pad_out[29]}]
#@ set_load -pin_load 100 [get_ports {pad_out[28]}]
#@ set_load -pin_load 100 [get_ports {pad_out[27]}]
#@ set_load -pin_load 100 [get_ports {pad_out[26]}]
#@ set_load -pin_load 100 [get_ports {pad_out[25]}]
#@ set_load -pin_load 100 [get_ports {pad_out[24]}]
#@ set_load -pin_load 100 [get_ports {pad_out[23]}]
#@ set_load -pin_load 100 [get_ports {pad_out[22]}]
#@ set_load -pin_load 100 [get_ports {pad_out[21]}]
#@ set_load -pin_load 100 [get_ports {pad_out[20]}]
#@ set_load -pin_load 100 [get_ports {pad_out[19]}]
#@ set_load -pin_load 100 [get_ports {pad_out[18]}]
#@ set_load -pin_load 100 [get_ports {pad_out[17]}]
#@ set_load -pin_load 100 [get_ports {pad_out[16]}]
#@ set_load -pin_load 100 [get_ports {pad_out[15]}]
#@ set_load -pin_load 100 [get_ports {pad_out[14]}]
#@ set_load -pin_load 100 [get_ports {pad_out[13]}]
#@ set_load -pin_load 100 [get_ports {pad_out[12]}]
#@ set_load -pin_load 100 [get_ports {pad_out[11]}]
#@ set_load -pin_load 100 [get_ports {pad_out[10]}]
#@ set_load -pin_load 100 [get_ports {pad_out[9]}]
#@ set_load -pin_load 100 [get_ports {pad_out[8]}]
#@ set_load -pin_load 100 [get_ports {pad_out[7]}]
#@ set_load -pin_load 100 [get_ports {pad_out[6]}]
#@ set_load -pin_load 100 [get_ports {pad_out[5]}]
#@ set_load -pin_load 100 [get_ports {pad_out[4]}]
#@ set_load -pin_load 100 [get_ports {pad_out[3]}]
#@ set_load -pin_load 100 [get_ports {pad_out[2]}]
#@ set_load -pin_load 100 [get_ports {pad_out[1]}]
#@ set_load -pin_load 100 [get_ports {pad_out[0]}]
#@ set_load -pin_load 100 [get_ports pad_en]
#@ set_load -pin_load 100 [get_ports ppar_out]
#@ set_load -pin_load 100 [get_ports ppar_en]
#@ set_load -pin_load 100 [get_ports {pc_be_out[3]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[2]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[1]}]
#@ set_load -pin_load 100 [get_ports {pc_be_out[0]}]
#@ set_load -pin_load 100 [get_ports pc_be_en]
#@ set_load -pin_load 100 [get_ports pframe_n_out]
#@ set_load -pin_load 100 [get_ports pframe_n_en]
#@ set_load -pin_load 100 [get_ports ptrdy_n_out]
#@ set_load -pin_load 100 [get_ports ptrdy_n_en]
#@ set_load -pin_load 100 [get_ports pirdy_n_out]
#@ set_load -pin_load 100 [get_ports pirdy_n_en]
#@ set_load -pin_load 100 [get_ports pdevsel_n_out]
#@ set_load -pin_load 100 [get_ports pdevsel_n_en]
#@ set_load -pin_load 100 [get_ports pstop_n_out]
#@ set_load -pin_load 100 [get_ports pstop_n_en]
#@ set_load -pin_load 100 [get_ports pperr_n_out]
#@ set_load -pin_load 100 [get_ports pperr_n_en]
#@ set_load -pin_load 100 [get_ports pserr_n_out]
#@ set_load -pin_load 100 [get_ports pserr_n_en]
#@ set_load -pin_load 100 [get_ports preq_n]
#@ set_load -pin_load 100 [get_ports pack_n]
#@ set_load -pin_load 10 [get_ports {sd_A[9]}]
#@ set_load -pin_load 10 [get_ports {sd_A[8]}]
#@ set_load -pin_load 10 [get_ports {sd_A[7]}]
#@ set_load -pin_load 10 [get_ports {sd_A[6]}]
#@ set_load -pin_load 10 [get_ports {sd_A[5]}]
#@ set_load -pin_load 10 [get_ports {sd_A[4]}]
#@ set_load -pin_load 10 [get_ports {sd_A[3]}]
#@ set_load -pin_load 10 [get_ports {sd_A[2]}]
#@ set_load -pin_load 10 [get_ports {sd_A[1]}]
#@ set_load -pin_load 10 [get_ports {sd_A[0]}]
#@ set_load -pin_load 10 [get_ports sd_LD]
#@ set_load -pin_load 10 [get_ports sd_RW]
#@ set_load -pin_load 10 [get_ports {sd_BWS[1]}]
#@ set_load -pin_load 10 [get_ports {sd_BWS[0]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
#@ set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
#@ #set_propagated_clock [get_ports sdram_clk]
#@ #set_propagated_clock [get_ports sys_2x_clk]
#@ #set_propagated_clock [get_ports pclk]
#@ #set_propagated_clock [get_ports sd_CK]
#@ #set_propagated_clock [get_ports sd_CKn]
#@ #set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
#@ set_case_analysis 0 [get_ports test_mode]
#@ set_case_analysis 0 [get_ports scan_enable]
#@ #create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
#@ create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
#@ create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_latency 0.5  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
#@ create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
#@ create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
#@ create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
#@ create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
#@ create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
#@ set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
#@ create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
#@ set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
#@ set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
#@ set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
#@ set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
#@ set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
#@ set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
#@ set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
#@ set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
#@ set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
#@ set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
#@ set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
#@ set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
#@ 
#@ if { [info exists synopsys_program_name] == 1} {
#@ 	set_timing_derate -early -net_delay 0.95 
#@ 	set_timing_derate -early -cell_delay 0.95 
#@ 	set_voltage 0  -min 0  -object_list VSS
#@ 	set_voltage 0.75  -min 0.75  -object_list VDD
#@ 	set_voltage 0.95  -min 0.95  -object_list VDDH
#@ }
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_func_worst.sdc

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_cap.sdc

#@ set sdc_version 2.0
#@ if { [info exists synopsys_program_name] == 1} {
#@ set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
#@ }
#@ 
#@ create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
#@ set_clock_latency 0.5 [get_clocks PCI_CLK]
#@ 
#@ create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
#@ set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
#@ 
#@ create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
#@ set_clock_latency 0.5 [get_clocks SDRAM_CLK]
#@ 
#@ # Generated clock
#@ create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
#@ set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
#@ set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
#@ set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
#@ set_clock_latency 0.5 [get_clocks SYS_CLK]
#@ 
#@ # Scan clock
#@ create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
#@ set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
#@ set_clock_uncertainty -hold 0  [get_clocks ate_clk]
#@ set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
#@ set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
#@ set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
#@ set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
#@ 
#@ ## Need to check other generated clock
#@ 
#@ # Virtual clock
#@ create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
#@ set_clock_latency 0.5  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
#@ 
#@ create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
#@ set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
#@ set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
#@ set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
#@ 
#@ #adding generated clock on output ports - Need to check!
#@ #create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
#@ #set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
#@ #set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
#@ #set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
#@ #set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
#@ #set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
#@ #set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
#@ #set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#@ #
#@ #create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
#@ #set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
#@ #set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
#@ #set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ #set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ #set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
#@ #set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
#@ #set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
#@ 
#@ # set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#@ 
#@ #Input delay
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
#@ set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
#@ 
#@ #output delay
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[0]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[1]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[2]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[3]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[4]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[5]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[6]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[7]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[8]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[9]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[10]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[11]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[12]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[13]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[14]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[15]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[16]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[17]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[18]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[19]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[20]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[21]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[22]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[23]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[24]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[25]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[26]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[27]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[28]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[29]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[30]}]
#@ set_output_delay 1.1 -clock v_PCI_CLK [get_ports {pad_out[31]}]
#@ ###
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
#@ set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
#@ 
#@ # input delay for IO ports
#@ set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
#@ set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
#@ set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
#@ set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
#@ set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
#@ set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
#@ set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
#@ set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
#@ set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
#@ set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
#@ 
#@ # set_drive
#@ # set_driving_cell
#@ set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [all_inputs]
#@ set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [all_inputs]
#@ 
#@ # set_load 
#@ set_load -pin_load 10 [get_ports -filter "direction==out"]
#@ 
#@ # Group paths
#@ group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
#@ group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
#@ group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
#@ group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
#@ # group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
#@ #group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
#@ # IO
#@ group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
#@ group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ 
#@ #Exceptions
#@ set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
#@ set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
#@ set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
#@ set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
#@ 
#@ set_case_analysis 1 [get_ports test_mode]
#@ set_case_analysis 0 [get_ports pll_bypass]
#@ set_case_analysis 0 [get_ports scan_enable]
#@ set_case_analysis 0 [get_ports pll_reset]
#@ 
#@ # To shut off slow clk
#@ set_clock_sense -stop_propagation occ_int2/slow_clk_1_clkgt/u_icg/GCLK
#@ set_clock_sense -stop_propagation occ_int2/slow_clk_2_clkgt/u_icg/GCLK
#@ set_clock_sense -stop_propagation occ_int2/slow_clk_0_clkgt/u_icg/GCLK
#@ set_clock_sense -stop_propagation I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
#@ 
#@ set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
#@ set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
#@ set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
#@ set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
#@ 
#@ set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
#@ set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
#@ set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
#@ 
#@ #Added MCP for div clk
#@ set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
#@ set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
#@ 
#@ 
#@ if { [info exists synopsys_program_name] == 1} {
#@ set_timing_derate -early -net_delay 0.95
#@ set_timing_derate -early -cell_delay 0.95
#@ set_voltage 0  -min 0  -object_list VSS
#@ set_voltage 0.75  -min 0.75  -object_list VDD
#@ set_voltage 0.95  -min 0.95  -object_list VDDH
#@ }
#@ 
#@ set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK]]
#@ set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_cap.sdc

#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc

#@ 
#@ 
#@ set report_default_significant_digits 3
#@ 
#@ 
#@ set_propagated_clock [ all_clocks ]
#@ 
#@ # set flat timing derate?
#@ set_timing_derate -early 0.95
#@ set_timing_derate -late 1.05
#@ set timing_remove_clock_reconvergence_pessimism true
#@ set timing_crpr_threshold_ps 1
#@ 
#@ set_false_path -hold -from [get_clock * ]
#@ set_false_path -hold -to [get_clock * ]
#@ 
#@ update_timing -full
#@ #
#@ 
#@ if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
#@     report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
#@     report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
#@     report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
#@     report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
#@     check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
#@     check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
#@     report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
#@     report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
#@ }
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_lkg_seq_opt.tcl.26158.0

#@ size_cell {I_BLENDER_1/R_628} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_7_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_12_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_11_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_13_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_654} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_26_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_616} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_29_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_13_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_27_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_21_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_22_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_10_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_11_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_30_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_28_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_21_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_18_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_19_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_20_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_166} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_26_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_29_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_11_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_10_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_31_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_30_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_11_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_25_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_8_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_27_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_20_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_28_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_26_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_28_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_172} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_13_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_29_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_24_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_8_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_18_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_22_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_23_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_178} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_23_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_26_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_20_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_24_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_8_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_22_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_21_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_8_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_25_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_19_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_12_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_17__rep1} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_175} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_20_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_21_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_18_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_17__rep1} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_566} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_11_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_19_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_565} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_13_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_18_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_12_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_15_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_15_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_9_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_10_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_13_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_9_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_14_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_11_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_12_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_14_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__23_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_13_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_12_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_11_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_527} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_9_} {SDFFARX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_empty_int_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_11_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_10_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_9_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_8_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_10_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_169} {SDFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U1_full_int_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_181} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_8_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__23_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__21_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__17_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__18_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__20_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__12_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__17_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__17_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__20_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__18_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__22_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__23_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__16_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__25_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__20_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__21_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__25_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__11_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__25_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__21_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__12_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__11_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__20_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__11_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__28_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_8__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__7_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__8_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__18_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_8__0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__28_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__21_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_329} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_29_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_581} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_323} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_28_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_577} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_620} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_432} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_384} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_436} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_332} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_27_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_422} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_744} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_30_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_23_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_578} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_580} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_652} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_626} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_738} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_574} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_410} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_697} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_446} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_391} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_638} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_443} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_521} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_450} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_522} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_26_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_427} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_447} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_704} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_493} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_699} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_646} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_423} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_632} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_434} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_30_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_476} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_248} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_435} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_413} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_25_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_417} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_24_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_495} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_26_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_559} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_701} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_523} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_23_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_507} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_375} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_292} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_496} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_377} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_344} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_22_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_553} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_280} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_586} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_499} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_298} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_22_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_179} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_409} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_452} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_518} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_24_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_268} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_21_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_395} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_752} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_21_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_29_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_513} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_658} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_22_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_482} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_416} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_464} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_438} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_182} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_28_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_351} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_310} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_519} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_349} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_614} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_598} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_18_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_488} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_746} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_592} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_20_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_235} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_470} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_511} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_458} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_173} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_504} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_23_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_604} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_747} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_333} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_20_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_439} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_21_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_20_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_516} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_348} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_396} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_367} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_18_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_15_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_18_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_363} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_369} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_273} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_189} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_346} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_716} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_731} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_339} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_324} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_160} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_387} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_366} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_530} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_15_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_28_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_224} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_29_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_429} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_165} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__29_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_531} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_402} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_15_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_16_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_18_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_640} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_517} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_269} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_25_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_401} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_14_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_340} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_30_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_364} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_14_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_15_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_347} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_717} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_634} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_31_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_350} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_509} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_393} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_370} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_514} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_12_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_13_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_22_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_622} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_334} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_648} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_325} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_30_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_211} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_573} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_50} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_150} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_10__30_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/trans2_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_131} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_284} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_146} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_3_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_750} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_82_IP} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_141} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_49} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_4_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_739} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_676_IP} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_736} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_567} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_692} {SDFFX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_5/q_reg} {DFFNX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_2_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_73} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_69} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_95} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_582} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_149} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_10__29_} {SDFFARX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_104} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_123} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_128} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_670} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_132} {SDFFARX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_134} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_673} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_6_} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_506} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_12_} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_674} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_64} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_124} {SDFFARX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_35_IP} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_41} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_154} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_2_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_22_} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_9_} {SDFFARX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_10_} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_0_} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_494} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_672} {SDFFX2_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_2/q_reg} {DFFNX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_21_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_11_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_543} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_51} {SDFFX2_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_3_} {SDFFARX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_8_} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_1_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_23_} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_count_int_reg_1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_266} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_542} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_142} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_5_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_295} {SDFFX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_3/q_reg} {DFFNX1_RVT}
#@ size_cell {I_PARSER/out_bus_reg_10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_13_} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_756} {DFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_749} {SDFFX2_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_65} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_4_} {SDFFX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_151} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_48} {SDFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_} {DFFARX1_RVT}
#@ size_cell {I_PARSER/out_bus_reg_9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_62} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_148} {SDFFARX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_541} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_38_IP} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_153} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_20_} {SDFFARX2_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_} {DFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_47} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_667_IP} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_54} {SDFFARX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_85} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_109} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_} {SDFFX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_} {DFFARX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_} {SDFFX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_} {SDFFX1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_} {SDFFX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_449} {DFFX1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg} {DFFARX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg} {DFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_448} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_700} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_297} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_743} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_724} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_444} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_226} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_301} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_431} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_411} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_445} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_262} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_253} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_757} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_579} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_376} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_382} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_732} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_702} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_421} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_505} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_353} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_275} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_728} {DFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_227} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_252} {DFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_354} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_576} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_698} {DFFX1_RVT}
#@ size_cell {I_CLOCKING/sdram_rst_n_buf_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_305} {DFFX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__24_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__26_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__13_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__18_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_2_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__8_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__24_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__13_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__13_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_4_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__18_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__12_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__13_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__26_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__30_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__30_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__22_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__24_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__13_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__17_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__8_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__9_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__12_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__14_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__16_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__30_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__29_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_4__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__17_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__15_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__30_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__19_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__31_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__8_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__16_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__10_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__13_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__23_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__25_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__6_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__27_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__1_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__7_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__23_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/trans1_reg} {SDFFASX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_3_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/trans3_reg} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_110} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_93} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/rem_red_reg} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_67} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_115} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_0__rep1} {SDFFARX1_RVT}
#@ size_cell {I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_1/q_reg} {DFFNX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_107} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/rem_green_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_539} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_544} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/trans1_reg} {SDFFARX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U1_count_int_reg_0_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_126} {SDFFARX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_129} {SDFFX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ram_read_addr_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_156} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_144} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_612} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_17_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_18_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_23_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_597} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_572} {SDFFARX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ram_write_addr_reg_4_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_537} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_584} {SDFFX1_RVT}
#@ size_cell {R_678} {SDFFASX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_1_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_118} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/trans3_reg} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_548} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_135} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_105} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_2_} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_22_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_133} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_127} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_59} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_25_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_1__rep1} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_20_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/trans2_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_116} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_671} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_545} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_106} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_143} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_538} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/rem_red_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_571} {SDFFX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ram_write_addr_reg_5_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_21_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_78} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_121} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/rem_green_reg} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_10_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_139} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_92} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_735} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_136} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_540} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_37} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_11_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_564} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_12_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_675} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_536} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_669} {SDFFX1_RVT}
#@ size_cell {I_PARSER/out_bus_reg_14_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_1__rep1} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_7_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_1_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_13_} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_80} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_155} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_5_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_97} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_0/R_138} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_0/R_729} {SDFFX2_RVT}
#@ size_cell {I_BLENDER_1/R_66} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_583} {SDFFARX2_RVT}
#@ size_cell {I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg} {DFFNX1_RVT}
#@ size_cell {I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_count_int_reg_2_} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_644} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_83} {SDFFARX1_RVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_4/q_reg} {DFFNX1_RVT}
#@ size_cell {I_BLENDER_1/R_56} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_14_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_98} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_546} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/R_737} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_1/R_668} {SDFFX1_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_28_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_1/R_90} {SDFFARX1_RVT}
#@ size_cell {I_BLENDER_1/R_53} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_9_} {SDFFARX2_RVT}
#@ size_cell {I_BLENDER_0/R_239} {SDFFX1_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_lkg_seq_opt.tcl.26158.0

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixS0.26158.0

#@ size_cell {I_BLENDER_0/s3_op1_reg_7_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_604} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_747} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_19_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_333} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_20_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_439} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_21_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_20_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_19_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_348} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_19_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_367} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_18_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_18_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_369} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_189} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_716} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_339} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_324} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_160} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_387} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_366} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_530} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_15_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_28_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_224} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_429} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_165} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_531} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_402} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_16_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_640} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_269} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_25_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_401} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_14_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_30_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_14_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_15_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_350} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_393} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_13_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_334} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_573} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_50} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_150} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_131} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_284} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_146} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_750} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_82_IP} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_141} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_49} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_739} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_676_IP} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_736} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_567} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_692} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_73} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_69} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_95} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_582} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_149} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_104} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_123} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_670} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_132} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_134} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_673} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_506} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_674} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_64} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_154} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_494} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_672} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_543} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_51} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_14_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_3_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_8_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_266} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_542} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_142} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_295} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_13_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_756} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_749} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_65} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_53} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_151} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_62} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_148} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_541} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_153} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_47} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_54} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_109} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_449} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_448} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_700} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_297} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_724} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_444} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_411} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_445} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_253} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_757} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_732} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_702} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_421} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_505} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_728} {DFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_252} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_576} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_698} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_2_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_4_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_3_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_93} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_67} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_115} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_0__rep1} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_107} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_539} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_544} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_129} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_156} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_144} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_537} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_584} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_1_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_548} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_135} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_105} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_2_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_133} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_127} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_59} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_25_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_1__rep1} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_671} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_545} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_106} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_143} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_538} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_571} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_78} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_121} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_10_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_139} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_92} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_735} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_136} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_540} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_37} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_564} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_12_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_675} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_536} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_669} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_1__rep1} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_7_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_13_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_80} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_155} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_5_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_97} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_138} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_729} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_66} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_583} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_644} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_83} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_14_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_546} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_737} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_23_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_29_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_27_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_21_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_28_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_21_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_18_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_19_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_27_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_20_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_166} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_26_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_29_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_31_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_30_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_25_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_27_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_20_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_28_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_19_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_26_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_27_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_28_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_29_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_24_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_8_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_18_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_22_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_23_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_178} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_23_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_26_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_20_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_24_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_22_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_21_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_8_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_25_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_19_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_12_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_17__rep1} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_20_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_21_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_18_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_17__rep1} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_566} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_11_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_19_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_565} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_13_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_18_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_12_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_15_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_9_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_10_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_13_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_9_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_11_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_12_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_14_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_13_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_12_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_11_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_9_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_11_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_10_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_9_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_8_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_10_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_169} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_181} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_8_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op2_reg_7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_329} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_29_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_581} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_323} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_28_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_577} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_620} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_432} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_384} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_436} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_332} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_27_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_504} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_422} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_744} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_30_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_23_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_578} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_580} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_652} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_626} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_738} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_574} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_31_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_410} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_697} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_446} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_391} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_638} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_443} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_521} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_450} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_522} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_26_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_427} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_447} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_704} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_493} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_699} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_31_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_646} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_423} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_632} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_434} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_30_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_476} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_248} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_435} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_413} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_25_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_417} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_24_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_495} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_31_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_26_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_559} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_19_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_701} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_523} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_23_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_507} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_375} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_292} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_496} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_377} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_344} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_22_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_553} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_280} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_586} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_499} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_298} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_22_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_179} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_409} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_452} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_518} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_24_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_268} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_21_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_395} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_752} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_21_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_29_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_513} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_658} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_22_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_482} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_416} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_464} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_438} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_182} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_28_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_351} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_310} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_519} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_349} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_614} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_598} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_18_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_488} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_746} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_592} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_20_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_235} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_470} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_511} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_458} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_173} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/R_239} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_15_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_517} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_717} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_514} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_12_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_30_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_211} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_10__30_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_3_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_4_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_2_} {SDFFARX2_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_} {DFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_0_} {SDFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_} {DFFARX1_LVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_} {DFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_5_} {SDFFX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_} {DFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_38_IP} {SDFFX2_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_} {DFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_667_IP} {SDFFX2_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_} {DFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_} {DFFARX1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg} {DFFARX1_LVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg} {DFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_743} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_226} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_301} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_431} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_262} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_376} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_382} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_275} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_227} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_305} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__8_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__13_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__22_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__13_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__9_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__14_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__27_} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_612} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_18_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_118} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_1_} {SDFFARX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_count_int_reg_2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_11_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_13_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_13_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_10_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_11_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_30_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_11_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_10_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_9_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_11_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_8_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_9_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_172} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_13_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_8_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_175} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_527} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_empty_int_reg} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__17_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__18_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__23_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_9__5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_31_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_516} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_15_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op1_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s4_op2_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_31_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_9_} {SDFFARX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_85} {SDFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_20_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_48} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_4_} {SDFFX2_LVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_3/q_reg} {DFFNX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_CTL_U1_count_int_reg_1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_23_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_1_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_11_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_21_} {SDFFARX2_LVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_2/q_reg} {DFFNX1_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_10_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_9_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_22_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_2_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_41} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_35_IP} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_124} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/s2_op1_reg_12_} {SDFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/R_128} {SDFFARX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/trans2_reg} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_648} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_622} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_22_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_90} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_668} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_98} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_56} {SDFFARX2_LVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_4/q_reg} {DFFNX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_11_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/rem_green_reg} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_21_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/rem_red_reg} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_116} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/trans2_reg} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_20_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_22_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/trans3_reg} {SDFFARX2_LVT}
#@ size_cell {I_CONTEXT_MEM/ram_write_addr_reg_4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_572} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_597} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_23_} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_126} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/rem_green_reg} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/rem_red_reg} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/R_110} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/trans1_reg} {SDFFASX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_3_} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_this_addr_g_int_reg_4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__27_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__25_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__23_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__16_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__8_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__19_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__30_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__27_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__17_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_4__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__19_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__15_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__29_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__30_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__16_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__14_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__12_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__8_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__17_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__24_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__9_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__30_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__14_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__30_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__12_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__18_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__13_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__18_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__13_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__19_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__26_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__24_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_628} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__28_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_8__0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__18_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__8_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__7_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_8__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__28_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__11_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__20_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__27_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__11_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__12_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__21_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__25_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__11_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__19_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__15_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__21_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__25_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__16_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__15_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__14_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__22_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__20_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__17_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__14_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__9_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__19_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__14_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__18_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__17_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__21_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__15_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_5__23_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_2_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__23_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_14_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op1_reg_6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_15_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_0/s3_op1_reg_22_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_616} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_26_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_654} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__21_} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_1/R_370} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_509} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op2_reg_31_} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_634} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_347} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_364} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/R_340} {SDFFX1_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__29_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s3_op1_reg_29_} {SDFFX2_LVT}
#@ size_cell {I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_731} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_346} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_273} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_363} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__15_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_5__14_} {SDFFARX1_LVT}
#@ size_cell {I_CONTEXT_MEM/ram_write_addr_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_354} {DFFX1_LVT}
#@ size_cell {I_BLENDER_1/R_353} {DFFX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__4_} {SDFFARX1_LVT}
#@ size_cell {I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg} {DFFNX1_LVT}
#@ size_cell {I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_1/q_reg} {DFFNX1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg} {DFFARX1_LVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg} {DFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_} {SDFFX1_LVT}
#@ size_cell {snps_clk_chain_1/U_shftreg_0/ff_5/q_reg} {DFFNX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_} {SDFFX1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg} {DFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_} {SDFFX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_} {SDFFX1_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixS0.26158.0

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixS0.26158.1

#@ size_cell {I_BLENDER_0/s4_op2_reg_18_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_10__29_} {SDFFARX2_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixS0.26158.1

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixS0.26158.2

#@ size_cell {I_PARSER/out_bus_reg_14_} {SDFFARX1_LVT}
#@ size_cell {R_678} {SDFFASX1_LVT}
#@ size_cell {I_CONTEXT_MEM/ram_read_addr_reg_5_} {SDFFARX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U1_count_int_reg_0_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/trans1_reg} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/trans3_reg} {SDFFARX2_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__23_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_0__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__13_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__15_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_6__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__31_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__9_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_4__3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__4_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_12_} {SDFFX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_7__26_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_1__13_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/R_579} {DFFX1_LVT}
#@ size_cell {I_PARSER/out_bus_reg_9_} {SDFFARX1_LVT}
#@ size_cell {I_PARSER/out_bus_reg_10_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/R_325} {SDFFX2_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__3_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__19_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_2__27_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__1_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_6__6_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_3__25_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/mega_shift_reg_9__20_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__12_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/mega_shift_reg_0__20_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_1/s4_op2_reg_7_} {SDFFARX1_LVT}
#@ size_cell {I_BLENDER_0/s2_op1_reg_28_} {SDFFARX2_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixS0.26158.2

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_lkg_comb_opt.tcl.26158.0

#@ size_cell {HFSBUF_11_386} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40066} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42450} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5649} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2575} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3893} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2375} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U2582} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81446} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U5257} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4044} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42723} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3571} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80457} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U924} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U419} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39184} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U6282} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5266} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U415} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81225} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42077} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1974} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42133} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2058} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1643} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U3276} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U804} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39761} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1200} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1028} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41778} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82009} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4476} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2756} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4332} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4508} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U678} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4013} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3800} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6164} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37858} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3444} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4527} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40093} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_14_inst_83107} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1715} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38889} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1844} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1000} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38203} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6394} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1746} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43084} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4482} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2949} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5650} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4272} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2639} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8962} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82077} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38087} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39039} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6052} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42279} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1808} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U4119} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3465} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U433} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2409} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40538} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4510} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5263} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U5730} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2085} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38627} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3479} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3568} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_37366} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U595} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81104} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U812} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4955} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5326} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82436} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9108} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8440} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U7233} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U908} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40709} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4868} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1651} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_5094} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U671} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80431} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2135} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81936} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3038} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3448} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82854} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1764} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4328} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7234} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2709} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5336} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1834} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6271} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4323} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3812} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U5245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3281} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5832} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3901} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1678} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42689} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3223} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U8411} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U4456} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43156} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3415} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80415} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42333} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81180} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2038} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1202} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1996} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3549} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2398} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42620} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5280} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3529} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3971} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_53_inst_43434} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1243} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1673} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37533} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U3819} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4790} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_5100} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3317} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80779} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U249} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3704} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2485} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38404} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4203} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4739} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81801} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4282} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2396} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4769} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U801} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1730} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3749} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2945} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1864} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8815} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4498} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1856} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80903} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4719} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82823} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_38088} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1093} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2940} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1378} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2191} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2648} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40561} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2942} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5254} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4119} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9141} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2981} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3318} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38691} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1733} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38418} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_7_inst_83108} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U897} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2870} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5272} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81689} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5348} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U953} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U427} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42459} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5248} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3640} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38737} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5666} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3107} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6003} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1606} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4470} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U459} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U990} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4552} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41658} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3718} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4060} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U406} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2858} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6317} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6787} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41586} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81528} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5278} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6899} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3321} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81532} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U284} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1038} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3585} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2915} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41718} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42614} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2957} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2554} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40041} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4390} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38086} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U999} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1377} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37720} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U654} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4228} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U905} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1203} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4329} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1033} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5214} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38201} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4308} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39949} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1851} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5337} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3593} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U410} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1094} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1702} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80383} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41656} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3678} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5601} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82862} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3892} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6780} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1433} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_135_5255} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4073} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3812} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3805} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4748} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4023} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3283} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5740} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3779} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3210} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6395} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5308} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4504} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2865} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5031} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3393} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39609} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42858} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1162} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82852} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U920} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U807} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38843} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6480} {OR3X2_RVT}
#@ size_cell {I_BLENDER_1/U7138} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4117} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U749} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40001} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4094} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42132} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40337} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U892} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1908} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U699} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5869} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9140} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1916} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39540} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U230} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3390} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U484} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1942} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2601} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2063} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6079} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5124} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42277} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2368} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42898} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3445} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4582} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3008} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1254} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U7796} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3023} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3751} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37572} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2843} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2792} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U6400} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40708} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5737} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4464} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81690} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4294} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1063} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U379} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4144} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42860} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1872} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3774} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3584} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5192} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1088} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3503} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9098} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38625} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5251} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6285} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/U8807} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82458} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1548} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1804} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U581} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8987} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U135} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1440} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1199} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82786} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37992} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3968} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4093} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1600} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1336} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3022} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U988} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81269} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U790} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3076} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6206} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41740} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3267} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82640} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1686} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4505} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4716} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4141} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42739} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81907} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U1214} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4555} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U329} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81800} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1828} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1245} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3634} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3676} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1311} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42134} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1693} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2155} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_44_4974} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39397} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U7081} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2112} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2462} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4810} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6283} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43341} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U9014} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1802} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1376} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U339} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6879} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U823} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42209} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5095} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39183} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37612} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40357} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4740} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8806} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1751} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5335} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U341} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U566} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39665} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3207} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U335} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U124} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4772} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2435} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5307} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4528} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2048} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5250} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_111_5125} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1394} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80579} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U7305} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4173} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5181} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2313} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43019} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_3307} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2097} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1285} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82883} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82826} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1824} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37986} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3925} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1164} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3803} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42362} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U489} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43376} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1162} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40710} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4311} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U4091} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2829} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2566} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_156_5008} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2138} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7075} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1037} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U989} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4211} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40391} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3537} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3729} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U3625} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1976} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2859} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U657} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42330} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U4970} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42219} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37468} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1283} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3930} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2059} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U488} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40613} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39131} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U4863} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1025} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82342} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4120} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8816} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1534} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_55_5139} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42452} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1343} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3796} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U1735} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3222} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U1617} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4581} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4184} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4605} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5178} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2504} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82787} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37482} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6960} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2117} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1589} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5277} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3642} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U4407} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_585_inst_6569} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2190} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1071} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38952} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40542} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1860} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80878} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U972} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37475} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81012} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1318} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6128} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4453} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_5161} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1977} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41766} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1637} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4289} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3004} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81681} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39002} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3416} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43164} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3449} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41980} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4438} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1001} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6916} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4039} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82832} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2055} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U873} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40136} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3447} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U1827} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U656} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3543} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2988} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3862} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81123} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6900} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U381} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4020} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2939} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6072} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82431} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5213} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2372} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2520} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3438} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1651} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4675} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5316} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_19_inst_6554} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42356} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1363} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_38_5143} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3690} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4292} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82446} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2644} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1581} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3631} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3036} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4475} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5254} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2284} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4212} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1213} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5264} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8996} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38503} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82449} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40358} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_37638} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U147} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40242} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1805} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82105} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42055} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5265} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2136} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U990} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U473} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40006} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2640} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38635} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1980} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1997} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1685} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U375} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40399} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2192} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_38_inst_80239} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4262} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3360} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42998} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4495} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38636} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3784} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4618} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U669} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1800} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39359} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U438} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39657} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39413} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2699} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39254} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42345} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_43160} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41524} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U345} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U466} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1801} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2069} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1679} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4454} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3802} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4799} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1011} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3277} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2385} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2902} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U105} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4054} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U556} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U305} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80218} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1364} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3208} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U802} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1649} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U7376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3963} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40703} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4722} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U583} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8677} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39446} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1426} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2926} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4153} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3937} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6204} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3311} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41785} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40532} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4128} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40622} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81531} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40551} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42297} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5232} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3876} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2514} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1077} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1300} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38628} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2345} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5230} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3002} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81448} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1668} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41742} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40145} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8434} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41579} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3520} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38381} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_210_4511} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_92_inst_43228} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1009} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1724} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81527} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1721} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U646} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2364} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80938} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1367} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42550} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1561} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_37636} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82794} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3675} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8826} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3651} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U5411} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5729} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8833} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40562} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82746} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U825} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4496} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U952} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37829} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2649} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U670} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2036} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4682} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80490} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U743} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3421} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U140} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1647} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U447} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1031} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5049} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1023} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4154} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6849} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5577} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3624} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U809} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38380} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37710} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3117} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5055} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5676} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3580} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U989} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2366} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3034} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3887} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U762} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3727} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1666} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40185} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83143} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U977} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4437} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2062} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1826} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1221} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4841} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43423} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2831} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U179} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1898} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2416} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82902} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U330} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37469} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4171} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U1806} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1316} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3049} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U974} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1251} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2963} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81788} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4146} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40560} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4850} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4803} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42365} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3240} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9177} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U622} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1319} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2429} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41666} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U664} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40237} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U4683} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80700} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1345} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U321} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U904} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81122} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_4914} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81487} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U8635} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2020} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37479} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3278} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39681} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_41724} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40667} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1618} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2314} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U9029} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42073} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42331} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37613} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4024} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40457} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4677} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5171} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43116} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5242} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2212} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3614} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4264} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_1343_inst_80181} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U6274} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U2113} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38504} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2575} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U450} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81836} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U865} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39656} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U873} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41784} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2574} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3938} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8877} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81540} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8837} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1845} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4256} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41765} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43085} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3583} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3159} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1865} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2525} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37480} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2377} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U180} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39553} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3341} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3535} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4268} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40541} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3548} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42332} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U123} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82190} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5291} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_25_4956} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1877} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2323} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4963} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39030} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82430} {XNOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39943} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U574} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4618} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1299} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42038} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2158} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36918} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2372} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5338} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1812} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3522} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1743} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7080} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5329} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1027} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1850} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42814} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39001} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6915} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1984} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4312} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4055} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6793} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41609} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1888} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39760} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2003} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U4047} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37783} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5576} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37836} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5190} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38879} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_217_5229} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81933} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42363} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42861} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8862} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39491} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40406} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U467} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5296} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40611} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40003} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5197} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U137} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2132} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_185_4926} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81517} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3627} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5176} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1967} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U200} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5288} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42464} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8994} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U1325} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43082} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U9093} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1763} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4114} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5724} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36975} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1080} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6357} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2169} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5665} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1364} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5736} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39162} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_76_5163} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U765} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1061} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2367} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4045} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5231} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3824} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4446} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43100} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3910} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6332} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5303} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3224} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U1062} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4723} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5744} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2903} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39825} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82205} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3319} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8918} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1181} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4195} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3266} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1593} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2163} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4508} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1362} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6959} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4471} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4025} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U954} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2871} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5087} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5756} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3920} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38738} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4251} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U222} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4133} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U3794} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1547} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3413} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U4111} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82767} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3482} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42786} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U3750} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3157} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U6057} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U186} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3970} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5334} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2014} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82723} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5801} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5305} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81920} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6222} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8991} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2126} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38420} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1452} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4110} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2093} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U468} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39622} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2583} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3753} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1811} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80765} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1087} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3792} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_85_inst_80250} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38735} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1200} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42777} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U9107} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2533} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2087} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6815} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39948} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4284} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4189} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4619} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3200} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4734} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4098} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80445} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_5248} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42269} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8620} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_141_inst_36973} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1698} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4097} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82424} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3173} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_43433} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5395} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82427} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U3928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3653} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5235} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80800} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82447} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2931} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1944} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1741} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6171} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U6366} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U9159} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2003} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42618} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U680} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82829} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3483} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5978} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1882} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1497} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8684} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4590} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1358} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5677} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U1607} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38969} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U1586} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U999} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U7065} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4869} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U998} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2070} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81466} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39538} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3079} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6530} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39664} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1820} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3410} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6333} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U9109} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U440} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8859} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4368} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U747} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38736} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3561} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3602} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2049} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U983} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39181} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42400} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8997} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39787} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4465} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4743} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1708} {AND4X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80633} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1791} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40065} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U4022} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1716} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3454} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6300} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U9026} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3811} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2132} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39624} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3927} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4095} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42338} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3028} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5673} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39539} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1896} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4606} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40565} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81289} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3397} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6961} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1435} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2785} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U995} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5290} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3594} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6407} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4260} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3507} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82074} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3730} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81941} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1096} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37922} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1315} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1322} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42698} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82544} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42291} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82017} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82664} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1576} {AO21X2_RVT}
#@ size_cell {I_PCI_TOP/U3360} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42612} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1723} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U7513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3394} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6078} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4118} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7569} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3944} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5579} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1234} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1585} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9165} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2217} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5902} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8874} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1280} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3744} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3641} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37467} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81834} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2795} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2090} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40612} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1034} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40265} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3569} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1747} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_104_inst_83164} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4112} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4230} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5128} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3875} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2852} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1943} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40566} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5602} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8871} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39703} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42275} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37949} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3739} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81688} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1876} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_42623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3726} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42857} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7213} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6256} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_362_inst_80179} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5121} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U6328} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38720} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5346} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1969} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1644} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2965} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_61_5074} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4811} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3833} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1947} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37767} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3171} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2125} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37681} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40063} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2974} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U192} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2092} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1709} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1797} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2908} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3325} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4688} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82697} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3465} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5403} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U224} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1911} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83289} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4466} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4067} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1205} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2822} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5411} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82448} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U9124} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8653} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81986} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80925} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1383} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1010} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1011} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2909} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6957} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4114} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2099} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3414} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39786} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3864} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37526} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U808} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U33} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4747} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U6942} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2084} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U7278} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6228} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8631} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1208} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U3501} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3090} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3924} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_4915} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40563} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4120} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82086} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6402} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6329} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1261} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U7095} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U1714} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3369} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40264} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82814} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4197} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1468} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8684} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40246} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37781} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U924} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4145} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81200} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4064} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41964} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42541} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80089} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1700} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3027} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_42624} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2826} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38140} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3940} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39408} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1940} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1795} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38180} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42776} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82543} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82699} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80701} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U3459} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1743} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U221} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40416} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39581} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1603} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37881} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3750} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80632} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3972} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U1880} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3145} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2858} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3218} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37948} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2175} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42781} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81632} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1382} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39412} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6126} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3894} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80460} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37920} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3731} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3978} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3464} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U8975} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81340} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6810} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2973} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6174} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39621} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U3754} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1017} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8800} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1405} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6084} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U841} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4137} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80688} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U666} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1206} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39301} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2033} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_27773} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U829} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2013} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5311} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81781} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80456} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2069} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3160} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38216} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3532} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39652} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2302} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3472} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38333} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1327} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6809} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8533} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81722} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4224} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1259} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5174} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1250} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82462} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40305} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43429} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38332} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3931} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6094} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4509} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8978} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41495} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37511} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3082} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3250} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38430} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U322} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5175} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3042} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1381} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2540} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1635} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4525} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U3847} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80459} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2465} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39677} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80581} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42937} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U2941} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80826} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2421} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U66} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80448} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1457} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1323} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1479} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8993} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U4622} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U6292} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81919} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U992} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1660} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2912} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80414} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U75} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82769} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82177} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82021} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81117} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2174} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2964} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80087} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4753} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U799} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82445} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U940} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U819} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1746} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5138} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U2116} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3552} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37649} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6099} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2175} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U187} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2410} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7194} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3626} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42295} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U1809} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_166_4875} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1067} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1546} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U436} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U967} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8860} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6005} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5936} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6075} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1609} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37629} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37950} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U805} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U330} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2355} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3888} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3941} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2773} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42121} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/U1314} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3844} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U407} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2546} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7372} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1312} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5322} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U819} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4329} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U487} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2005} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1755} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U5332} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2827} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3076} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82887} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41993} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39059} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5659} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3749} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1379} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82018} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5825} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3268} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U817} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40702} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4283} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39552} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U1301} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5267} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4691} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4299} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1848} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38198} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_42622} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42076} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81716} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3310} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82023} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42847} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5747} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41909} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1244} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82822} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U5975} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2087} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U992} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8873} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3831} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39676} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81058} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5001} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U943} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42098} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5044} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80361} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4726} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2431} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82425} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42140} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4132} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_36762} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42690} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2123} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U199} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1451} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3701} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4021} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3315} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3007} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3245} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3478} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5233} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6251} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1648} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3577} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39409} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4297} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U789} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5249} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9113} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U798} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2181} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2397} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5345} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_28990} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2584} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U6257} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82497} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39899} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U984} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81516} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3601} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3911} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3845} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8861} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2592} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4503} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2930} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1727} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2114} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3603} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2193} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4061} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3241} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3741} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U7079} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8961} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4214} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4265} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4621} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4921} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1681} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U3816} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42072} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82176} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2409} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2380} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38197} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3633} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2966} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4595} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1631} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U446} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_1218_inst_80180} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U1750} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42738} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38084} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40419} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1821} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80785} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U1890} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1326} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4311} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2992} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40306} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2777} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5236} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3466} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U5068} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1960} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1083} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40537} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4367} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2194} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5672} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2157} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U321} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5578} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81799} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U434} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81835} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U425} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4463} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2792} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U7728} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81297} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6339} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1486} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1714} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1688} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42619} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1086} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3453} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1144} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81837} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6898} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3040} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2040} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2019} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1461} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43099} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38739} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4259} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2972} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1972} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2111} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2091} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4509} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U377} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82614} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42872} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3743} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U402} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38950} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U326} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U7032} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U132} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U2205} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U428} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8563} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U984} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2453} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3446} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1291} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42364} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5299} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8963} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1483} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1830} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4252} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2121} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80937} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U275} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42876} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1667} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5350} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3661} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39302} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2092} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U4935} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3969} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2115} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4946} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6338} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U426} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81057} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38644} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3584} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3846} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1891} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3065} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39098} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2788} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3681} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6132} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1237} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8738} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82463} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3404} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37921} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2015} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38083} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U817} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41908} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4124} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U805} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U1527} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42210} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4623} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U4309} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4969} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U5451} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42542} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39179} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U665} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5204} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80767} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1369} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5091} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2108} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U277} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4191} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5399} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5315} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2106} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37512} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40000} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2740} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2585} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1708} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39680} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3688} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2907} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5259} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82022} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5310} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8504} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1744} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U204} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U9037} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42688} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U818} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40409} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6290} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4530} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5671} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1014} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83279} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3769} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42939} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1441} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5976} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2001} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8926} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37784} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4722} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2195} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2899} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1038} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1462} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1081} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2419} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4493} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81787} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U2776} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U985} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1253} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2914} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2823} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1602} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39815} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2901} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3041} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2600} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1883} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U400} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38196} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82024} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2353} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37782} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U6123} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40064} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37951} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2900} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1455} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1313} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2399} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3039} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1029} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3530} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40459} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6169} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3077} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40610} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U1223} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40444} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4147} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U423} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41807} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1286} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3405} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1941} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U981} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5398} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40734} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4250} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2381} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39231} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5251} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2603} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5258} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2002} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1030} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2572} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2083} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_42625} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39130} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2527} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39669} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40467} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1997} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5220} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U485} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_1243_inst_80178} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3947} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3724} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4062} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5173} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1699} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5011} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3929} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3923} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1814} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3781} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U2546} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42032} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39857} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1879} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U2098} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41992} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83065} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3732} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1625} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3212} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39356} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3314} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5121} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42621} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40266} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39095} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80784} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8735} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4345} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40718} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U709} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1851} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3793} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U7791} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4245} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39506} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U6069} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41536} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82204} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41806} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U867} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4684} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3778} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U2134} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4346} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2447} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38284} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U342} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2017} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1442} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2825} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4244} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1249} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6958} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1831} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39623} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3411} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U811} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3078} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1577} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3424} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2060} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1691} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6362} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1320} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1837} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4141} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U441} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1946} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1751} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6485} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80912} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43167} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80658} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3441} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4621} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U328} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43018} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8723} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81586} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41811} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1955} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U2839} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U304} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81892} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38878} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4393} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1071} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1006} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2998} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U2515} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3345} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U3526} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U4040} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5251} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2547} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80532} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38586} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U836} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4150} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U6902} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1004} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3850} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5560} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U9162} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4246} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1212} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8491} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37989} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38116} {OR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41719} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_92_inst_36895} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4206} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3381} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1701} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1153} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4002} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U963} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2821} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39527} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_40618} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1812} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1292} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U785} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3216} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2122} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40027} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U104} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1563} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3612} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5127} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81049} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41567} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3103} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81762} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U863} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U270} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U784} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U980} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U455} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2904} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3770} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U582} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U820} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8641} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1197} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81108} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_894_5336} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U2338} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80422} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2958} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1793} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3638} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40491} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1058} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U483} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2855} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83085} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2451} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3952} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3275} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40243} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40166} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3961} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3964} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2139} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3045} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U856} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4116} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U298} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U317} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40105} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80986} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3269} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2918} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3863} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41818} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U1127} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U867} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5656} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4127} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3462} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6264} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1320} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U530} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39389} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80410} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41500} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1268} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6565} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39926} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4265} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2485} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U1555} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2519} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3123} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3524} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9024} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4075} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U761} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4793} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2878} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3150} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2948} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8988} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4270} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4169} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3877} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U7157} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3357} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5073} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43158} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2835} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U421} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U961} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39158} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2935} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3785} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6269} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43155} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U2762} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ZINV_40_inst_43448} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4591} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3717} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39405} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2037} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1271} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U7329} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3031} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3630} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2901} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5270} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2715} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4261} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U596} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3531} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_164_5355} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4350} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2978} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U2064} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1490_inst_31020} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37581} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39379} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_836_inst_37040} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U1238} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U7007} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_186_5456} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1280} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U918} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3207} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3386} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1088} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U565} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4301} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43120} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2132} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3709} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3241} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1258} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82070} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43154} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2824} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U493} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U1424} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2430} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1742} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4450} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5227} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4364} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40385} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_125_inst_43425} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1294} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2256} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3104} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39157} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U641} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2649} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_116_5077} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3006} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1995} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2539} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5132} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4219} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81530} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_872_inst_37037} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2666} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U2433} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82582} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2142} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3654} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U2631} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U901} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U19} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3783} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U571} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40154} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2306} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3575} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80139} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZINV_37_inst_36757} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4417} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U289} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38934} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U1182} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U978} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U605} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1072} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3677} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41905} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5565} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1433} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40330} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4305} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U862} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_281_5344} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U800} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5114} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1343} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2912} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38940} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82732} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5179} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38362} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4158} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3063} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38551} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U9161} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6161} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82894} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38363} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37472} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_55_inst_37356} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41823} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U482} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39045} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U396} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81717} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38557} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81629} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5224} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82046} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1417} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4840} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3936} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4143} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2333} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5644} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3300} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39461} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4804} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3518} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2928} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6242} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38931} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82735} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5422} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2638} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80771} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4460} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1834} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3243} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2379} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2864} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1853} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3226} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2115} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U987} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U1661} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5128} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5330} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_237_5371} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2772} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U590} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3361} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1538} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_131_inst_80079} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U502} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5117} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U329} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4139} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3120} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2514} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1279} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4539} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39465} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3398} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80804} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3997} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41573} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2018} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3880} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5067} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4764} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4546} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82779} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2896} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4193} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1877} {NOR2X4_RVT}
#@ size_cell {I_PCI_TOP/U2689} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7018} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3708} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1570} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5030} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4187} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2907} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3547} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81660} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8577} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U7049} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_83229} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4378} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U6312} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U9144} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4371} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1819} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3511} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82069} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38153} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4233} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1275} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37895} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38350} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3512} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U1472} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U938} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1152} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_26_inst_6489} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4651} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3910} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4680} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5400} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2452} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5142} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U855} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42892} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2813} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3070} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2960} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2898} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4974} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U648} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4266} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5046} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42059} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41605} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U409} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6356} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4617} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4259} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82795} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5571} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39974} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2945} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3885} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U774} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U686} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5284} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82588} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U456} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3993} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4006} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1365} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1232} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4076} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1399} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6845} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2734} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U800} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9063} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2889} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1247} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1349} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2885} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2300} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U643} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40223} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1256} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U869} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4681} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82693} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82040} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3180} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82063} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U759} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3533} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40558} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U934} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4226} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1835} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_358_5406} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U6267} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4148} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_85_inst_83238} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3665} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U7694} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1226} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1817} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U899} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3066} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U779} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9182} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U324} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2259} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4273} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2710} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5898} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82426} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U935} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U7087} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42997} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6339} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3886} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40068} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1799} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4440} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5276} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3874} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42060} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36886} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2836} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U391} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4088} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1559} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3213} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U5738} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U693} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1303} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6971} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40314} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U623} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3249} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U7551} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5976} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_576_inst_43219} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80858} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4914} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5209} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U659} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38829} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4264} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6908} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3670} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5126} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2976} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U2834} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5394} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38460} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5198} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2748} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39500} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_511_inst_6563} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42519} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U597} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2783} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_763_inst_6535} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U7217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U488} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_103_5228} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3826} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5043} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3274} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1537} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1843} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4677} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_300_inst_36887} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U2019} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5208} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1423} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4355} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1255} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2055} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_100_inst_83298} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1317} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1217} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3573} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2245} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1006} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U784} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38976} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2356} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41568} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41606} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U668} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38881} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82274} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39496} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4794} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3102} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3956} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3917} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42893} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82506} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2765} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U2738} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2229} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38121} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7035} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3513} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2392} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U728} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U882} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_1284_inst_43360} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4054} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37740} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2994} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U773} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42733} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_711_inst_43345} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81893} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U589} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U452} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38124} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4690} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5122} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1083} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4680} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4155} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39882} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39927} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3395} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2247} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U296} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3521} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U783} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1568} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4066} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1363} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1198} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U681} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_10_inst_36782} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1803} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U315} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5249} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U627} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82758} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2887} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_40_4865} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1832} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5745} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7837} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42742} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U863} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81109} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5763} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41930} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1253} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7878} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5070} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U729} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U481} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3177} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81710} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40007} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43010} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82291} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1473} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U976} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_295_5319} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U2919} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83153} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U620} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2118} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1295} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2766} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2066} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2899} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1553} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43183} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1470} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1439} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3762} {AND3X4_RVT}
#@ size_cell {I_BLENDER_1/U3100} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82500} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U887} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1089} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U507} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3382} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U996} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U976} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3179} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_146_inst_6552} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5314} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U970} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U625} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2741} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_523_inst_37008} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6143} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38477} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1183} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1267} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7117} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4186} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1328} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6588} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5027} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3174} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U871} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2749} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4218} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3211} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5390} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5421} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3238} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6239} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3849} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3301} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4707} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4051} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5279} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3578} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U462} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1832} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1849} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_434_inst_43220} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U2729} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5113} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8515} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1334} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2906} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81639} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2222} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1369_inst_6468} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U793} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4293} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4014} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2771} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1825} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5598} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4864} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1149} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1278} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39575} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1360} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U29} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U866} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4548} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2019} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81718} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4961} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2986} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3033} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6931} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1227} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1680} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6321} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5391} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3365} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5559} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U453} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U419} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2683} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5564} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3190} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81885} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U896} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_320_inst_36885} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U9148} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2930} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U21} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4353} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4656} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6313} {FADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8687} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7652} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6585} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9811} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6628} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7718} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6682} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6599} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8731} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5678} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7740} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6639} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8804} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4409} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11908} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8814} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2730} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8836} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1158} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8886} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8849} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80675} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81027} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11927} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2512} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11963} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41580} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4070} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1142} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4447} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4050} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1196} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39955} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5244} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2316} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U3939} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4416} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4125} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3912} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5229} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1572} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4497} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3859} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1019} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38555} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39307} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1294} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2794} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U910} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_190_5198} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42242} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80787} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2334} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2882} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5111} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1676} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38295} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4479} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39286} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39433} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80541} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81898} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39329} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82091} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5799} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2399} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U957} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/U6166} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U919} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_206_inst_6548} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U1662} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3015} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38556} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U6742} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4295} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5855} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40240} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4003} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4386} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3714} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38413} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6177} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6262} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42874} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3230} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2733} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38366} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39022} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1954} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U4856} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81187} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5735} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2775} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4250} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6028} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U885} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4791} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41499} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81638} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38223} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3544} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1277} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U9018} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4474} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4001} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2520} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5546} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3523} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4048} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5658} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40322} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U816} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3611} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_241_inst_36756} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4239} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40748} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8907} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41824} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1231} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39061} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4614} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U471} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39733} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38975} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7908} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8951} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4979} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U893} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7964} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8953} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U797} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7972} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6582} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5844} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6956} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5875} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9019} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5850} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12103} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7996} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40836} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40882} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7007} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9011} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8075} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5902} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40965} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9015} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8027} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8122} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9195} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40924} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9182} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8166} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9198} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8144} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9208} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41069} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40980} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9232} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41080} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11282} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41037} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9249} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8252} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41089} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10273} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7147} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7148} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9322} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6161} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8213} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8649} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11327} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6170} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6120} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11351} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9353} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11368} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10342} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6194} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41174} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11379} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10350} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9372} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8322} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6278} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10353} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6254} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41223} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6268} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41250} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9478} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6202} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41259} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41288} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6311} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8306} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9485} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9471} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8415} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41354} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10545} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6335} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9576} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8474} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7477} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11647} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6485} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10419} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41393} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7509} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11669} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10475} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10517} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5462} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6304} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41424} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8665} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10622} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7510} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9714} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U108} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8683} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5425} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7634} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8642} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9798} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8684} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7636} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6607} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1616} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U998} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1961} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3105} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2609} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4087} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U163} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82090} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82263} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U3919} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U7297} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1154} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2215} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1713} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_37349} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4122} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1796} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1269} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3906} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5805} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2920} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U7071} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5800} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_4874} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3199} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81588} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2299} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80856} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2445} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41975} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3228} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U979} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5246} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4529} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2138} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41972} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1029} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80416} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3926} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5228} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43166} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80730} {NAND3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U115} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5212} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8708} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6255} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8960} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U904} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_37361} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U272} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U361} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41587} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40407} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U328} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1875} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1297} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82106} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3888} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4616} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1965} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5253} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1811} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80584} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5100} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80904} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3907} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4210} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_83120} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1499} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6587} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39763} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82067} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3348} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4063} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37711} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3768} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1079_5221} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U2111} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41973} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U895} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3673} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U982} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5293} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3697} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5256} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38837} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U788} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4227} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3828} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81825} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1738} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2455} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4384} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37534} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37506} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42311} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37631} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37837} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U653} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U1650} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38202} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38891} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80408} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U274} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2886} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U2110} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3896} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6316} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U941} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1260} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5742} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40458} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38692} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2660} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4071} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80587} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4197} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1560} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82343} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4302} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9143} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6691} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1227} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5169} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40533} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3566} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_111_inst_6480} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2392} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U861} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82843} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3795} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_37635} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4164} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4289} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U2851} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82078} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40149} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1632} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6961} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3516} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9106} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2652} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5675} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1663} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5351} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5034} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4040} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1598} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1307} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U352} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6240} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2948} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1321} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82082} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82566} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_6558} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U3189} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2378} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4938} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4964} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4051} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40327} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1031} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U840} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U351} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42575} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U692} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3550} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3703} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80735} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6162} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U718} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_570_inst_6570} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U6622} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2144} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37850} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41571} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U1000} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U836} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2933} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_122_inst_80223} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38544} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9122} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3767} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2517} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4511} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82505} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_319_inst_6479} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40400} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3071} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39031} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2068} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42353} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41974} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38554} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U555} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39156} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4507} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1341} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3879} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U5267} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U464} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1684} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1269} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3706} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3733} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37608} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4792} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_91_5056} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38459} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3960} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9174} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1842} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4221} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U311} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39023} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4140} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U957} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43119} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3565} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37978} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5287} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1569} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3829} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3861} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3689} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40026} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3599} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1904} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40036} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42724} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U5303} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39945} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U1225} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4431} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1179} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4534} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81402} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U248} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80707} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4268} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3705} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3383} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1893} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42453} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2924} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38983} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4428} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39633} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40042} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4115} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38880} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1810} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3811} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4308} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82757} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1556} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U7304} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1310} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2916} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5241} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3032} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40141} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_41725} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4165} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5196} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U142} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39021} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3528} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U53} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3581} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U982} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82863} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U759} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1201} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2980} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3606} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5800} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3600} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_43344} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U9157} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1571} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8863} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3772} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U184} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U292} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80780} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4481} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U773} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81529} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U3687} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38890} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U822} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4717} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42761} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3244} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3871} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82855} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5212} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40668} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3021} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8920} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4012} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U4806} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1867} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82864} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82036} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42220} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39944} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U474} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4074} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42460} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4204} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1693} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3799} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81954} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2039} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2989} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6318} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81270} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41741} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U569} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1852} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4126} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2260} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1677} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5269} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81030} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1870} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U312} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39781} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2890} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1439} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3801} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5170} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5101} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40239} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U475} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3005} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38882} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2447} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1305} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2595} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1704} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U988} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5243} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U332} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8582} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1894} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4791} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5210} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4676} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5262} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U864} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4389} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2249} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81709} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1665} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U477} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4290} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U777} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4237} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U2406} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2971} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U797} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82836} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3252} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U424} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U980} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42315} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42873} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5674} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U156} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U334} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4462} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4553} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1590} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39205} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U8678} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1827} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1331} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3637} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3385} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40614} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5199} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6046} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3367} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6992} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40238} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37610} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1516} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U3951} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4973} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3716} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1003} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U862} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42815} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3134} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3316} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U343} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38604} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82350} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8453} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82866} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U902} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6281} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4684} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_33_inst_83109} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2039} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_36892} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U445} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1968} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5286} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3358} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U4043} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1342} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4720} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4059} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42472} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3331} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U991} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2728} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31442} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2147} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42707} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5470} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39306} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37683} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39968} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5726} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1818} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8729} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4760} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4300} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1976} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42938} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3069} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_37637} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2936} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42825} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81732} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U903} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U965} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37713} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4551} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4985} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43011} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U1739} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39115} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U993} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41971} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6689} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5131} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3239} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U987} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4388} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1357} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39209} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38575} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5599} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9147} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81789} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1249} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U713} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42312} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1958} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82045} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2944} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1238} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41827} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3527} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U386} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2866} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2193} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38984} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81203} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42725} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5802} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3380} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1225} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42357} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39255} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2705} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82033} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1026} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3865} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1889_5220} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_80174} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U6268} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3151} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1963} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82587} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3020} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1859} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3534} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1317} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3668} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1614} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5566} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U6994} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U8501} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3764} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2922} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4587} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3232} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41582} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U968} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39493} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42410} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1520} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U299} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U476} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4375} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42769} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3827} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1869} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81712} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82351} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1054} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1633} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1885} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_707_inst_6557} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U2900} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3763} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80786} {XNOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4354} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5657} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5858} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U735} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2658} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2910} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5647} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1855} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3433} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41525} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82065} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43157} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38883} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4011} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1146} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82747} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3950} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4293} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U246} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U795} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81048} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8995} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2885} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43153} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2422} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42875} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U592} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5275} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4584} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U694} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U4152} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39881} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1861} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1998} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1304} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_14_inst_43447} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5396} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38953} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3860} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42755} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U247} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3882} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4607} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3990} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_21_inst_43446} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U8832} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3435} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4439} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7828} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1956} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3872} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U310} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42906} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42859} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3995} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7886} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5176} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U944} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3197} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U463} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6949} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8912} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7957} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5645} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8922} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7981} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1703} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8923} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7993} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7826} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9126} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12068} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6937} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12111} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9135} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9045} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9090} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5851} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8005} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9228} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8124} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5982} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9241} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6032} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6006} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8114} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9250} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9209} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6013} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11369} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41085} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8303} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9356} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11371} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8253} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6212} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9373} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7200} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8499} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9374} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11384} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8355} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9375} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5308} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2056} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9323} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41361} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9337} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6364} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7467} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7517} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U109} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7687} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7488} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7525} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6515} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6600} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7536} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6561} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8892} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5605} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8815} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11751} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5612} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5672} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7644} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U671} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82191} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8872} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U572} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U9044} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39144} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4089} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8875} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6747} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38286} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1953} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42266} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4049} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39762} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U333} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82654} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1695} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42058} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80409} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42653} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5549} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81981} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82915} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2400} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U397} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U900} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40403} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4209} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4506} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4383} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1296} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5238} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U31} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5728} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41613} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1025} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42241} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42316} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2891} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4721} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5185} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43159} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2044} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2903} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1539} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U580} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40615} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5115} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5260} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U5282} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1895} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40617} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3904} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4653} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U9062} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4068} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3940} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9160} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81955} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4192} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U327} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_11_inst_80078} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5295} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U9158} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42354} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40518} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U9118} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3072} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2244} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5195} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4167} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2772} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4484} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42778} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3165} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3873} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2853} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_95_5078} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U679} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82068} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U444} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5668} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1741} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U788} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U973} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U645} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4379} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3966} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4469} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42451} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4802} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4007} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81255} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4194} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U5274} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82824} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4066} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5643} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2935} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37685} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2340} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5225} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38365} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2735} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40569} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2815} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3613} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5152} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3035} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42708} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4683} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39214} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1704} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80531} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U182} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39495} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3003} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2112} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41721} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4762} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1183} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_101_4751} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4225} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4461} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1002} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U106} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6352} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U919} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2832} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U799} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9023} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2856} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4235} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2255} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U715} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1059} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4138} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5079} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2317} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5193} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3406} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38141} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1259} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3098} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U7830} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3481} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3711} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81226} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30721} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U9149} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6932} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3060} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4166} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2365} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3377} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81682} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5240} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38932} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1321} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2879} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39635} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3664} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_453_inst_37039} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2898} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5054} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1854} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2993} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U996} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5216} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3655} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1816} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38784} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6227} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1348} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80411} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4267} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42996} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2056} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1655} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1687} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_43161} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6126} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37830} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2943} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2949} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1798} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3546} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4388} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2706} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2913} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U945} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3935} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80588} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43013} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4442} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82580} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4129} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2803} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/U9061} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1831} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2141} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U758} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1341} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37838} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1981} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U837} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1543} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42551} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4274} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4236} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40623} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U296} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3953} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4452} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39638} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1876} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39586} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37632} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9112} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7085} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U870} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_6265} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_180_4931} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U8607} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6127} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4478} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1646} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40004} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42905} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8847} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6315} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80708} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4010} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1308} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39950} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5239} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38085} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38884} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82734} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81013} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37611} {XNOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U422} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2361} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U776} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_79_inst_6553} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U739} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U951} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2988} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42298} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1425} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82837} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6901} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4695} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39326} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1884} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37476} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40008} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1868} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U593} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3635} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U4724} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83062} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U901} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4635} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5785} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U264} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U8790} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80405} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80505} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2085} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U1266} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82945} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38098} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81548} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41542} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2954} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6412} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81449} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1845} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3841} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81798} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U379} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8518} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2692} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42953} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5115} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2974} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_36994} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1950} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39285} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2026} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_40500} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_136_inst_83091} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_83117} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83307} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2160} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2634} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U280} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41560} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5374} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39479} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U907} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6270} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3567} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U8767} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40698} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38570} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U288} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_22_inst_83280} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82844} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42224} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40247} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4892} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6211} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2610} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38033} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2663} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9059} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39081} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80634} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81194} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81724} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_169_inst_6512} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39685} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39004} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6196} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37903} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2676} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43172} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40054} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2024} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_80354} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40717} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1762} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40022} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5015} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80872} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38448} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81797} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7358} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81533} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38909} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39608} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6417} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1499} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U273} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4891} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_203_4507} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39141} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8817} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4873} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U183} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4469} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2290} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U8728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40639} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41626} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3913} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6189} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_12_37676} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2684} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U162} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41940} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2281} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2693} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42003} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2219} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42223} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37565} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2455} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6249} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42504} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6305} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40621} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38548} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2200} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1846} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U8811} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2457} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_36794} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42842} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42882} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82931} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82953} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2000} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U261} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6383} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38131} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38657} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4174} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2616} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U4997} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_214_4514} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1818} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U7219} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38133} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8660} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U5782} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4290} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U285} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2952} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2359} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41520} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82979} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38450} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40456} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81433} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8798} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4924} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40077} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37672} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6904} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39083} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82944} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39871} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6507} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4360} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U272} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5329} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1421} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5001} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82884} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4417} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37566} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82249} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80504} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_80070} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2009} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_169_4510} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2260} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2953} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3469} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5184} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8404} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80519} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2611} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2144} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5182} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_82609} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1057} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43412} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5436} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82122} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38449} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U5859} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1782} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5126} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40057} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8429} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5111} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1778} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4988} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82311} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42201} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U335} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37596} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80510} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_4537} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2509} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37671} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42711} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82423} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5158} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_43422} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82608} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82605} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2256} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3468} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38567} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U916} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2145} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_40502} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5557} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83050} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81301} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5159} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2199} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4005} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2650} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82606} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6210} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82815} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40250} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3930} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_224_inst_6508} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3084} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37568} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81322} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40681} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40163} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2965} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38456} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6279} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82617} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U6860} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39844} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1796} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_258_inst_80137} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83291} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U6908} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6377} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41830} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8647} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/U1075} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1787} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_145_inst_83309} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4401} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1839} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81367} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3771} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38214} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4152} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39533} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1822} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5344} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43299} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38564} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81684} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2253} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3423} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41618} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_43379} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U7074} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6643} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39320} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82532} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6350} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82422} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41939} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6525} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80607} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_110_inst_37312} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6280} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2201} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U267} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3422} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_133_inst_43466} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2516} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1850} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40557} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_83097} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2621} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_36894} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40522} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1190} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81275} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82903} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2838} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2670} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2064} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U292} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6846} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37984} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7135} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U985} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83059} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82261} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6274} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2502} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6567} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42287} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U364} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5053} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5010} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6446} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6213} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82923} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8814} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_49_inst_30120} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6497} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_3894} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38445} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2177} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_107_4429} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2271} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42185} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2203} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81336} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U1174} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2210} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81453} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80870} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80420} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42981} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2223} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38747} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83086} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_334_inst_79876} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U2261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82668} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42901} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8433} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38580} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41647} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6429} {OAI222X2_RVT}
#@ size_cell {I_BLENDER_0/U6308} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8589} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83365} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80854} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5057} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40412} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4732} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82957} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6258} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6428} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_38457} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39278} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U5038} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2006} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2255} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2146} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81205} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82128} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9028} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2672} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38539} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82374} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_30758} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2222} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80884} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7169} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83142} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_113_4455} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5786} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2784} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2677} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81074} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8882} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80609} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2174} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42348} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5113} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1776} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8711} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5056} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1191} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8430} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39478} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_40501} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U4421} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6367} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40697} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2635} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_20_inst_6568} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3549} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42902} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2654} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_122_4627} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39197} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6212} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U281} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U2226} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82341} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42952} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4004} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42531} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1084} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U9125} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5013} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2624} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80503} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82482} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1993} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U365} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38596} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42638} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39080} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81774} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2617} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82604} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82658} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1204} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80518} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2501} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4928} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6546} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40138} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81365} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2533} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81776} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39064} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39322} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6545} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39284} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40076} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37667} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U252} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3911} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U265} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_55_inst_37311} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39351} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2249} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39604} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U262} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81300} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41518} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39992} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2298} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82262} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81262} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81263} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U9054} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3900} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80546} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37063} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8939} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2161} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43080} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39682} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82943} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_32_inst_36950} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80608} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8773} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2184} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81277} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5443} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82237} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1806} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81105} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1369} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2013} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U430} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2507} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38493} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42225} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37692} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39463} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42843} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81131} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3809} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U327} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3652} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39759} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2478} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82982} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3914} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8825} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U2917} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U498} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6900} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_44873} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3471} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3777} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7241} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81143} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40424} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8740} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U6793} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43070} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8560} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U5774} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81443} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4972} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3105} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4135} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4241} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5162} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6563} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U348} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U9076} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6364} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U8687} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2611} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1772} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1909} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8861} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3929} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8606} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37548} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8795} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U2031} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U457} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43008} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42479} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4986} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5081} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3928} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U9055} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39757} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42820} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37690} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81240} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2876} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43190} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2358} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U8623} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U458} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8813} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6208} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U7055} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2961} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38016} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U848} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1785} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82016} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37693} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82155} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37738} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5386} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4278} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82642} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6081} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1748} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4289} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5720} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U263} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1630} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1467} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U4276} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2604} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U1906} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38134} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8889} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5154} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1117} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37905} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1980} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6299} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82289} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U4060} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6533} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U7050} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4395} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3047} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42700} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6564} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1988} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2955} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82272} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4798} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40714} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80493} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1429} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3475} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5431} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8730} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2928} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3707} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80929} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1116} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39687} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3915} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U8568} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U1979} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3074} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_33_4533} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39017} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5065} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_30253} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U5079} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42903} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2915} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80932} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1722} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U744} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82806} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_227_2678} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2479} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42877} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4703} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6447} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6100} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81663} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81943} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82857} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U3017} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80788} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5148} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4452} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82320} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81404} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82092} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1784} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6080} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2887} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41790} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U426} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U4373} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41602} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39542} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_162_inst_79655} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81511} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4277} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5385} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2491} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3885} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3086} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82643} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5769} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6624} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4873} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37539} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43040} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3709} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43150} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4134} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2357} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43069} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9152} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81066} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8513} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39223} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31049} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40050} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5151} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5773} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80629} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82983} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80552} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3917} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41863} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42917} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2632} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80494} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40355} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81719} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82711} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U2685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_97_inst_83275} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3217} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_221_inst_83261} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U2564} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2875} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8450} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37737} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82644} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1077} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81144} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_74_4628} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U1098} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1803} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1975} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1531} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2620} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U914} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U8835} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7177} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5343} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_44_inst_83265} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3467} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2840} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U9003} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8618} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43104} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4471} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5427} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U6448} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1114} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82763} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82290} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42565} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1633} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2622} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3912} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U865} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZINV_150_inst_36948} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U8853} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82733} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1509} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43173} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38574} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2793} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U456} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82845} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3387} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4397} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6490} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1999} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42715} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5466} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1919} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6360} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6390} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_40503} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3581} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5082} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39688} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6366} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81215} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U5322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39845} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81264} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8639} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1542} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U9126} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2082} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43640} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8452} {AO222X1_RVT}
#@ size_cell {I_BLENDER_0/U7534} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2616} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U208} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1240} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2612} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2147} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8734} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U5312} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8969} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49050} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U914} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38212} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81381} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37736} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3546} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82389} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80744} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U381} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4987} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41601} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2615} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5157} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82015} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2196} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81442} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5852} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6263} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39308} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U6507} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8624} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U1718} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_2933} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38056} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U881} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3162} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8638} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42886} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1786} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39673} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80553} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82672} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U1188} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_374_4606} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4364} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4420} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43026} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83300} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2490} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2643} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37689} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3342} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42579} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42829} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38874} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U246} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39637} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82326} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38058} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3775} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2167} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81609} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4794} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6377} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1773} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1774} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U917} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6414} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5435} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U1289} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81635} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38710} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2615} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81015} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4603} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2967} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U7141} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80908} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1296} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5152} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8747} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_36965} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1272} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1920} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39418} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38795} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82598} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5080} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37668} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6389} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39686} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U7402} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8654} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5004} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U6376} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2983} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5066} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82764} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2094} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39806} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_115_inst_6452} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3429} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6282} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U6396} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4331} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_75_4611} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8690} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42141} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5371} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82165} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U6404} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1475} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1776} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39650} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81216} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4874} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_256_inst_6453} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3710} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80909} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81610} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82885} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4138} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40139} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4904} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U4965} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3164} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39967} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3898} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39435} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4291} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41522} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_44874} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8575} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80481} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81465} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37930} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39662} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43330} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_138_inst_80216} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5156} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40719} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82162} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U686} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82071} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7637} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_92_inst_80135} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8759} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80488} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U1056} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5387} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41519} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40413} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39689} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81130} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41753} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U300} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U8517} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8880} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2642} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80251} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4971} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39641} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6382} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6520} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5165} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81337} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41840} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3927} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9015} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40055} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82816} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2621} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42845} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4998} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3048} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40248} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U368} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U8769} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40059} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2153} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6858} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U251} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1423} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1622} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_43380} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8755} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42697} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7401} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41648} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2133} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4802} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82762} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1173} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4800} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8570} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40058} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37575} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82217} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38607} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39646} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40589} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80899} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U6609} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5459} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4158} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80900} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82520} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42650} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81103} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82810} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39180} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80834} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5892} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38562} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40396} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81335} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43068} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39010} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2269} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82380} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37848} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82938} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39422} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8791} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8614} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U6987} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38794} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82076} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81078} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8652} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_30174} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82187} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82371} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39193} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41729} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40713} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9066} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4190} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41549} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40102} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81227} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5891} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6929} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41493} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39350} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_11_37675} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5793} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_40499} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8692} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43029} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1859} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U4943} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39777} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1535} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39352} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4159} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41544} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81314} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81764} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41539} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82888} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39011} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82602} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U8715} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39177} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42595} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5794} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82242} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81510} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82568} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81077} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82666} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82519} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81923} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81418} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40395} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42943} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39706} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38475} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1143} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6544} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_390_inst_6518} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37845} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41931} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80840} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81321} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37666} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39419} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U2216} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81252} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82234} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42759} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39659} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42800} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42454} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39417} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2213} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38793} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80898} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4214} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6289} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83317} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41728} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7004} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81656} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42649} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37474} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37589} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82214} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40496} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81748} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41965} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6488} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39236} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4796} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8612} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38402} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3539} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3499} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4953} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8836} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8587} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40556} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37728} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38392} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81822} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42286} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2152} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43031} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37855} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4931} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37653} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2156} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U1856} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6493} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40666} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8828} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82325} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82387} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82236} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4153} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6276} {OAI222X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42736} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38522} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U9053} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42527} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7288} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39903} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42405} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82126} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6641} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6431} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4354} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42402} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U4218} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8596} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37663} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81134} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82673} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82569} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41786} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U1798} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1858} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8718} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82459} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8691} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U6834} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43030} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38446} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8796} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42263} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2654} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80648} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39159} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U6312} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81121} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81747} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38130} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82284} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_82239} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6568} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82376} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41540} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80466} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82382} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82889} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2211} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3498} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81229} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39902} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8672} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2665} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81129} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6435} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80663} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43033} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41494} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_36944} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6975} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81765} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40555} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41762} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42471} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U7005} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6639} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_36943} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81230} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8784} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6254} {OAI222X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39649} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38476} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39421} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6940} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42539} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40665} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82901} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82375} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4154} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81160} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6984} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41487} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38174} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42034} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8427} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40524} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6310} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1207} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37819} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6346} {OAI222X2_RVT}
#@ size_cell {I_BLENDER_0/U2754} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39290} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37727} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80833} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1491} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37725} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81655} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82906} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2091} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82742} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81444} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83237} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39102} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81114} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42258} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81169} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42699} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82199} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41546} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81786} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5893} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82378} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80646} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4431} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4878} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82627} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40523} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8954} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80662} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42509} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82331} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82912} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81811} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82517} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U9173} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38486} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_80380} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5365} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38576} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37538} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82125} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42628} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81539} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42543} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82195} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81877} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80534} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80726} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80660} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80873} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41713} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81910} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82877} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43039} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80946} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1864} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81891} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8732} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80540} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81757} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81538} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42206} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_46647} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38807} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82745} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U8800} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37556} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37724} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2416} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8804} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81070} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81641} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80936} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8655} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U67} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2234} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82740} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82213} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82209} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38809} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80533} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5896} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81909} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2240} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80935} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39289} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37464} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81810} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8656} {AO222X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82270} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39541} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1866} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2235} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40519} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37529} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81462} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82743} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80725} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81640} {NAND3X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37817} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38015} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80750} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39296} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8631} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6360} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42568} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6458} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80472} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38860} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81383} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81120} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81391} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_82238} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38279} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6290} {OAI222X1_RVT}
#@ size_cell {I_BLENDER_0/U6345} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1160} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39776} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81127} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5184} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40137} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81076} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39849} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82491} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39923} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42261} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82900} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83269} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8886} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_422_3064} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81935} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82754} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42648} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38722} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82379} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42942} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1532} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9000} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1611} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42773} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8951} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82518} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40495} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38875} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82241} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41584} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1863} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81382} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82248} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_273_inst_83234} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37803} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3418} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3946} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82601} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37665} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8659} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82123} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40394} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39947} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82741} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1614} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8675} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82229} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42262} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82215} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82665} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39138} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81388} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42011} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82247} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4147} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42280} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8721} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38064} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82744} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82440} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39416} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8694} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_325_inst_6516} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6496} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38997} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_343} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39349} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82907} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8802} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8630} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82401} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82937} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6351} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82563} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6291} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80659} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82271} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82196} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8927} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81932} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82878} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37818} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81843} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37918} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2238} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1865} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6592} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42760} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_225_3193} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82170} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37743} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39101} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2239} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_153_3069} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81417} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37560} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U8646} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_93_inst_80197} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1226} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4428} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35149} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80755} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6466} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42737} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42502} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39546} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42503} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U458} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5112} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4425} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6642} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2511} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_161_4430} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82657} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39603} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41795} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82007} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8697} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38299} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38453} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42819} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_233_inst_83106} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83061} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82920} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2110} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_36922} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41547} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80418} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38746} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39607} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39321} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6298} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6319} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8713} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81128} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80454} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41617} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81775} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6573} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3971} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2185} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8733} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38724} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6999} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U8949} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38499} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38340} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7230} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6886} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_22_inst_80196} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U302} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42884} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79525} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U796} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8671} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_4437} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1675} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U878} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4440} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5446} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82421} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4431} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5410} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38713} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39486} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_3893} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2681} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39420} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2701} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2220} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U5071} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6232} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80647} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81802} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_27621} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81355} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U59} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8629} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41961} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80689} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3938} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_80211} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1789} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80567} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39353} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80849} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80886} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8611} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39615} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5127} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_51_inst_80195} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41541} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_47085} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U2224} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8815} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82667} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2688} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_34224} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82454} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4241} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U207} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2289} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U8726} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40030} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39324} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82310} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U293} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83111} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2248} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79526} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U270} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39038} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38454} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6461} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U7459} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_207_3150} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5194} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80852} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40466} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_160_4460} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80477} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4142} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6469} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81773} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5448} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82312} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81119} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6368} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2510} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80727} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2149} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38390} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2718} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82615} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7661} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U289} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82798} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U290} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_3312} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6430} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38444} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41831} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U5861} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6225} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1387} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5069} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39012} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42637} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4956} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6437} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U238} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39013} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42841} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1592} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39317} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2458} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_133_4470} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43607} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36900} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5021} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39994} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2626} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81495} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4008} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41836} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6432} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80850} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37997} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U9} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81356} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37804} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39355} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38338} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6476} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81228} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8712} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80419} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82603} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U41} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81111} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1726} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38908} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38403} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U891} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82227} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_3895} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80426} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5160} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4422} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40226} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1950} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80836} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6391} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82390} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6925} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1787} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_228_3235} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2254} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38862} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81617} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80883} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82564} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3985} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42936} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4405} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8834} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82008} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2620} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U6378} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4999} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39140} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2225} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3653} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40397} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2308} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U96} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4149} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U6569} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5058} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_3300} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6449} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2305} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80973} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81073} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39271} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_48_3186} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5116} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_80237} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8588} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1860} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1480} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82257} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U8594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42501} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1863} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38856} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38230} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2953} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6570} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39160} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81749} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8604} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_48_inst_83105} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8648} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38727} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1474} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41488} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5016} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80522} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6473} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42836} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U6322} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80923} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41550} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81304} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82327} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8801} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37856} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4387} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39485} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5890} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U8719} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U6462} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82381} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8706} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4074} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37729} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38566} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1583} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39423} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5120} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1855} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4150} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_80200} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4977} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6313} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6318} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2904} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82717} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1841} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8585} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6970} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_29689} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80543} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43034} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6452} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81159} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4064} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42980} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U6045} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6981} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6327} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42529} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37825} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42500} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39802} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82541} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81929} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4370} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82675} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40182} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80093} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38023} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82802} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41763} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38563} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6993} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6233} {OAI222X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80848} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41616} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40103} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82674} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3113} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80835} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6253} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_82383} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2479} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80453} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2242} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82791} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1242} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8590} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82919} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4287} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6982} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4807} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8625} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2889} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81809} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82702} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_59_inst_37032} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U303} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81752} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38447} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37522} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4350} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6434} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4426} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2695} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39374} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2463} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U1838} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38861} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43032} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39354} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_2939} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42547} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8804} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42197} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41570} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6501} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2450} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4290} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41764} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37726} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5792} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U9058} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1833} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U349} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2659} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2204} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82231} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_3185} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39240} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5037} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82703} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79721} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39606} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U206} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80544} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9051} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U55} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82460} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4922} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82946} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_81753} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38339} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39531} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U8643} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38561} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42406} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4107} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5185} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2020} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6214} {OAI222X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82956} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2151} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41491} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42090} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82340} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6294} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2251} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U888} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81616} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42801} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6907} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81253} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81701} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2086} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2143} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2266} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82481} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83255} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38298} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_279_4473} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6640} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81386} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41966} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2038} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38870} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6472} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4910} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82388} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5482} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37557} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41960} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_4458} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37654} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8624} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83230} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42528} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6451} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2637} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6363} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5447} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83314} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2690} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5045} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40525} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2229} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82803} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5457} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82020} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8813} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_44_4459} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81823} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_106_3900} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42818} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2702} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U1840} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4352} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6226} {OAI222X1_RVT}
#@ size_cell {I_BLENDER_0/U8580} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37914} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38998} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5889} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2694} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81751} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83130} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U8814} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_8_inst_43631} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8950} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42883} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1290} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_13_inst_31802} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82805} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6294} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4321} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_267_4811} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81339} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3408} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_224_inst_83119} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40671} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U1928} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8819} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81721} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82925} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_253_4720} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1970} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2035} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81056} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2073} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39202} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1069} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8859} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37765} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4316} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5139} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80712} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1045} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81778} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81770} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U363} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U226} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8899} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3839} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1588} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6559} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1926} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37577} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80761} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/U4223} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5360} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37562} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U473} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5670} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U4103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1125} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43073} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3686} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42314} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1706} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82861} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U8657} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82881} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U5018} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6286} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38471} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3905} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4500} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82307} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2922} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82072} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40165} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82308} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3115} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4499} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1412} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2542} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38612} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4225} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4251} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U478} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U9009} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38780} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1368} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2934} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6442} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2525} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3534} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82324} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1821} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_37058} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U6850} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39089} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8788} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2908} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38215} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5324} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U424} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2469} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40650} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3734} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37811} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U338} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7057} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38143} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38754} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2427} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6102} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5413} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5419} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4517} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38803} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82332} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1498} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80485} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3866} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5012} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_83118} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81003} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82483} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_77_4812} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U876} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U325} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6173} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39154} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U843} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43095} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37928} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38719} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U926} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6149} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40349} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7097} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42583} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5414} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1915} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U336} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4949} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4100} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2280} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U337} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2536} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5663} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37899} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3019} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37892} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4433} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6130} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82807} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82484} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6108} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1413} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5130} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5667} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U2063} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1966} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2866} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81599} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U847} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4468} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3858} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1486} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2862} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6193} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3661} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2911} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5215} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2000} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37828} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2140} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3596} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2167} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1427} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2673} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1460} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3436} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2351} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80554} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3081} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5355} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U9115} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1940} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4887} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2096} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3594} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4242} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2454} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2170} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39617} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42767} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40669} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38128} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42839} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4174} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5981} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82395} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5418} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8823} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5131} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38125} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U408} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6215} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4917} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82766} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2805} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2121} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2066} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U993} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40626} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1465} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82098} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37497} {NOR3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81384} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39580} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3154} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2130} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1397} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39410} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1959} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81637} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3554} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U309} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1945} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4751} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2937} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4757} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4731} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80924} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39937} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4072} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81016} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37877} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8422} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81767} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5006} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2001} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1957} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4516} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U465} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38791} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2610} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81700} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2944} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5092} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5098} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5090} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3633} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80825} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1459} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4564} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U464} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2957} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8904} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U227} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_80_inst_43398} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6252} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4563} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U1930} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3942} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36937} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4767} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U1716} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3776} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4247} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37647} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U6814} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_36899} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6528} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1707} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80792} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82232} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1420} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82161} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5679} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37876} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42766} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39865} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3803} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40335} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82720} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4424} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81287} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_27_inst_80190} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2517} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1398} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42040} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8639} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1020} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81832} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2382} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3779} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2407} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5132} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_147_4911} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2862} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42371} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37891} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2606} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80625} {XNOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38611} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5363} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U2970} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81766} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3595} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80447} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1492} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8626} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2435} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5141} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4113} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82174} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U8630} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6029} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3407} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37655} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5221} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1110} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4978} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80624} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2073} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U2947} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82848} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5339} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6162} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5391} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37709} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82047} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8625} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39279} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80631} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38802} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39096} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U7007} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6882} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1288} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40627} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U490} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82309} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3589} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38988} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2168} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1932} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80859} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2261} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U1705} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81783} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41952} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U559} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2102} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2925} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82860} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1971} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U8818} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1752} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3853} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80789} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80525} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8660} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4358} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43077} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6179} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U109} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38779} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U844} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80402} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9131} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41884} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2914} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6096} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43139} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2079} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4339} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81865} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39169} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2004} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1575} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81636} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37880} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39201} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5404} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42838} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43421} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39280} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2854} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4104} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8783} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2077} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8676} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2077} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5620} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39616} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82495} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2130} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2188} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37527} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_43424} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U986} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81002} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38841} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82958} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39060} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2146} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42190} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42824} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1388} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_4839} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81948} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2123} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4768} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6602} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81089} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3556} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5380} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1324} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41747} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4597} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7217} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40210} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U6218} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3456} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2926} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5972} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2428} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1415} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_43142} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6167} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6157} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39407} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4532} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U2919} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3876} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39919} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1414} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1456} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1224} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1126} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40209} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1929} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3700} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3786} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38127} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82097} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82893} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4034} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1100} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3083} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42813} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81672} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U6970} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1001} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41894} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2534} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80845} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81615} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2180} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82306} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U4432} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3437} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3736} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1458} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2072} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8545} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4180} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2890} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1437} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38396} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2185} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1610} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5904} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1942} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2460} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82496} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5340} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2910} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2294} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2411} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3588} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82768} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4927} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1095} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1506} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81199} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1097} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U9178} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2100} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U1634} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40526} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41607} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_47131} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U3432} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7111} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2811} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6172} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3251} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1931} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2537} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4467} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41855} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2591} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3080} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40148} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3945} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5129} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U2109} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80424} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3205} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U925} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37993} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5907} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3600} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8632} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42584} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4950} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2252} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2120} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8415} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1815} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4609} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5063} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4319} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42264} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1897} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42821} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1322} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1252} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81523} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1507} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U286} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5366} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80686} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4596} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82612} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39414} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42222} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1579} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3553} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4755} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2301} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4073} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39938} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1719} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81769} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42041} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81116} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37648} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80458} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4625} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6590} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3683} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1757} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3555} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82626} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38429} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_79646} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U4099} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80578} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_144_4808} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2901} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1491} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2165} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81555} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U7040} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1960} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4342} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37766} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4178} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U8661} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1453} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1454} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1711} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4809} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U6356} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42617} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5421} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2913} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1715} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3857} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1396} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U1914} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U906} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U3426} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3620} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1212} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3787} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41515} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1961} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2061} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3255} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U2113} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40150} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4611} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38178} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2119} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1910} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2839} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1857} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4185} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4558} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1766} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4096} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1717} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U7061} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U9153} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42268} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2857} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80656} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1039} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4232} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38179} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5814} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6013} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1794} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2093} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8627} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2902} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1222} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2050} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80699} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1841} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3499} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7512} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2830} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4593} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1449} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38300} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80745} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6107} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1045} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_43460} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U920} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4229} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80764} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5396} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39814} {NOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5903} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1082} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4028} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2095} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5206} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4951} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6136} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6183} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38146} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83236} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39953} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8405} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1120} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38842} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U9010} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3091} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80698} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3887} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37549} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8812} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8869} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6293} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5662} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4754} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83273} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8583} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5383} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1505} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3735} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4233} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U2034} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6610} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1587} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U4940} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3485} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2336} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40670} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38331} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3473} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82851} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U46} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82849} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U815} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1368} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5970} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1652} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39000} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1485} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8421} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2122} {AND4X2_RVT}
#@ size_cell {I_BLENDER_0/U842} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8551} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6364} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37929} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81784} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U814} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U1411} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6441} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82828} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U8803} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1580} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1496} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5222} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6527} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38472} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38177} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3865} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4393} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3727} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2032} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39939} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U8739} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1639} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U9027} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1745} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2531} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40682} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U1022} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82808} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1819} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6175} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40304} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4363} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39921} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81673} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2051} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2335} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1410} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3806} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9166} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37626} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42250} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U561} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38613} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U8678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U365} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U7347} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6144} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2400} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1967} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3092} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9049} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81026} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39952} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40576} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40625} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U377} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41990} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82847} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81584} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8970} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8868} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2518} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81006} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U229} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1466} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6026} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81004} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41870} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80577} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U3460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U876} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_83060} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37879} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81790} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82394} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2779} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80962} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42811} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1504} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4338} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4596} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2076} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37525} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82721} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U366} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U859} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U684} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1712} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3590} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2010} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4879} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U8698} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82841} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2011} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2215} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38630} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U2184} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40602} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39866} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2924} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3836} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6140} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38106} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_6450} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2937} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6425} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5282} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3474} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41963} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5144} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U7109} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3689} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4981} {OR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4323} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42221} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5770} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U994} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2127} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2062} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6085} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3589} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7066} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1938} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_4775} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4198} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U111} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8619} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80918} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81780} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5312} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_43370} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39920} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1927} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3489} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37768} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42292} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4102} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5207} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2071} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38139} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3097} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U566} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3937} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5767} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5357} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U225} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1958} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3932} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4234} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5678} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2860} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1912} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39204} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8736} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1124} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2828} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4741} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82498} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2909} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4595} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5979} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39537} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3409} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80580} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82842} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1361} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3088} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5136} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41991} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6280} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6137} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1931} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3484} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82175} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4052} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6558} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82755} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4518} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5319} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4897} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82600} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4392} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1123} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6931} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82638} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2136} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4226} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5651} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5412} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80711} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4239} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2437} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3486} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2005} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1355} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3996} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1932} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3699} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_38846} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82882} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3867} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82073} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U8974} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1626} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U4243} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8696} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3889} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4337} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1209} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8676} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3567} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5176} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2422} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2934} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4196} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2095} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3464} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4812} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81768} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1683} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36908} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6014} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U1749} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3598} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4692} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39411} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1263} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1882} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37462} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_77_4792} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8702} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4230} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8722} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82868} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5359} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80511} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5180} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4395} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83055} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1898} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39218} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1902} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40427} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80548} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81192} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2893} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3647} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82976} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U8657} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80875} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2106} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1934} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_38_4684} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82858} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2079} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82499} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8948} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6241} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2363} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4983} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1139} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8617} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81664} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43606} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8541} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40227} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2197} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39348} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83084} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5987} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_92_inst_83316} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5426} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1722} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39875} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80877} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1815} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1795} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1408} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81882} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2952} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80876} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41508} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_44624} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40352} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1937} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9096} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8702} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41792} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5364} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5181} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82273} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2318} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1528} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81181} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U8838} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4198} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8444} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82790} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81512} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1109} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_36798} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4337} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82930} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1473} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1115} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81971} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81033} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80635} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36971} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3878} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38778} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U461} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U923} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1113} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42743} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U3649} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82760} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U34} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2963} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U6374} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U423} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1612} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1767} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42830} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82978} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42613} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43575} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38262} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2028} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41892} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43459} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3602} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U7341} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40425} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2916} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1992} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1935} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3862} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6090} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36760} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U6403} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81186} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_95_4716} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81210} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1781} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42203} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3860} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40535} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6073} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1766} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6373} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83310} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1135} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38241} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2875} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4533} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1040} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U839} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3902} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4959} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3877} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1513} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81740} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3458} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43170} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83268} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U7231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6175} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3890} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42879} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38583} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81883} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39436} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4736} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82801} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3867} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4318} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5143} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6234} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1509} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6532} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42533} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_43636} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8972} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2385} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2492} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80791} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4007} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81953} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_105_inst_80365} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83090} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2939} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2444} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1416} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4824} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80359} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40469} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U371} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38568} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4958} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82961} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82846} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4932} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4773} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_226_4702} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41885} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U3401} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2008} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37907} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82838} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4752} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1991} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42317} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4994} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U942} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43593} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82628} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41895} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U494} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41893} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39663} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1426} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U2182} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1747} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4430} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U195} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2593} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6164} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1962} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6186} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1978} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42391} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1604} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83114} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43196} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1504} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1470} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1761} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U8837} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6298} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5362} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81829} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2763} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7500} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4775} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3691} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7415} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6839} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6840} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U389} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39697} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39019} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6334} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U1042} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80550} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5551} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41596} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6236} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1514} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4993} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4276} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3906} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41781} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U850} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U240} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41641} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5147} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4549} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6201} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5353} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1111} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38022} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43105} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1500} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2074} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80682} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80630} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81918} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9087} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3043} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3597} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82646} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80874} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6581} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8745} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U6054} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U4246} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2368} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8638} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_4505} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1326} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2315} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82977} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40354} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_4532} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4332} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U3965} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2609} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5244} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4713} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40089} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1628} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_40052} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43124} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8848} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6200} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1779} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8567} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U70} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U8936} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8794} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8432} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1584} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6202} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2662} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37691} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4808} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1302} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43071} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8746} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40715} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8668} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41789} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1428} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1925} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8856} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6095} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U8569} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39459} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4240} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1392} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82066} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81881} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37669} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8508} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U879} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43148} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2081} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6020} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U497} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U5109} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2956} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82124} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37931} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_49_inst_80244} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1844} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6503} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38352} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82509} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82960} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38494} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7258} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6075} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8574} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3166} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39874} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3696} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2605} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3604} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1515} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6375} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U211} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U1974} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4248} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43038} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1523} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2030} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5409} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_10_37674} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40465} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U997} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U9086} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43195} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5062} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U3476} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81687} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1514} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U8559} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6512} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4176} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5146} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41777} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43072} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81952} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4799} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5150} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1750} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4397} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U6336} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9088} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1801} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81191} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38913} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U8470} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36970} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_79875} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82096} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U29} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2183} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2022} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1528} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3942} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80790} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82004} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8683} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39018} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4995} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U5751} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82510} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_46_inst_6268} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81557} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6079} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1963} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U496} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4792} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38645} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U287} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80537} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39683} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40023} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U235} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6053} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80683} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39642} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39981} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U7662} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U387} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_183_4666} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8738} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_4603} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U462} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8667} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2025} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81534} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39292} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39079} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4957} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42716} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1772} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39315} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4338} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38148} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81995} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3919} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2920} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37715} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39020} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_80345} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1081} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5424} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8431} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2159} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82593} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82515} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4194} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42880} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U237} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8835} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3943} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1582} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39791} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42685} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43413} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82713} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3859} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8641} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3221} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82892} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42904} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4813} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2894} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_48653} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1432} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U1762} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1783} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38062} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38614} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1623} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4701} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5108} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1483} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_270_inst_83262} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U8844} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5153} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38495} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36799} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1933} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2389} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8677} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1574} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81096} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41509} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3536} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9060} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3219} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2195} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6330} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U9040} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82559} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2065} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4106} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8685} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1059} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4781} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3509} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2724} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2445} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81043} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8536} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_35_inst_36976} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37927} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2353} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2187} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U811} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82129} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2803} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81198} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4519} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5680} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U4359} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8503} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42151} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37769} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6529} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U376} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39970} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1792} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40603} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82576} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3400} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2286} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43098} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8783} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2568} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_83278} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38764} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5083} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4565} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2657} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42810} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8700} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_35_inst_43342} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4202} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1175} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2054} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37695} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5179} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42535} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U3737} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3510} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2891} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39153} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U875} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U8907} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6146} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4693} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U76} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U1949} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U2607} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38155} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3832} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3848} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1753} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8679} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2160} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82870} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2383} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40153} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4386} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2180} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82719} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1760} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2107} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6562} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2880} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5182} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8671} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83058} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8664} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2461} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43138} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U6951} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42591} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38137} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1490} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80740} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80482} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6684} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4182} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2188} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4502} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81598} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6813} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4735} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6355} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1986} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42549} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6163} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6358} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1782} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8890} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3452} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U427} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2580} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6016} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2874} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U4335} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8866} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1043} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2946} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2927} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U338} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4341} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82393} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2867} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38147} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1886} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5368} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1842} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3490} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8820} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U8901} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81175} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U6333} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2101} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1518} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5093} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81025} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42441} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6904} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U102} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6158} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81741} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U8973} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1425} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41951} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80824} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41883} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81211} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4634} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2053} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1627} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1975} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82611} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2510} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5415} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37699} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8737} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3713} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U1900} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_4825} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4342} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_81_inst_43378} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3755} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4231} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/U5104} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5465} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6965} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37878} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3566} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38145} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2505} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38646} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6486} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3629} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3161} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2462} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82629} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_149_4685} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1972} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U258} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_92_inst_80342} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40208} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U824} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2381} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8721} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3591} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4026} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U183} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U7115} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42392} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38859} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37576} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6185} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4771} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2503} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1358} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_43358} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6168} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3758} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1323} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2172} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38149} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4033} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5095} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7341} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U8633} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3851} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U463} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U214} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81830} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U210} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80444} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U9110} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U8740} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83110} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5051} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_4637} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2159} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1790} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U372} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4243} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37644} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4105} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2027} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4343} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1810} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4739} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3596} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8665} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43163} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2796} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3872} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_83127} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4640} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4394} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5145} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5024} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1107} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1604} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4550} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6340} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82761} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U431} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38263} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3835} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82914} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U927} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5149} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3939} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U8672} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2861} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4500} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82516} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2181} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5417} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82718} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1500} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1573} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38987} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_147_4749} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43097} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U8728} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39216} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U928} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5405} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U4351} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8640} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U1260} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3843} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5425} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80933} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U900} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U921} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1512} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1906} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U8530} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38796} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82113} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5096} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2345} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1403} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4346} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38552} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2299} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/U8874} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3608} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3607} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U846} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37875} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8845} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6443} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2601} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1755} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1517} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U6371} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6856} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3986} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1112} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4782} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38781} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1973} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38776} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82607} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6335} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37594} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43000} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4733} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2380} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40601} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40575} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1407} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81662} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8537} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8650} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U7303} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8852} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_43359} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42823} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2189} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6509} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U6154} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3032} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5167} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42150} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42126} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38753} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4763} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4107} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4694} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1166} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39293} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7024} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1419} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42008} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3909} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82005} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80844} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3451} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4291} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5142} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81947} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U6531} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3647} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U8663} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5306} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U284} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8629} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3552} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38335} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39647} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82599} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2042} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U7158} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U838} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3508} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1264} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2413} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2191} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1712} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4347} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U9146} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4345} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82457} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U4035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83320} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6174} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6230} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1046} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82869} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2103} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81513} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37706} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4600} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6260} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U9057} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82859} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2443} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6197} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U7129} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43581} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42534} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2387} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4778} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U5734} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_4734} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37031} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2131} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5144} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1023} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80968} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2603} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2936} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40624} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U1550} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42114} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6296} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5027} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_80189} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37652} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1911} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U1484} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42881} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1711} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2322} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6194} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U860} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U3906} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42668} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U845} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U430} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3785} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3883} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39082} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5973} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42662} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6833} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2918} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8598} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6440} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38334} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40334} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81831} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5369} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9032} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80623} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42871} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4679} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1406} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_2670} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_26_inst_83089} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2078} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1901} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43001} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2133} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1519} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82610} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81095} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1036} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3836} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_204_4760} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6198} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U2075} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42370} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U2418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4036} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4136} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U232} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40279} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81972} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3935} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U556} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5022} {NOR2X0_RVT}
#@ size_cell {ZBUF_17_inst_43264} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80681} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80781} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5287} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3980} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5909} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2254} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37591} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42510} {AND3X4_RVT}
#@ size_cell {I_BLENDER_1/U8609} {AOI222X2_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42590} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82428} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81475} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4179} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42299} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42731} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2190} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2464_3950} {IBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4731} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5708} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5535} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2798} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40744} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U171} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81857} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_481_5567} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U152} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3115} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U6308} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38436} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1879} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40479} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U549} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6238} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6753} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_157_5343} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38003} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39995} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80866} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2499} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U4511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_118_6000} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5626} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1040_5582} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5496} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5441} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5094} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6201} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U56} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U6034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39890} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U820} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1778_inst_30044} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U5591} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_35729} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80393} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39458} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4039} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4725} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U32} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3230} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U43} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5635} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U590} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42447} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42016} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3021} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41926} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5534} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40297} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3313} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4710} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2812} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U2543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4903} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42714} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_5758} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82029} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40370} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U586} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2242} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_565_inst_83352} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5246} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3160} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38415} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U31} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1308} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1942} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3969} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_457_3023} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4416} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3725} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42951} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5684} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38275} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U348} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4994} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3352} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U255} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U514} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2864} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3305} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_163_inst_36801} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U7228} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5232} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_901_5558} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3177} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3213} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82089} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82265} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2766} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2296} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4588} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6028} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3788} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6296} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3491} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81676} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37483} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U509} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82362} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U348} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40233} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U73} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3318} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3679} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U706} {NAND4X1_RVT}
#@ size_cell {I_PCI_TOP/U1528} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5633} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82404} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2816} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4953} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6174} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4909} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U548} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1586} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_36073} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2538} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5393} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_175_5441} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U4} {NOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23804_3519} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U84} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3610} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2834} {AO22X1_RVT}
#@ size_cell {HFSINV_7284_3430} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/U20} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U159} {XOR2X1_RVT}
#@ size_cell {HFSBUF_2_467} {NBUFFX4_RVT}
#@ size_cell {U345} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81803} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82361} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8846} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U528} {NAND3X0_RVT}
#@ size_cell {HFSBUF_2_468} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3204} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1758} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4608} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_230_inst_35276} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_122_5705} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_137_5571} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37882} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4892} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2415} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2645} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39978} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1336} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81501} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81756} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2551} {AND2X1_RVT}
#@ size_cell {HFSINV_22065_4595} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4951} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4021} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5449} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_127_4673} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8870} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2107} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_5297} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1559} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_23_4965} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4996} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6229} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4036_4545} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82550} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4836} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1712} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_338_inst_30698} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30706} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42335} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82184} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38901} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42771} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40481} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_4830} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3420} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_81484} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_3292_3274} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37925} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3184} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4992} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U626} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4815} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80439} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39570} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1115} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2587} {NAND2X1_RVT}
#@ size_cell {I_RISC_CORE/ZINV_101_inst_32575} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U524} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38293} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U346} {AOI22X2_RVT}
#@ size_cell {I_PCI_TOP/U931} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3047} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_84_5537} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U634} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U3342} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41704} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39400} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40281} {OR3X4_RVT}
#@ size_cell {I_BLENDER_1/U3968} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3102} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3176} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11382_4554} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1070_5572} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5674} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U3085} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5652} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3337} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6873} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5575} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3332} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3252} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U725} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82817} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5954} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7990_4547} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40688} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3615} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3088} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4891} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3234} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6731} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_288_inst_34995} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2761} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5696} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3268} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40482} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U923} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8847} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2321} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5114} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U469} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_83287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3279} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4521} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U387} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3168} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U648} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39229} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_86_5704} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_47406} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U186} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U45} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2327} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42390} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80430} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4210} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3659} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40553} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5757} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2307} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1744} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_292_5536} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2937} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4714} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_397_inst_30389} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U786} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37508} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U454} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5515} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U216} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80600} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3159} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_233_5650} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1521} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39244} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4639} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5929} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4605} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3256} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5233} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42627} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U21} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3383} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5687} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3766} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5833_4551} {IBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U600} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2605} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38257} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9038} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4945} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1953} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1300} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5530} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3312} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3093} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2806} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4911} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4694} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_17_4946} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U741} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3392} {AO22X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3213} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81477} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2207} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4307} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3338} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U963} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39512} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38028} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1475} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3130} {NAND2X0_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U15} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5173} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U5} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U830} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4161} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81571} {AOI22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U21} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81816} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U85} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/U24} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5789} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U77} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U87} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1125} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2600} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5104} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41879} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5590} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U13} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80487} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2216} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81644} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3319} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3895} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3001} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5689} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5705} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3284} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_145_4741} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3716} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3992} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1686} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5694} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3639} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37682} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5601} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U447} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80596} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2310} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3184} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U5524} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1083_4447} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5707} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41850} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2649} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2735} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4470} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_245_5711} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1530} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5544} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82353} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1354} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5956} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82775} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42635} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_81_inst_31523} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U133} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49044} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U195} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5683} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5776} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6662} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5110} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U217} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U371} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3629} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4755} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3670} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38019} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U239} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U637} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_89_5236} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81001} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2938} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5161} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39490} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4967} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5600} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4824} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4285} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6646} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5082} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81864} {AND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U12} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2557} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5616} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5568} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82910} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39119} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8605} {AO222X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_56_5554} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2472} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80570} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5765} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5543} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2527} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U1703} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U98} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/U5105} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U684} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3415} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3194} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U525} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82493} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38005} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81485} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1919} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1583} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U342} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5166} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82243} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3122} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82053} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2410} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4168} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41703} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2760} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5517} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1309} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1663} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_82_inst_79381} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4947} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3435} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3444} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4415} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_71_4831} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_10560_4546} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U614} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3400} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5164} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2325} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1511} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1976_inst_30711} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U3149} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_92_5715} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2088} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1085} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1457} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40382} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81819} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4047} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3893} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_231_5294} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5475} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_260_5470} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U314} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U767} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6196} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3185} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U835} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4829} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1962} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1265_2662} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U2747} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U163} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U6705} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5770} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1549_4462} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42399} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41662} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U8724} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U547} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5881} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39104} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4286} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42634} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3252} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80778} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4825} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3419} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4181} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5835} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3183} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38639} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1613} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40344} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2578} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U195} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5445} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81815} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5539} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5910} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3350} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81112} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6138} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U541} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5787} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38432} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4988} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2842} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_66_5452} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5791} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5650} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2346} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U2325} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U139} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U7273} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5698} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3330} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U7646} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31304} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U3382} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38848} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5212} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4861} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40286} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3011} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3703} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4918} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_6054} {IBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/U30} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4888} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82724} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5673} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3825} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6267} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_97_5459} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_156_5469} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1613} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3693} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5617} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1890} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40079} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3063} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5222} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81307} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1809} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_74_5958} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3673} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U1081} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5824} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5681} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5869} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2706} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5476} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1518} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5843} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3991} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U3144} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82589} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80782} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1196} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_92_5411} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U569} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2397} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1601} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41846} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5090} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42396} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U72} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U4452} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4376} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3235} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2296} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6705} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2349} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38704} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5888} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U310} {AND3X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81855} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_4990} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U589} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2748} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2312} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_29572} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82480} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_793_inst_6501} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82590} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1494} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3067} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5102} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_273_5455} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3706} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_125_5286} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1902} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5299} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81414} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5718} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1539} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38973} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3098} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3181} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3624} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U5619} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3621} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56238_3565} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_44_inst_27303} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U789} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U194} {AND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_62_inst_27302} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42466} {INVX0_RVT}
#@ size_cell {HFSINV_27420_4567} {INVX16_RVT}
#@ size_cell {HFSINV_2937_3997} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_1381_inst_44356} {NBUFFX16_RVT}
#@ size_cell {HFSINV_3962_3998} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/U19} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_60_6086} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80794} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5768} {IBUFFX4_RVT}
#@ size_cell {HFSINV_15628_4575} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4515} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5364} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3292} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80910} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39241} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3217} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6803} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5694} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80483} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3988} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81291} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3943} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5454} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42941} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42191} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1286} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2420} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38468} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U442} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39530} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37719} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38301} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38733} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5878} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80815} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2739} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82429} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3723} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_54_5906} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5955} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4817} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1522} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1720} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U1244} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81759} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42803} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38118} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5793} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1673} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5952} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4918} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2655} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5914} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U435} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3790} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5077} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2989} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U500} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_186_5453} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5692} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1759} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5774} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_940_2590} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2670} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U156} {AND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U366} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3076} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/U42} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2953} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_215_4463} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U4745} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1478} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6302} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_177_inst_46943} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80597} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82776} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_47403} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81745} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6179} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3818} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42791} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4826} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5492} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U623} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3348} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U168} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U57} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5671} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41538} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U52} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6964} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_333_inst_29695} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_128_5164} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38728} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4936} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5830} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3421} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39513} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38885} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5490} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2999} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41677} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3793} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_301_3279} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_103_inst_32020} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82185} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2757} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3713} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81233} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5647} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2333} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2757} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3698} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5719} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U646} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U6910} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1487} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1281} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3113} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5834} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80894} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2421} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38902} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2348} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U9} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40386} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_116_5439} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39891} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_131_5295} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2597} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3193} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U11} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4086} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_689_inst_83399} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U5446} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1472_4446} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1205} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3255} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3959} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1525} {AND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_26522_3425} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42732} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82054} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_35589} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3797} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_216_4997} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37885} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U4161} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U175} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41872} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U6146} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U157} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5522} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38249} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4061} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5980} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6133} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5615} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3682} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2425} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3092} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_215_5789} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3376} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3486} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_38260} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2186} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1878} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_312_4483} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2384} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2247_3915} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1701} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2396} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81008} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80571} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39482} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5472} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2551} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5612} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5524} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82377} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5556} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U463} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5202} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U127} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1470} {OA222X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_210_inst_30377} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U701} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3636} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2809} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5771} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U3390} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40689} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U123} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81858} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5149} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38405} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U548} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82573} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40595} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U587} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40588} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2158} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2997} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_43639} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2241} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81500} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_3278} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U82} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2957} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3322} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39300} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3341} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3618} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5717} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40726} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35598} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3824} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6252} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80746} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3121} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U118} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81804} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U734} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42609} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5096} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_6071} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U521} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3096} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2077} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3982} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_268_5767} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3135} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82354} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_320_3081} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U49} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U602} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U90} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40232} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_501_inst_79413} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4001} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_4967} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81677} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82834} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1199} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_5488} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5785} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5146} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3633} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3481} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6035} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3100} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_243_5887} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80721} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5431} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5154} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9156} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5514} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_20035_4006} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3721} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1352} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5700} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3069} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4948} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5701} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3628} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81574} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81645} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38244} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2651} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2324} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U499} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81541} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5578} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4431} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81094} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2650} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4623} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5606} {NAND2X0_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_29583} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U8419} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6688} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U2268} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42017} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3277} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3724} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38972} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5823} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U7030} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U4828} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U630} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80565} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_941_5573} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U6163} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3058} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U271} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82472} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42632} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80392} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U608} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1454} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_96_inst_28964} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3001} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4787} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U638} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31035} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4773} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1574} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5762} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1769} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2804} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_173_2701} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U3808} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3929} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3488} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_209_inst_80213} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3425} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U661} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81577} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3662} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3273} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2417} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1002_5597} {IBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4523} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83250} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81702} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39837} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2667} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_83358} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U2821} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3041} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U3203} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6874} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3336} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U960} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81196} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1378} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2482} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5687} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4954} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U6698} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4423} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U6847} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4567} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82285} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3373} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8794} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81254} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_219_5689} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1032} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_581_inst_79523} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38756} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1998_inst_79871} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4758} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5612} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1688} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42388} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4084} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_735_3255} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38868} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6161} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4966} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3403} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5234} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4540} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2968} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5528} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4833} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5763} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4630} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40039} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U581} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42865} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3840} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U1977} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2794} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5052} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2607} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5620} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6136} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5119} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3449} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5701} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5528} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U112} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U3131} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3521} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1926} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80605} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3829} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5260} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1163} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1907} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38857} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38115} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4786} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5511} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39582} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5848} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U609} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U1279} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U416} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83133} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2984} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2834} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82527} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3124} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6509} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82670} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82471} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2731} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5107} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82080} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_670_3237} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U6498} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_167_inst_43281} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4829} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1765} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U949} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1851} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2713} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3320} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U6728} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1600} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_207_5954} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3083} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38668} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3640} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5830} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2014} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U433} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U3348} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42940} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_196_5624} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U1372} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_2634} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39225} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_148_inst_83252} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5520} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U2390} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3897} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_87_inst_44320} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U6314} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2722} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3512} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_5538} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5562} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2836} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4244} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39560} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3136} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4733} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5687} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1340} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U104} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2464} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3360} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U7302} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81853} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5637} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4473} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5611} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5826} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3576} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/U3468} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42377} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3507} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_49035} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U4093} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2745} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3774} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5997} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3158} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4287} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_219_inst_80212} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38156} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8632} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_75_5937} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3067} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U250} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82061} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_726_5464} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3470} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_103_6002} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U520} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4502} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1711} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41891} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2477} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5870} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_30033} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4451} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U2515} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5703} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5591} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_104_5451} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2659} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5008} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3440} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3792} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U5822} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42745} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4628} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_30035} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82373} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39399} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1943} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U958} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_187_inst_45541} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5624} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U840} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8781} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37774} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36964} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1374} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1406} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1776} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81642} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3345} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2764} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4151} {NOR2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U14} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40313} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2561} {NAND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/U26} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82088} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U161} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2667} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3841} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82465} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1813} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2550} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39398} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U597} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2766} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39883} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5604} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81195} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1403} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82146} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3816} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4908} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4227} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37458} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2939} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_112_inst_83312} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40361} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1401} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80696} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38852} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5724} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5602} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4612} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4738} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_37965} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U178} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_620_5570} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1909} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U192} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U139} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U6244} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81183} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2431} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4868} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_38_inst_44318} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U4797} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2013} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3577} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_155_5241} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4631} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4786} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5232} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5534} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2165} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4629} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4192} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1904} {AND3X2_RVT}
#@ size_cell {I_PCI_TOP/U6879} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5592} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5641} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4920} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1195} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2458} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5698} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2985} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1117} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42478} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81576} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5904} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82281} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2644} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2750} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3109} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3359} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80527} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U281} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6044} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5163} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41803} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38751} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5506} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37773} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_32243} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3448} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_587_5535} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U3428} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3547} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4017} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U470} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U2371} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U95} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1379} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38312} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2767} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_5532} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4758} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_361_inst_43289} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1977} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5491} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U360} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4212} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6313} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3087} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1719} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2596} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3244} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80412} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_194_5647} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_143_5643} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2665} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4788} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81965} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3356} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6304} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1117} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39906} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39208} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_34_inst_6243} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4564} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U4687} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5781} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U4285} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4787} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U249} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_18_5386} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6220} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1775} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5703} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2481} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1685} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3424} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3746} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3228} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U995} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U519} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3335} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82283} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_176_5106} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_238_5655} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40062} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_268_5199} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_409_3252} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2274} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U1668} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U6204} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42434} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U2708} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3312} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5619} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U853} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4741} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5827} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5889} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_130_inst_28965} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1004} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_4857} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4516} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4023} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2041} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1569} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2081_3249} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U616} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3221} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40510} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40514} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4692} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6067} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4053} {OA21X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_156_inst_80016} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_81479} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1519} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_32_inst_28936} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3768} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4678} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_286_inst_43215} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U722} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4763} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3714} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3310} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2967} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3297} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3358} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2548} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U707} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5550} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39851} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4582} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3816} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4879} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4867} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5408} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38634} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1124} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39578} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5460} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4670} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3186} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41898} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7137} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3347} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U9007} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5653} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3138} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3298} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_417_5596} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U3551} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40586} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37744} {XNOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U37} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U6492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5563} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82282} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_501_5546} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37478} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U837} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1714} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_102_209} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U2593} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_818_inst_83355} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U732} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41826} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3313} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3809} {XNOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U88} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2830} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5879} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U84} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U378} {XOR3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U96} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_18485_3383} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U90} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1540} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38694} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5944} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1748} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5614} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4176} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1880} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5458} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1185} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40504} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1973} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38670} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38004} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2187_inst_35273} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3645} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5780} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_83_4737} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2691_3951} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U7393} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2385_3270} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3791} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_30_inst_79415} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81828} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_4641} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2960} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4900} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2474} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U4467} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_91_4759} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_38261} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82414} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1923} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3287} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4784} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4252} {AND4X4_RVT}
#@ size_cell {I_PCI_TOP/U5211} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3728} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5519} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38669} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39569} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1647} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2769} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39853} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2808} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3390} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1408} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37969} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5088} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1653} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4638} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3280} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_6056} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42389} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8792} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_313_inst_43217} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U859} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3267} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3944} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1160} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1861} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5789} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U1838} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5692} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38292} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_115_5813} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4019} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38853} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U843} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U3196} {OAI21X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U147} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U5636} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2562} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3231} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U840} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U123} {AO22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_289_inst_80018} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2724} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3396} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2998} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_194_5641} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82136} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U2223} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4785} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4275} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5103} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4050} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1184} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U151} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81474} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2797} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U704} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_628_3908} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4970} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38269} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U491} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4281} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4320} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2480} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_274_3261} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U731} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5493} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80680} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83306} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3207} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U138} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42395} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2796} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81856} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_4832} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5351} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6116} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5381} {AOI22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U127} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_20526_3385} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U1118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3384} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2614} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_13224_3424} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U3017} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5479} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6743} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1265_3945} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1127} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5106} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_352_3931} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5713} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U9194} {NBUFFX2_RVT}
#@ size_cell {HFSINV_19296_4591} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_234_5577} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_5105} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2565} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3264} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81439} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5527} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42633} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3902} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39226} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_323_inst_37062} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_380_5639} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U6098} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39120} {XOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U139} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3325} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1767} {NAND3X0_RVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32767} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5627} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3447} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3594} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6254} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6202} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U9008} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_192_6029} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1441} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5541} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42378} {IBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U158} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_4927} {INVX2_RVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32950} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1678} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3699} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4889} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_474_3909} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2827} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7179} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U821} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U173} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37546} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3132} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3977} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5559} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3504} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40543} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1796_3914} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3684} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5576} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3572} {NAND3X4_RVT}
#@ size_cell {I_BLENDER_0/U3794} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37678} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42334} {XOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U38} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/U52} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3033} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38397} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82671} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_29018} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_891_3265} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39362} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1422} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_375_inst_28950} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38101} {XOR2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3163} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7174} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_1534_2707} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3417} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81708} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_535_3942} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2552} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3333} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1385} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5953} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_228_inst_30028} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39795} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40410} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_29014} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4022} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U1090} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82639} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37823} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_725_5613} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_16654_4590} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3623} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5866} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82288} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3107} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38282} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_32446} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38467} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4865} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3294} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_408_5599} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U3743} {OAI21X2_RVT}
#@ size_cell {I_PCI_TOP/U248} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_2629_4588} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U935} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5702} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43130} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41967} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42770} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_223_inst_29598} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5015} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3577} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U7076} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39228} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81324} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40080} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_620_3930} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2941_3272} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4186} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2471} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3487} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38798} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4924} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38316} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82143} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81483} {OR3X1_RVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32574} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1175_3288} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2572} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U638} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_123_5764} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2154} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2314_3285} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1575_3309} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5645} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_3988_4556} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U611} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80486} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82473} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3361} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_177_5633} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U5618} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2492_3246} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82147} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5689} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4893} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81725} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3206} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U7262} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39524} {NAND3X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U201} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5917} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4757} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U131} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39116} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1514} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U580} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40608} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U635} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5185} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1870} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81966} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1121} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3332} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5542} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U2512} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4691} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3807} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5420} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5654} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5502} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4641} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82183} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3079} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_103_3024} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_958_5618} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43056} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4613} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6835} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_17536_4586} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_179_4794} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_3016_3273} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5561} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5618} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3072} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3215} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3777} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U1704} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5691} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4784} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5758} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3998} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U2682} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3591} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U44} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5535} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_233_5370} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81000} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2674} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4191} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_324_inst_83354} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/U6} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_159_5415} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3069} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5685} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U91} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5928} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/U63} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_20403_4592} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/U186} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_503_3286} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9} {NAND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_17032_3371} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U86} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U25} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8867} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2025_inst_29581} {NBUFFX4_RVT}
#@ size_cell {U273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_81482} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4851} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U835} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_847_5877} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U6038} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1460} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3259} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5693} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1976} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U135} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U6831} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1092} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2725} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_5388} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2546} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37780} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42691} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U3009} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2921} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5150} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5846} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1906} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43050} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6219} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1774_4587} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38274} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5138} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1821} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1964} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U5792} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5039} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5087} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39487} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_81480} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1272_5598} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U3831} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6872} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5996} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6925} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2542} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5030} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U143} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_72_inst_83046} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_244_inst_37061} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1576_3963} {IBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U161} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5886} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38297} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_32546} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39501} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3666} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1521} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81643} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U62} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2547} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3501} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5162} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5847} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3242} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3371} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3326} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2969} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80606} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1461} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39507} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4708} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1407} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U413} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3326} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80446} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U35} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3689} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1141} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U257} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81152} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_81368} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39840} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3467} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_803_3264} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1869} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1689_3947} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_6587_4561} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6110} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4574} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_35734} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U7274} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1540_3964} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1804} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39088} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3362} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6266} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81499} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U58} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3152} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4827} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2504} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1566} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5625} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1055} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40258} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U607} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_84_5071} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U5818} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80394} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_5545} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_144_inst_79872} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2558} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3311} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4626} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38001} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_257_inst_80214} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2590} {AND3X2_RVT}
#@ size_cell {I_PCI_TOP/U2378} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39710} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39472} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5450} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82286} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1944} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1975} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1739} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6034} {NAND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_135_2078} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1200} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U58} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_48462} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_inst_6295} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_1479} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_67_2176} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1} {XOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U852} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_786} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_2281} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93_1481} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U69} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U816} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_116_inst_6622} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109} {XOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_113_inst_6281} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_829} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_78_2197} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_122_inst_37396} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_118_inst_6391} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_65_2425} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5293} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_114_2293} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91_1709} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_131_2757} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_204_inst_43493} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_34543} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_83_1706} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245} {INVX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_140_inst_6309} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_949_inst_79866} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1084} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_112_inst_6385} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37082} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_33109} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_103_inst_43536} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_102_1654} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_44_inst_37267} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_6615} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U110} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_2738} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_101_1786} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2273} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_74_1846} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_126_2494} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2274} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_167_inst_43473} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_2415} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_43_inst_30909} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3374} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_1637} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_109_842} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441} {XOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2762} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U335} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_929} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2765} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_82_2130} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1743} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1467} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_2105} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_170_4488} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_948} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79536} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_32} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_114_inst_31774} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_145_3103} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_87_inst_29564} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_62} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_60} {NBUFFX16_RVT}
#@ size_cell {I_SDRAM_TOP/U180} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_37} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_38} {NBUFFX8_RVT}
#@ size_cell {HFSINV_134_562} {INVX16_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_287_4217} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U29} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1035} {AND2X1_RVT}
#@ size_cell {HFSINV_319_561} {INVX16_RVT}
#@ size_cell {ZBUF_4_inst_83025} {NBUFFX8_RVT}
#@ size_cell {ZINV_6_inst_6636} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U6956} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U2454} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6939} {MUX21X1_RVT}
#@ size_cell {ZBUF_4_inst_43267} {NBUFFX8_RVT}
#@ size_cell {ZINV_6_inst_6640} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U3142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U537} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5775} {INVX2_RVT}
#@ size_cell {U699} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42005} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2675} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3140} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42804} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3378} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1738} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80507} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3662} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_224_inst_28804} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_412} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_431_5640} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_116_inst_6274} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_371_5188} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3886} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2238} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_427_inst_6209} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_39_inst_6425} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3705} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_404_5873} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37656} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1875} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U715} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_392} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5740} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_316_inst_35440} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38729} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_120_inst_79867} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U5354} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1170} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2594} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_136_5908} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3655} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_35439} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_407} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZINV_32_inst_36985} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1419_inst_79506} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_537_5990} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3658} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_24_6007} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_369_5190} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_599_inst_43211} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U545} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U694} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_270_inst_34969} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_281_inst_79210} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_173_inst_26947} {NBUFFX16_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82988} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_400} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U2326} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U650} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_56_inst_28767} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5670} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_249_5918} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U18} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6939} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_90_inst_79239} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_524_6151} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_341_5136} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U151} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_690_5565} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_551_5725} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_217_4487} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_224_6134} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_58_inst_34698} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U391} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_1928} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U57} {HADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38534} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_119_inst_6625} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1361} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61_2440} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_1097} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_43_inst_34283} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_122_inst_6443} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80_1499} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_37_inst_37287} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_2728} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53_2245} {NBUFFX2_RVT}
#@ size_cell {I_RISC_CORE/ZINV_27_inst_35253} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_6326} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_120_1341} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_106_inst_43486} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1193} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4854} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1942} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1941} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_140_2399} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_85_2113} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_133_1006} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_129_911} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79_1777} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90_1536} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_35623} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_2766} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U51} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_71_1583} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U52} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91_2543} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_1559} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U53} {HADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_113_2032} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_29462} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U54} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_2374} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_47553} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_70_1717} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_66_2759} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U56} {HADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_790} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_2418} {NBUFFX2_RVT}
#@ size_cell {I_RISC_CORE/ZINV_369_inst_35262} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U131} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_437_6064} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5371} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U54} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3074} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5905} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3697} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_933_5860} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U124} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2584} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U52} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3195} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1962} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4945} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42518} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2001_inst_35180} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2555} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U122} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5645} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U84} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_314_5523} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6864} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80569} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_80185} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U5634} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6206} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6169} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U683} {OR3X4_RVT}
#@ size_cell {I_BLENDER_1/U2678} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_187_3898} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3610} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U100} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38359} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3601} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_372_5135} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3652} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2230} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3080} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81162} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_530_5804} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_429_5527} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U150} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U928} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2985} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2997} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_517_5436} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4930} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_435_6104} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U1063} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1210} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1899} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80619} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_479_5340} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U126} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U508} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3274} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_622_5672} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1238} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5328} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4423} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_642_5674} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5614} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3245} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2178} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6892} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3237} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6836} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80722} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3681} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5074} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6512} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3281} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6198} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U496} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2360} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U457} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U25} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38594} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U2357} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3139} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3555} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U2595} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U49} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2549} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82202} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_80953} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4764} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3397} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5666} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81649} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3182} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5627} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4530} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4942} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6205} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5537} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2742} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U129} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4770} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6408} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U514} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_402_5433} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1872} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8838} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2986} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U214} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U677} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3483} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_602_inst_43609} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_396_5514} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_543_5662} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_48_579} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5712} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5737} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40082} {AO22X1_RVT}
#@ size_cell {ZINV_890_inst_80001} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1734} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3282} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1888} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81412} {AND3X1_RVT}
#@ size_cell {HFSINV_27324_4583} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1887} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_820_5270} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37953} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81272} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3070} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36819} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_34_inst_79480} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_381_6180} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3616} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6204} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U359} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3150} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_189_inst_83285} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U172} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U673} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42512} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U512} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39401} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U7036} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_195_6125} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U5102} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5725} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_680_6179} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U3690} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2567} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U460} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_6025} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5440} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5676} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U64} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U700} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U671} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80783} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5425} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4584} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5690} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_81678} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39742} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5433} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U776} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_383_5739} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81761} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82356} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1761} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5434} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6139} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U124} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39997} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38965} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3215} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5437} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U116} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_248_5291} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U396} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81331} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4422} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2617} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4881} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3169} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U670} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_531_3088} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3692} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82690} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1682} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42433} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U358} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3686} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5500} {NAND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_555_3967} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U3186} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6157} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37490} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82561} {NAND2X0_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U17} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6919} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U215} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30393} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4840} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6156} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3276} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2758} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U545} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_705_6019} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3213} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2577} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U512} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5603} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3220} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_186_6012} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4468} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U313} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5868} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_625_5803} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_569_6152} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4820} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2570} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2157} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5442} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3379} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2772} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U79} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6142} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_602_2693} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38533} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81565} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_113_inst_80160} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U1937} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_214_6115} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U868} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_83257} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U144} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_83047} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_760_6085} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_83149} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_590_inst_79074} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1334} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_95_inst_79616} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2665_inst_35657} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2420_inst_79368} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_133_inst_35837} {NBUFFX2_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_522_2697} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_470_inst_6226} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1871} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38601} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_112_inst_79312} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_300_5323} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_217_inst_79590} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_126_inst_83158} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_150_inst_28769} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_393} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_326_6083} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_385_6105} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3623} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_43_inst_83342} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_521_5786} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41750} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_182_inst_79229} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U416} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_469_5964} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_193_6182} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1800} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_419} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_68_inst_43278} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_254_inst_6423} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_461_5707} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_76_inst_35781} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_189_6010} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1624} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_454_5761} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4902} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U7241} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_220_inst_6580} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U2905} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4845} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_100_inst_27253} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_319_inst_79848} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5134} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_198_inst_79586} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_204_6161} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1447} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_108_inst_43319} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_79582} {NBUFFX4_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_584_2699} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_36768} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_579_5727} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81053} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U429} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_542_6035} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_6103} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_250_inst_79511} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_171_inst_45524} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_594_5592} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_178_inst_34967} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37956} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_311_inst_83305} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_486_6120} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_408_5797} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_660_6020} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U75} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_533_inst_79137} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U697} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5476} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_79504} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U219} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79515} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1005_inst_79748} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_67_inst_79082} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_336_inst_43306} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5322_inst_79464} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_188_inst_79532} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_110_6004} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38924} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_654_inst_28874} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_486_5591} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_65_inst_36821} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_428_5564} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U7334} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_100_inst_6218} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41646} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_406} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_629_inst_79330} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_392_5896} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_493_5663} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_391} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_416} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U702} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_533_5608} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U141} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_176_inst_79072} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_416_5376} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_2487_4503} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U5335} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3795} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U773} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_401} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_183_6171} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2209} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_6136} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_719_inst_6586} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZINV_29_inst_80080} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79141} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_29547} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_39_inst_79497} {NBUFFX2_RVT}
#@ size_cell {HFSBUF_11_388} {NBUFFX16_RVT}
#@ size_cell {U692} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_51_inst_79337} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U6913} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_287_inst_79251} {NBUFFX8_RVT}
#@ size_cell {HFSBUF_11_395} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_432_6062} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_225_inst_29554} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_581_inst_28877} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_27080} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4719} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_871_inst_36781} {NBUFFX8_RVT}
#@ size_cell {HFSBUF_11_397} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1523_inst_79505} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_32_inst_28759} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_446_5708} {NBUFFX8_RVT}
#@ size_cell {HFSBUF_11_403} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_629_inst_29558} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_332_5525} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1955} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_80095} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1885} {OR2X1_RVT}
#@ size_cell {ZINV_98_inst_36706} {INVX4_RVT}
#@ size_cell {HFSBUF_11_411} {NBUFFX16_RVT}
#@ size_cell {ZINV_98_inst_36708} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_3652_inst_79481} {NBUFFX8_RVT}
#@ size_cell {ZBUF_70_inst_30982} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U7378} {NAND4X0_RVT}
#@ size_cell {HFSBUF_11_414} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38895} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_248_inst_6522} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1831} {INVX4_RVT}
#@ size_cell {HFSBUF_11_418} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_154_inst_6521} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_79365} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_424_5375} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_6024} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82696} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_427_5751} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_70_5754} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_344_5258} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_79345} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_3319_inst_35473} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_77_inst_31513} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_249_inst_30342} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_792_6130} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_64_inst_27078} {NBUFFX4_RVT}
#@ size_cell {I_PARSER/U39} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_275_inst_30669} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40096} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_418_5325} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83225} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_53_3926} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1070_5993} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_438_5259} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_248_inst_29548} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81274} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_286_5292} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_820_5756} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3984} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U812} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U542} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_79489} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_63_inst_79153} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_224_inst_79846} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2354} {OR2X1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/copt_h_inst_82984} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_180_inst_28878} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_953_5992} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_232_inst_28802} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80714} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_158_inst_44319} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_6163} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_474_5669} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_83166} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_415} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_302_5260} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41680} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_487_5948} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_47073} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81273} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81087} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_57_inst_6262} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_740_inst_35441} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_73_inst_32995} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5189} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_219_inst_83323} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_83240} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_83_inst_79437} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U88} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1266} {INVX4_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3968} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_218_inst_35463} {NBUFFX4_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_95_inst_79615} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_248_6126} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2612} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_544_inst_27150} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_128_6050} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_6082} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3564} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_85_2814} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_348_5721} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U7348} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_426_5943} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U560} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38602} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1023_5899} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_420_5431} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_448_5261} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_497_5843} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U3569} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_2528_4502} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_79333} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38186} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U38} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_6097} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_53_inst_29989} {NBUFFX4_RVT}
#@ size_cell {I_PARSER/HFSBUF_32_4681} {NBUFFX2_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_572_3089} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U30} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5372} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_288_inst_31770} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U658} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3621} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_239_inst_79479} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_421} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_29555} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_408} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U1480} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_349_5481} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U441} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3178} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82692} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_673_5785} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_301_inst_26968} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_44_inst_79513} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_90_inst_6223} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_59_inst_35460} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_426_5521} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1193_inst_79510} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_41877} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_2950} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_799_6084} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_720_inst_43468} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_243_5842} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_422_6023} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_223_inst_79131} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U37} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2543} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_655_2694} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_456_6042} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80952} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1110} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2395} {NBUFFX32_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_504_5749} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_208_inst_79490} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2576} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_377_5196} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_264_inst_6595} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U872} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_438_inst_79087} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3657} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3615} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_254_inst_35464} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1796} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_324_5863} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_304_inst_79075} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_661_5271} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5381} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_565_5991} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1127} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1643_inst_79507} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1293} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_3607_inst_79512} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U5436} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_482_5562} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_91_6027} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_437_5814} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_342_inst_79540} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U1434} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_85_5940} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_491_5724} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_2615} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3654} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_166_inst_79740} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_177_inst_30979} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_28954} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_79428} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_73_inst_37046} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_361_5907} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_319_5665} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5365} {INVX4_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ropt_h_inst_83414} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_79242} {NBUFFX8_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_641_3080} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U355} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_437_5742} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U149} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_439_5871} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1131_5963} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U1604} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2233} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2379} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U412} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_207_inst_35838} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_440_5430} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_389} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42327} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5378} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_79600} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2387} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1561} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_268_inst_29549} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6044} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_70_inst_79491} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_397_5191} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39484} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_505_5710} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_26960} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_83331} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_515_5747} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U3025} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42006} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U401} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_27159} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/U1509} {NOR2X4_RVT}
#@ size_cell {I_PCI_TOP/U1154} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_498_5623} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_367_5118} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_366_5659} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_622_inst_28789} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38623} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_151_inst_35467} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79466} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_884_5900} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81543} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38595} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82266} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_251_5753} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_329_6139} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZINV_747_inst_43611} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_26_inst_6429} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_591_6016} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1034} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3559} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U1584} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2256} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_559_5798} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U7353} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5364} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83245} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_266_inst_36890} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_158_inst_79178} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_47_inst_27056} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_78_inst_31762} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37954} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_27_5831} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U4332} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_32_5865} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2773} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U5383} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3161} {NBUFFX32_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_32_inst_79601} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_44_6137} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2647} {NBUFFX32_RVT}
#@ size_cell {I_PCI_TOP/U287} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_590_5566} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38187} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_119_inst_32821} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_37_inst_36747} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_3569_inst_79484} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_399} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_199_inst_49060} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_27038} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_404} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1173_3131} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_405} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_482_5524} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U7343} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_428_5519} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_305_5150} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_65_5540} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_361_5210} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5841} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41873} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_164_inst_6211} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_310_5257} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_310_5211} {DELLN3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_678_inst_45525} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_624_5189} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_420} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81085} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1384} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_491_5673} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U374} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_2618} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_781_5942} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_158_inst_79470} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_92_inst_27193} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_739_inst_6470} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_177_inst_35468} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U4600} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4336} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_903_inst_83341} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82691} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_41_5995} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1134_inst_79063} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_64_inst_36881} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1410} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3787} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_30_6063} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3593} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U146} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U575} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_96_inst_26961} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_234_inst_44819} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41645} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1648} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_446_5478} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U303} {NOR2X4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5729} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_764_inst_79403} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_59_6060} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_61_inst_36825} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_411_inst_79465} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_551_inst_79485} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_70_6013} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80977} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U317} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_378_5324} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1675} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_282_inst_79879} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_956_inst_6602} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U4329} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_506_5664} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_328_5373} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_8_409} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U4294} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_388_5917} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_434_5854} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_507_inst_79092} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3598} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U325} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_486_inst_28788} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_244_5133} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_236_inst_79487} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_262_inst_83146} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U4856} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_5965} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5328} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_79473} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42240} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2936} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5891} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U599} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5812} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2390} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4160} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4724} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3300} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U420} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4036} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3208} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U462} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5302} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6155} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_95_5606} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38239} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3380} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3752} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3894} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4015} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80994} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5316} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37730} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1610} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5894} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40661} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U940} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1211} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5238} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5718} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_49_591} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38302} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5750} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U531} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_108_5868} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U65} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38433} {NOR3X0_RVT}
#@ size_cell {I_PCI_TOP/U2337} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38424} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81564} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3873} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5828} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U484} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2755} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82716} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_132_5607} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_209_5885} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3029} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2473} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1342} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U2725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2727} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5199} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5950} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42639} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_4894} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5587} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_111_5172} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U166} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U494} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82287} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37886} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2251} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_236_5931} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4046} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3461} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5367} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82971} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2729} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1488} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U238} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39024} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4625} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3060} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_101_6076} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5670} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40387} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_45_inst_35586} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_445_5901} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1524} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5464} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4084} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5117} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1434} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5089} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_29044} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37751} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3187} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3511} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4434} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2745} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4314} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_154_5696} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4042} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U4731} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3583} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5363} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4204} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40214} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_114_5777} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U778} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40690} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_226_5935} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_35_4649} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5782} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2799} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5976} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2685} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U2682} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39667} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6293} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U54} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_67_564} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5189} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1768} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U4842} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5231} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_4999} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4938} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3771} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3556} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_115_5635} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4948} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_138_inst_33162} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U5858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_153_5002} {INVX1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U10} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2974} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_35500} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/U6292} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U483} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6017} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_6526} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39161} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/U107} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_5821} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3166} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_863_5911} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38437} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2335} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2936} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39250} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82835} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5886} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41875} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80598} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5967} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81818} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4811} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4383} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U201} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6154} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2357_inst_36845} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U53} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U532} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38245} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38107} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_5790} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2687} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_132_6094} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5444} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42851} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40692} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2883} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_211_inst_29576} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_29041} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4028} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5603} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2580} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4833} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2212} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81706} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U690} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U542} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_4960} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2154} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2155} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38184} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82400} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_152_6077} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U382} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81411} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3580} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38349} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_79_inst_27314} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U5475} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4999} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3635} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40259} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U399} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_5354} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81469} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81760} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41681} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2292} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83254} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5154} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39725} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3571} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_25_5828} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2552} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39243} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_124_inst_45570} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U414} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U3188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5300} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_127_5781} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4006} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2767} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3070} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_3143_4023} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U739} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U3466} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1080} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1544} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2651} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5630} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_572_5852} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U2930} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6890} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40546} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_212_5987} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1674} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U6275} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5051} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5353} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6704} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_210_inst_34997} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39187} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5532} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_26_inst_83253} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5105} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37606} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5504} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_173_5318} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5676} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41936} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_189_5769} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_269_5462} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U665} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3981} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5686} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1360} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_55_6067} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1502} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3015} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5769} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1500} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40230} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82240} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38012} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4173} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_81_5288} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81052} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_32_5113} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_143_5914} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80610} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80568} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3632} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2850} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3254} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4730} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U5239} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_121_5941} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82725} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_4860} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5979} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40194} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3141} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1678} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_23_5574} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81241} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U562} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41489} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U3014} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4777} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_5903} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_66_5050} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2402} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_95_4934} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2759} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5430} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2774} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2653} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3808} {NAND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82986} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42118} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4949} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_324_inst_6503} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5672} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2269} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82144} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5656} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41639} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5692} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3618} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1549} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U5498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_293_5653} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1431} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4246} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5648} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_14_6143} {INVX2_RVT}
#@ size_cell {occ_int2/U_gf_mux_1/ctmTdsLR_1_37454} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80895} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_5207} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4719} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_3974_4021} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5073} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U451} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_4757} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3241} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U547} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_112_5307} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39488} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_171_6128} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2742} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2451} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2738} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42991} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5399} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2588} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_90_5556} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U40} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U2670} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U880} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3484} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U3170} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5412} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_123_5678} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39489} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2646} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5646} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81161} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U5107} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42165} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37796} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_34_5206} {INVX0_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4538} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_240_4972} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41689} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43044} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38535} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2388} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_85_5651} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80716} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3987} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5507} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U318} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U85} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82560} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5145} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2801} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4890} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37883} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1187} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U585} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42751} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3956} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U345} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3976} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U546} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38886} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37592} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3331} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_924_inst_6589} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38434} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5206} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2434} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2737} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1623} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3195} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3445} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3111} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6744} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1635} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3709} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5211} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6529} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_112_inst_79519} {DELLN1X2_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ctmTdsLR_1_37423} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1221} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U46} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38246} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_110_4866} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80586} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81490} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U696} {AND4X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_46553} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81575} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1490} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5352} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38869} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U746} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80484} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U2741} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37680} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U127} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_16712_4022} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5440} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U266} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5072} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42326} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81292} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82355} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_5369} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2739} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U1022} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4859} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39848} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_167_5971} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3248} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_5680} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U3555} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40485} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_133_5579} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U770} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81542} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40433} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_4896} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6030} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_462_5791} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2526} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_188_4614} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2807} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2311} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U369} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_114_6090} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80867} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81271} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2152} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3617} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U448} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U64} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U622} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3398} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3143} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U5833} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5466} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U4729} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4471} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U452} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82201} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5775} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U5700} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1718} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4739} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3558} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_6043} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80542} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_548_5805} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4515} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5471} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1701} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1234} {AND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82987} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_431_5526} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_575_5671} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81707} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_493_5477} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3013} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U923} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2771} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_585_5435} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3349} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6248} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1893} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U56} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U447} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3288} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_212_6162} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U5691} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3634} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_338} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U520} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2179} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_2946} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_523_5736} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2367} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_57_6038} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5449} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1479} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3147} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5662} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5081} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81854} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U787} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U498} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_462_5741} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_433_5193} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4536} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_512_6017} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80951} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3691} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_496_5666} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U357} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_584_5806} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2740} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_5989} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U7035} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5487} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3146} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U916} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5488} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82207} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_546_5675} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2555} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5771} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2265} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3073} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1155} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U4413} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_447_5266} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_564_5327} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5201} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2832} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U370} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U63} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3110} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4534} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U524} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1237} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80795} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4605} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1901} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3533} {XNOR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3079} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3754} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6918} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U723} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_433_6008} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U6701} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3051} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3620} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1068_6166} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U5549} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_437_inst_79198} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5773} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_625_6015} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6664} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_308_6183} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4560} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2247} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_479_5722} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81817} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_416_5728} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3097} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_226_4950} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4815} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4937} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4447} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5055} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_712_5799} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5956} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5531} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U674} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5648} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5604} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5545} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6738} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U698} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U4624} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5668} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_608_6173} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U1239} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1565} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4512} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2751} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2386} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4510} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2211} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6129} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2156} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U675} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U128} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U3024} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_747_5522} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_672_6109} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3072} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_113_5584} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2153} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5167} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5685} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80713} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U813} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3603} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6706} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U123} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42587} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U354} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3606} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3399} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_395_5688} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U89} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U5430} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2340} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_652_6006} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_34993} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U3006} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4436} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42290} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2578} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U774} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4940} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81739} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U95} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U341} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_340_5998} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1177} {MUX21X2_RVT}
#@ size_cell {I_PCI_TOP/U4446} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3901} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U367} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3490} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81338} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_266_5923} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3625} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U388} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_628_5131} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6231} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5583} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8891} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39253} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3617} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3597} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2341} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5442} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_366_6021} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U125} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3328} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5657} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37628} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_239_inst_44295} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_153_6112} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5450} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1506} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37900} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_827_5800} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2250} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U19} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4819} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_555_5735} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_580_5197} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5709} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U78} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2712} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38855} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U912} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3786} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38538} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4374} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2407} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5884} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5773} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3625} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3210} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_767_5738} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_495_5832} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3235} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82591} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_74_5912} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3187} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3627} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39515} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U6016} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3171} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3510} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40486} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2938} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3649} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U384} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4822} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5497} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2361} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40010} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_639_5733} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41644} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1538} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41678} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40012} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/U2} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1779} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37809} {NAND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_79_4519} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_946} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_2373} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_80_949} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U5520} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1082} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1386} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_55_774} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3595} {OR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1255} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_866} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1372} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1002} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1188} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1045} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_808} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_91_1096} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1007} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_779} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2398} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_907} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1083} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_70_1243} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_1406} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_1285} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2492} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_910} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1141} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1408} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_137_inst_37229} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_765} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1291} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_785} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1340} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1196} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_93_974} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1183} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_875} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1409} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40512} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_51_1189} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_886} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2727} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_84_741} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1168} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1198} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_74_861} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_76_840} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_88_2084} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_148_4441} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1192} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/U157} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U239} {NBUFFX32_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_918} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/U18} {NOR2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1113} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_1337} {INVX0_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_117_inst_27610} {NBUFFX16_RVT}
#@ size_cell {I_CONTEXT_MEM/U241} {NBUFFX32_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1144} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U235} {NBUFFX32_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2076} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38537} {XOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U244} {NBUFFX32_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80747} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80642} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_4935} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5890} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U529} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_223_5317} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39916} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5779} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_46261} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_391_inst_29045} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_230_5796} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3295} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U440} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5637} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_85_5836} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3283} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81084} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U777} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1478} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3813} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_687_5730} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5974} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U50} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1462} {NOR2X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_396_5262} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40550} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2730} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3465} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80949} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_526_5479} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1735} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3745} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3482} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2553} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_675_5594} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U5513} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3680} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_583_5801} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5471} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3339} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5715} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2354} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2272} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3700} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6514} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3363} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3173} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_614_5660} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U2355} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81054} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38894} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4946} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2389} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4444} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1235} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U97} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_629_5434} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U747} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U86} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U63} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1271_6159} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_6116} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4009} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_6260} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3048} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_5254} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3685} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1126_inst_79530} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U6214} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U134} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_394_inst_43432} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40432} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6572} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U307} {MUX21X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5864} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4432} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U373} {NAND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_543_2698} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U5788} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1062} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4092} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5438} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81654} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U42} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U676} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U2737} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81572} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_152_inst_36588} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_79116} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_6181} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81235} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_599_5667} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U336} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_841_6111} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U71} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5448} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U43} {MUX21X2_RVT}
#@ size_cell {I_PCI_TOP/U1061} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U568} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_2613} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6232} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5553} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U191} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U103} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6254} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1810_inst_6592} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_6081} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_36904} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2736} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3650} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U1219} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3703} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3306} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4384} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2604} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42192} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80890} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3696} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6200} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U40} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2717} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U539} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40097} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6533} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6199} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5822} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U138} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U4832} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1916} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4169} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3755} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_161_5186} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U3347} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4843} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81295} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5003} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39425} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5058} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1067} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_438_inst_6437} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1788} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_557_5359} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U138} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80557} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1373} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1022} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5628} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U596} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4547} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4503} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U585} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6246} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4202} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1445} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5126} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81308} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4199} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39426} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U560} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U839} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82621} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4706} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U913} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4408} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U912} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2331} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38193} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U940} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37507} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4325} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82154} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U6646} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U7116} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1135} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6508} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U975} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9155} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4933} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2006} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U535} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U505} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1468} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1653} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43047} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4816} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U1440} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3298} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5857} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81348} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U911} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5016} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2743} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1048} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3289} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4609} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U504} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5139} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1191} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4983} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1223_inst_6439} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2267} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1421} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6696} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39185} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U1056} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38306} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6656} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2378} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81031} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38094} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9083} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U9022} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6649} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U764} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6514} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U6243} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80915} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1393} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U332} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_80818} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_221_inst_83101} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81349} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39145} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2411} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U136} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81345} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_862_inst_43224} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42834} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_402_inst_43651} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3193} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1031} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U568} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39528} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U6667} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5990} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5532} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82856} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1079} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4610} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5021} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7211} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2892} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3350} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4875} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42909} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U820} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4382} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4180} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82048} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4135} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3530} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40332} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U707} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_5509} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38410} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81861} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38123} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_512_5310} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41995} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_224_5400} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1615} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U639} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8645} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37646} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2496} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U667} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U663} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4711} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3342} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_300_inst_79878} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U4982} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82439} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6409} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U557} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3130} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81779} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_5485} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1037} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8719} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_632_inst_43383} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U3355} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U3497} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U887} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U6652} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U689} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3898} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3615} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5067} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_50_5153} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4156} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1980} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81946} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_250_inst_35278} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82194} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U973} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6030} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2342} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6135} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81310} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2426} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5935} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3379} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4018} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2968} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40527} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7118} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U917} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38936} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5402} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39077} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5586} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81515} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7628} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39754} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38547} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2141} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2373} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4075} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6848} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3117} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4263} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3493} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4372} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5990} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42646} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1085} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4649} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5653} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39283} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4613} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U615} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2310} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_141_5238} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81472} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82583} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3495} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1041} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3133} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4426} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4496} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4705} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6005} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6252} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82451} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38095} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3148} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5379} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U630} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_26_inst_43340} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11959} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10279} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8287} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6178} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8200} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11316} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8283} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6101} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10297} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11308} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11370} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11337} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7236} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11385} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11349} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9301} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11359} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41184} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9315} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11361} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10398} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41197} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6261} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8330} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9383} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8389} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8338} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8368} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9400} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11427} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8398} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8357} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9429} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41221} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7313} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41226} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41284} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9492} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10405} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41268} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10461} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41290} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9499} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10426} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8473} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8458} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8451} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8404} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41311} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5325} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41376} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41347} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41372} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6433} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10562} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10523} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9597} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41413} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10576} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11936} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11630} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11689} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6401} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11671} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11640} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11672} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5433} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9618} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11648} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41448} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41452} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7535} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7593} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7582} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9660} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U103} {NOR2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10621} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7607} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6573} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8686} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8693} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9722} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6592} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9731} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7653} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9784} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7664} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7633} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8764} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6645} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8718} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7662} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8795} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8749} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6617} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9854} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11898} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7701} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9882} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5665} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7709} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9857} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8832} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7783} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9860} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8871} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7791} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6757} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8834} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11918} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5695} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11900} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11919} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11907} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38785} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11957} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11985} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U2768} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2516} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5242} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1780} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4648} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36966} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3946} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2550} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/U388} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4696} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5240} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1095_inst_29602} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U3515} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/U536} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42307} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2860} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U663} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3782} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1050} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81278} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3851} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82470} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81376} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7814} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3087} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80435} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7815} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42339} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4737} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3678} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3099} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7823} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4675} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U563} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40704} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9930} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6235} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1087} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40228} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7845} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3139} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U931} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2950} {XNOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5783} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2984} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7859} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6876} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6800} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6817} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7851} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8925} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12005} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7907} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8929} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12008} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7980} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7911} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12044} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8274} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7984} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9001} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9055} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40853} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9035} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6981} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40884} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40854} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40895} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12109} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40889} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40863} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9081} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9099} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9092} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40865} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10002} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8073} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8043} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8004} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7004} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40919} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7021} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7043} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9136} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40941} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9127} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40970} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40959} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7051} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7097} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9140} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40974} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40981} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40969} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40975} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40986} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8128} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40954} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8107} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41044} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40957} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41028} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7119} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41083} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41067} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41057} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41076} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9282} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41086} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41077} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9298} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9278} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41078} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8260} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8222} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10272} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10288} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4705} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_5402} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39190} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40298} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U763} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3896} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40580} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2494} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/U5639} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U831} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2302} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2497} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2311} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2334} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_739_5543} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_616_5423} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U5143} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1922} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1945} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37805} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U752} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82622} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9123} {AND4X4_RVT}
#@ size_cell {I_BLENDER_0/U5174} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U649} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5333} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1598} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2671} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80523} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_56_inst_43213} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5568} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5817} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6000} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4136} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4710} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8234} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41581} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6083} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81597} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2024} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_4853} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40700} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6098} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4602} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U6778} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38615} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81311} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2408} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80436} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39911} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U2977} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4438} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3264} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4797} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42647} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38355} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U402} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37755} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6784} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6920} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2503} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1086} {OR3X2_RVT}
#@ size_cell {I_PCI_TOP/U1249} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_700_inst_6547} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U4712} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U375} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1185} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42870} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39007} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4815} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_159_5437} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81155} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U79} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81473} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3515} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42553} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42397} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1133} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5872} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6437} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_545_5427} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U1779} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U716} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5057} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3826} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82736} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2484} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39298} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3608} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1690} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8992} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9167} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3260} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_110_5346} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4434} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81242} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5533} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7214} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7496} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37799} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2348} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U977} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42827} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U704} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3316} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4455} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4162} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5069} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82256} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82820} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1443} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4578} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4700} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U831} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3973} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42259} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4538} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5345} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_4744} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1089} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41588} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_130_inst_35285} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81209} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_576_inst_28971} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39722} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2330} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_164_5542} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5797} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80558} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80438} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3531} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U692} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5218} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80971} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U3290} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_659_5357} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5156} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1309} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2176} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_375_5544} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4227} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_0/U4381} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1458} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_624_inst_83161} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40040} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40380} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9001} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2807} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39711} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_86_5256} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7179} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_366_inst_43212} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40231} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_5280} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4648} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6248} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U527} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6213} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U651} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_77_inst_80086} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_447_5356} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U1659} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39529} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_369_inst_43225} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38587} {AND4X4_RVT}
#@ size_cell {I_BLENDER_1/U1452} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1055} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4485} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38524} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43049} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4586} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41697} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4703} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2324} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4944} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U110} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39385} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_30009} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82453} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U491} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42310} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42867} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1239} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4913} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_39391} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3010} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U965} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5392} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1873} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_220_inst_43208} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43134} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81293} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1920} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1392} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81296} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_175_5474} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1169} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U881} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5716} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38867} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4890} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2498} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5554} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4819} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U849} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4486} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5380} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U653} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6575} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2374} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39188} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1350_inst_6440} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U5044} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4608} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40373} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U689} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5997} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1971} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U87} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4542} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3913} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5551} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3337} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4415} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U780} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U244} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_1/U6513} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2223} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U6114} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_5239} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3095} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2788} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82819} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U503} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2494} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40471} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3054} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81782} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81863} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3116} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U600} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42589} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38411} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5636} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5723} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_37053} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82034} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_489_inst_6573} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U4373} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80913} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2781} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6193} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U714} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38408} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1657} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4193} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_29_inst_37005} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2868} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1359} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U2971} {AND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2198} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3128} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38786} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6301} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1022_inst_35596} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41695} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5586} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2056} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6521} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2487} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1161} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2303} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1304} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U691} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82452} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4494} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2329} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U726} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80931} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38922} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_36871} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1397} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U549} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1471} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6088} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4772} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82197} {AND3X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_4724} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4686} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_4707} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U158} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80906} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3093} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40111} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42967} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3339} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U509} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38523} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2263} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_4807} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42244} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6675} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3650} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38188} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/U864} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81106} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U8688} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38939} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80810} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82441} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_41700} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38074} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42030} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_322_inst_28949} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U8714} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1356} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5064} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41805} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6491} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40323} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38017} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U8628} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2817} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42709} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1232} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U581} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1230} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U269} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1170} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42411} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38412} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6104} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U8840} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4360} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4791} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_197_inst_43218} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U1373} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5068} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5025} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3830} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2602} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5002} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5332} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5526} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U721} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3945} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4705} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4589} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4667} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3338} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1444} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2315} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1487} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3304} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4257} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42746} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2304} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_781_inst_35286} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1311} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3354} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6015} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1754} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11993} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1450} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6613} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42990} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9967} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81968} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U5170} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7875} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9968} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5583} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7896} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U404} {NAND2X4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9970} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4960} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40405} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8992} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40783} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9095} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12017} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40819} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7080} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9000} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40893} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40897} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40960} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41120} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41047} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41115} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41153} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9009} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7214} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8331} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7280} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41132} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41148} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5138} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41255} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7283} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9436} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8345} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6397} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8436} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10499} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10467} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41310} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41343} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10589} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8518} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10502} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41319} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10565} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9614} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8546} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8592} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5475} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9607} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9628} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41456} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U102} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8821} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6546} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9878} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11903} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6549} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6756} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6752} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4672} {NOR2X0_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79729} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11949} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1956} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9080} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4615} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81990} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/U177} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U9077} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4535} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3954} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4850} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38318} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U6038} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/U219} {NOR4X1_RVT}
#@ size_cell {I_BLENDER_1/U4742} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_182_5350} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37750} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3915} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82276} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_880_5475} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_547_5394} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U2608} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1008} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2549} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1732} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42826} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81132} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42421} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10361} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9365} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7285} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8315} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9368} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9388} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10352} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8382} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41182} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8356} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41215} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6284} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8358} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41229} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11429} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9401} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8366} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41236} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9457} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9442} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9470} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7320} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41278} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10440} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7385} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41279} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8444} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10489} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10412} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41345} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7406} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8491} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41349} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41388} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9562} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9534} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7450} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7451} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41379} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41391} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9548} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9555} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8586} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10573} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8556} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8593} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8540} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8506} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8565} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11631} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8547} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8507} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8594} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11632} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6492} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7543} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11687} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11989} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7527} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7571} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11646} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10615} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7579} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41419} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7557} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9680} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9600} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8600} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8667} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8603} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8625} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8640} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U105} {NAND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8674} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9704} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8685} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8675} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6508} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9756} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9733} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9713} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7678} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9729} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7643} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9763} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6614} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9749} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9777} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8763} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8702} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8739} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8720} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8721} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9805} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8796} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8746} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7725} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7716} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8722} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7770} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5623} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9861} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5640} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7782} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8820} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7739} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9868} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8816} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8845} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6737} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8833} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6719} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6772} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8859} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8835} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8873} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8909} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U346} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2577} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8914} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_596_inst_6565} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U3137} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1451} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8917} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2371} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6934} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7816} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U688} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8941} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8919} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40747} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8924} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8976} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8960} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12075} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8952} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U495} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12007} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12095} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5811} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12028} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12009} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7983} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7949} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7933} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40826} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40800} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5893} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40870} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40820} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6915} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9091} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6970} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12105} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40885} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4_84} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6978} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10009} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6999} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5941} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8042} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6985} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40883} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40908} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8092} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8012} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7044} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8050} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7014} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40910} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7052} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8065} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40922} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10187} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7067} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9377} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7098} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9155} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10143} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9164} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8165} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8135} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10144} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8151} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41049} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11284} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41016} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9229} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7105} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41087} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41075} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7133} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9287} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11286} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9263} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41070} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9291} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41090} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6155} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8230} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10280} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11317} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8275} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11300} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8221} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9302} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11301} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11352} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7207} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11324} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8282} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_43201} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11380} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11326} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8284} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11360} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11348} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11309} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11365} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11390} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8288} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41111} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9358} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7215} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9344} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41150} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9386} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7257} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9346} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9376} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9394} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41171} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9387} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_284_inst_36758} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U766} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_5347} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2985} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5124} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3491} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U604} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_992_inst_37337} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38109} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1551} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2897} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U690} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1913} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6586} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82333} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U208} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40220} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40167} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42115} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4272} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4374} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7051} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U6337} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5050} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U399} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81925} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2721} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_76_inst_43346} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_43162} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U677} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4661} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2833} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5243} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1015} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4363} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U633} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1266} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81889} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3648} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3227} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39940} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1222} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43101} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6150} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6535} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3052} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1571} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3440} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5217} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2434} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5467} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4063} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U892} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1199} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3396} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2927} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2884} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1328} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1843} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1397} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2999} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43083} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U665} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_38942} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2569} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39466} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39206} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41720} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3711} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5718} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5180} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82208} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_72_inst_27206} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3616} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3880} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1274} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U795} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U207} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6787} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6903} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38360} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1899} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U894} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6241} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3823} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81344} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4713} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3058} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2579} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3439} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2837} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6261} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2148} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36912} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U260} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1248} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1018} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3525} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82898} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5377} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39437} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U490} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5066} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39210} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4674} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_392_inst_43292} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4406} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5655} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2275} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5116} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_1138_inst_43362} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81763} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2877} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U9172} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11926} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8889} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8878} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80772} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8885} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11935} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8897} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U374} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8888} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7807} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2767} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1273} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11988} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2750} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1381_inst_35288} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U4652} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1149} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2515} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2714} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81189} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2511} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U946} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82344} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42576} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82655} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1033} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U500} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39327} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U243} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U937} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U479} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5110} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2672} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U890} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U242} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_1041_inst_37041} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U2657} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41692} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U137} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1999} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6842} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2984} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1295} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82064} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38828} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42068} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U500} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4151} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6049} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3119} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3541} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3494} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U7256} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U190} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4544} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39287} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6072} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6147} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U3353} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_5162} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5285} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_743_inst_6536} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U8488} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1112} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39467} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U6349} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U2522} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82193} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80857} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1554} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3789} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6981} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37684} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U2747} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38117} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3869} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5587} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4016} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82897} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U708} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2732} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U395} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U149} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4682} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3557} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5573} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41693} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6078} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82780} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1065} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42808} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80801} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5897} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1275} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1436} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40152} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U853} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2743} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81812} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5901} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42686} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U7081} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81899} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4140} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38938} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2456} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38605} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40224} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81596} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80676} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2995} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U955} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U105} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2014} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41825} {XNOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9910} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9082} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6534} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_998_inst_37010} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U2231} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1549} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U786} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U883} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5717} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38199} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_555_inst_37057} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZINV_119_inst_80173} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U6195} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3204} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1068} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5885} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81711} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38059} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U313} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2983} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6149} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82438} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5072} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5171} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43184} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2681} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2929} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U475} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80693} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81239} {XNOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3351} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40372} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U2199} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U323} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82895} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U1319} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3451} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1148} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_168_inst_80206} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8820} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4296} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42532} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1182} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U632} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U802} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6786} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U562} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2770} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4580} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1671} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4262} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U605} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U484} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2931} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2727} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1430} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1315} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80803} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1566} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U934} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3572} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3167} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4639} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1150} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4712} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2951} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1394} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4662} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39189} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42908} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5652} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1836} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82450} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6125} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42552} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U515} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U618} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_52_inst_43407} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4083} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1849} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8627} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5374} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5572} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2845} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1235} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8741} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38192} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U877} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U779} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U674} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4495} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82899} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3536} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U6110} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2691} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3957} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6255} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5028} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37633} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39076} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3163} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81926} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2726} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5654} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_704_inst_80082} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZINV_82_inst_80058} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37609} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40616} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1371} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2962} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1573} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41572} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6041} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5125} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6666} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9012} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11943} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11960} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U178} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11970} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3977} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U501} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3955} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82468} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U3853} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39392} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9902} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4759} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4435} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81814} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U2607} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39207} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82352} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3820} {AND3X4_RVT}
#@ size_cell {I_BLENDER_0/U4676} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1338} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3053} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6752} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2841} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4680} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3748} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4718} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3125} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U316} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U2574} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1017} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2869} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U228} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_10_5517} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U821} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4612} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81347} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80905} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1437} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U554} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39701} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81888} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42683} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1252} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1654} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1903} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4276} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5125} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4279} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U1089} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37923} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U344} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82277} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3836} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2694} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U854} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82759} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39406} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2794} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4984} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1371} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42687} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6151} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4217} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_111_inst_80203} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80809} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/U476} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4655} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U727} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2717} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_81_inst_80056} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81945} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U603} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1145} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81813} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3085} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_5224} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U7536} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3056} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1318} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38921} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U758} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1670} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6034} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4404} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U571} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U724} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2742} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2886} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43416} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39502} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81032} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U885} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3194} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1572} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5044} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2425} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4494} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4852} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1137} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41981} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5640} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U769} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2708} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1236} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81992} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3364} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U9137} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39146} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3101} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41526} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42243} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3089} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_884_inst_6537} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3352} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3349} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1228} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4551} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U6260} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3272} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38122} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5109} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2764} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3155} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1912} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2701} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2686} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U7552} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U205} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81890} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1254} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U306} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5893} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U670} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40085} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5558} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2021} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U2808} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1469} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3674} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4975} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1325} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1264} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37741} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1062} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37481} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1235} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42199} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81827} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1824} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/U480} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5219} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_110_inst_37065} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1197} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42809} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5026} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1052} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2876} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U293} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7442} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42444} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81115} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4673} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82079} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_407_inst_44840} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39424} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38091} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4743} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1823} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3648} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2170} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1262} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U288} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U3362} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42588} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82292} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U969} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U2095} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2145} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2847} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2699} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6522} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5065} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U658} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2884} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40366} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_35493} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U28} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1965} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82694} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3094} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3672} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6881} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81611} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1005} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4611} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6285} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38029} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2844} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_113_inst_80128} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2326} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2850} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U624} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5141} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U672} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4157} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3656} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43185} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U644} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1228} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U3118} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U418} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38110} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2189} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U676} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3607} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U3178} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7869} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2058} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U787} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39062} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39634} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82538} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2956} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8905} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4652} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3001} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42927} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4555} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3198} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82278} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2888} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4617} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U461} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3136} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2585} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81630} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4768} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1051} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38941} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_105_5277} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4361} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3096} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U2703} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3947} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2276} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3129} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5570} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2895} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1049} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U772} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U479} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4082} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U974} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2796} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_350_5448} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U1914} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3784} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3065} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4647} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6311} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U886} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3140} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43102} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37484} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1168} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1622} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80916} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_6581} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U792} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2905} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U969} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3523} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U262} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5987} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80802} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U9079} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5376} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5017} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U291} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39497} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39583} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1270} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U723} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38119} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1064} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4915} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81805} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U2752} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1072} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U588} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2706} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1939} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40005} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2509} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2897} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5552} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U309} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3168} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5265} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3825} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U2262} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3147} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2872} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81185} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6845} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4798} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2713} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1621} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1070} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1324} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2684} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U355} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4434} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1438} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U611} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2759} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6547} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6843} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1726} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6083} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82275} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38073} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2566} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4761} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U297} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3804} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4954} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39328} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39860} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U611} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81904} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5416} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42611} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U1276} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U961} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U647} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38409} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39325} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5009} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4222} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6263} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6082} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81435} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U698} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3565} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1165} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1029_5826} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U4629} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1040} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3879} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4215} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2683} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3849} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U3677} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4175} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U13} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U177} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U265} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U98} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2041} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5416} {XOR3X2_RVT}
#@ size_cell {I_SDRAM_TOP/U199} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3430} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_129_4767} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/U58} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2446} {AND3X2_RVT}
#@ size_cell {I_SDRAM_TOP/U206} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4541} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2499} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4779} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81101} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U3227} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40727} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5711} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U4834} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_219_5620} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2606} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1996} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4662} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6937} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3828} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1988} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4643} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1046} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4774} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_80440} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6735} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42799} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4632} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U3287} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37957} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42358} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4348} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1939} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U3328} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_80176} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_913_5450} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5372} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U163} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U855} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_411_inst_27224} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U6678} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5556} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81680} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3262} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5349} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5416} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1951} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U3503} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5547} {IBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U2771} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5001} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82246} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2523} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6181} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1166} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1578} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4456} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3330} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42705} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4853} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U830} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4837} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5389} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43168} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_196_4806} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3395} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_87_inst_30704} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5617} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U6876} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3772} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5007} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82595} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37959} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5607} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4967} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_88_4740} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5511} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3671} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82139} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1407} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_5361} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39964} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1968} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1414} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1380} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_582_5360} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3518} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_63_5381} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42806} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U882} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4455} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U4481} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2687} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42301} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39576} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U1216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4734} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3202} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1376} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5098} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U4031} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38114} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39962} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6347} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5059} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42023} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2164} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82669} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U4771} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38047} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1244_inst_28961} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5084} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5860} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U5807} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8830} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80813} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81928} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2016} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4939} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4537} {NOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4569} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82778} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5851} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3427} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U6162} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5509} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2557} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3735} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4642} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3411} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3666} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5877} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3874} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39471} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5486} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1349} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4660} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2048} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3985} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_2023_inst_83184} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U8998} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U4141} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39028} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3519} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37757} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3282} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6140} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U829} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5358} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81498} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1455} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1777} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5595} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82545} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2519} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U585} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2570} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U617} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2262} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40360} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4242} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3260} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2021} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5727} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42890} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6277} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37516} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U745} {AND4X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38422} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1299_inst_28960} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4907} {AO21X2_RVT}
#@ size_cell {I_PCI_TOP/U3460} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4157} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1617} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_302_5702} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_80026} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1233} {OR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_30761} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3819} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40475} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1410} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4919} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6046} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U5086} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5497} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3142} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39577} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81410} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U9168} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37962} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1462} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1616} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U5012} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U856} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4783} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U350} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5000} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81246} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1122} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8833} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4787} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3456} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3769} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37772} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80695} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5723} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U396} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3336} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1302} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80399} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2608} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U943} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4922} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43053} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_263_5960} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81901} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U165} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5285} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2497} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5783} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5985} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1641} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3201} {AND3X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U138} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_30411} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U395} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4791} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_27220} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1411} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U933} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37842} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41868} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4658} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1278} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5891} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_40515} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40699} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U2947} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4498} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81927} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41962} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5283} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5485} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40654} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4527} {OA22X2_RVT}
#@ size_cell {I_BLENDER_1/U5816} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1329} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39086} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81420} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4111} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5854} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8968} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42795} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4694} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2944} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U752} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42599} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6131} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U4635} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39055} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4598} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38289} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2724} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5931} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81237} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82260} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82631} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81452} {XNOR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U134} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3725} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3562} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40509} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_4453} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1416} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U176} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37964} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1388} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5060} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_42027} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37515} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4110} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81173} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81679} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1788} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40428} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1896} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5079} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3261} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2746} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5538} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4277} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4123} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3432} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81409} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_104_inst_31015} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_193_inst_83318} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U702} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3635} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38490} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4706} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4704} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5728} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8882} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6124} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4529} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3409} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3428} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4485} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4949} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40513} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U267} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1300} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38898} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37551} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U623} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5623} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U508} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3834} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5408} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40701} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37977} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5231} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4027} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4780} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39387} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5593} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2894} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40340} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U3309} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2272} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3354} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1464} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41866} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3824} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U733} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6755} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2330} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1699} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5772} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1389} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U850} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6843} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80333} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82535} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4461} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U915} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_312_5515} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6859} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_558_5466} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4420} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1401} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81151} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5181} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4449} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U67} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40585} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5674} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_417_inst_44321} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4941} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5043} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_31313} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U719} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4411} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4006} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42921} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5406} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5892} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4668} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2320} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U932} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5070} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1179} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37972} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1380} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3775} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6178} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4091} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U541} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1128} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3202} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3371} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4911} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42046} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42368} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4613} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U5728} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2645} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_70_5642} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1287} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1101} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2624} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4871} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5033} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1930} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81467} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5230} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1308} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5085} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39383} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81620} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80812} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1021} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5624} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37843} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4670} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U517} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U9070} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U576} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42562} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43055} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2040} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4219} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80437} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5055} {XOR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_53_inst_30464} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U5644} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6858} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_124_5407} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1119} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_29605} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U2167} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5750} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82294} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3457} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3292} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2629} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41691} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42043} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1172} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U6869} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4571} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80592} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5427} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1192} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U754} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4633} {NOR3X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U41} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U5523} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4659} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6699} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42376} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3226} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4870} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3978} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4955} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1355} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81438} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3731} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3266} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5850} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8764} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5152} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3502} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1206} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5849} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3472} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4606} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3128} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5493} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2568} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1020} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3056} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3010} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3109} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1281} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42021} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U732} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U384} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2225} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5928} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6870} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1405} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U6860} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1921} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U3019} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_783_5848} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U1929} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U1343} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1477} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/U54} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6139} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5275} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U34} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5704} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U3198} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42749} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3389} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2271} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_123_inst_35487} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1552} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4167} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37787} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1404} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_528_5502} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81731} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_741_5616} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U97} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_706_5463} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U1641} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U1967} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2089} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1871} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2554} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U844} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U2544} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_670_inst_83364} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5887} {XOR3X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U79} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U349} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4536} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5210} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37616} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1247} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80563} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5107} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2459} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1978} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81214} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5268} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42025} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3192} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2050} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4957} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4581} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5965} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3774} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U533} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6276} {NAND3X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U44} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30446} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1409} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U6832} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1409} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3660} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41637} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/U5564} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5120} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2263} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2888} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4524} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_921_5417} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6210} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3165} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1602} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/U4306} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8866} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5565} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6871} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2054} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39213} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_22692_3392} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2893} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23073_3389} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6762} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U612} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5597} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4493} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81860} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1806} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2838} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4429} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3322} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81675} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3452} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1386} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81964} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37459} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3026} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4940} {OAI22X2_RVT}
#@ size_cell {I_PCI_TOP/U4172} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40255} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U116} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7287} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4995} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3722} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6502} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U736} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5247} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2438} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U6679} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3166} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U39} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5793} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3206} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5510} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U687} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82252} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5722} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3143} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4639} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2824} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_482_inst_44838} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U4846} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38519} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82142} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/U56} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3308} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4454} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5642} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42024} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3799} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U4966} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U159} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_187_5644} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_970_5580} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82117} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5005} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40011} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1808} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5522} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U6407} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8607} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38708} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4784} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4906} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U852} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U1383} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U2052} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42930} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6310} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3223} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5277} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5419} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39905} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2563} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82546} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2723} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U801} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U618} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5721} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4252} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42642} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U697} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4920} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2680} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4514} {OAI21X2_RVT}
#@ size_cell {I_PCI_TOP/U4702} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8842} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37624} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38296} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37477} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8616} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4936} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3453} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8614} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4406} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4262} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38831} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6332} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1059} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3499} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3646} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3107} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80593} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4668} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_472_5551} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1659} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2460} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3357} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80674} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9116} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U436} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80914} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1312} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4410} {OR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_2_inst_6230} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_209_inst_44317} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43054} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5041} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5053} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U841} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3257} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3157} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_4745} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U845} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U530} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40581} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6271} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4594} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5599} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82572} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3265} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38830} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5040} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5729} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82251} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_42854} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U98} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1406} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5035} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5758} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1095} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_204_inst_32823} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4910} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1140} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U573} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4576} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42302} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2838} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1541} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_117_5404} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_454_inst_79289} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42641} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82372} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81328} {OR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40656} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3025} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U5108} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U944} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81848} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_244_inst_27238} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U2809} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4971} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1186} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1580} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2043} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39551} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37771} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3325} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3732} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82650} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38356} {AND2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_31315} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U5059} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1895} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4323} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_220_5847} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3239} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6885} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38492} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2224} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81413} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1344} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U509} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2090} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82809} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8615} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5279} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3357} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3030} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42929} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5643} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2373} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1387} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3200} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2749} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42538} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9025} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U532} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U600} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U5817} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5598} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6264} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U624} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38315} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5749} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4201} {NAND4X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5726} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2769} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5704} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2117} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_83302} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37552} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3167} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U164} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82145} {OR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81182} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5075} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U594} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3882} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5794} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_29054} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U1176} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39980} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6335} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5715} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3563} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5489} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3066} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39056} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_986_inst_28962} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U36} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40728} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4664} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37604} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81153} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1116} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42762} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U161} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U27} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_130_4991} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81005} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2459} {AND3X1_RVT}
#@ size_cell {I_SDRAM_TOP/U195} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U535} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U6619} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3821} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81458} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U196} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_80823} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38290} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81963} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U9006} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3064} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U598} {NAND2X2_RVT}
#@ size_cell {I_SDRAM_TOP/U216} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43114} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40028} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6829} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5707} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U3369} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_5414} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1128} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81730} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1752} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1097} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_141_inst_79528} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3334} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2369} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4993} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2516} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5930} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4245} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4193} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5083} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2986} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6334} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42807} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_80817} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4968} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2837} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3224} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4693} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42381} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5006} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82116} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31273} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1915} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5521} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80400} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5281} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5155} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80638} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4642} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1131} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2684} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5164} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2047} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/U39} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4765} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_27228} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82575} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1088_5529} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42020} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5157} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2958} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40729} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U1338} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42329} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36815} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U400} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_70_5281} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1574} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5998} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81061} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4583} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_635_5418} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U2195} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82464} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8982} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3410} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6907} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1993} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5036} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2442} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_50_5362} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5622} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42563} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6876} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U841} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38835} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_180_5851} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4987} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6882} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U522} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U468} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U1805} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3388} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3520} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_239_5850} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1413} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4993} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5890} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3408} {FADDX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U42} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U1599} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80526} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6322} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43633} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U5796} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_552_5465} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U3396} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U832} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3975} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U946} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43177} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83075} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1220} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38021} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1778} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U763} {OR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4462} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4207} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4132} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40477} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39054} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1100} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_77_inst_30023} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U78} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U3343} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4531} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3693} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_74_inst_30712} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8811} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4707} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U3324} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3201} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4794} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37806} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8841} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U3378} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4964} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3172} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4473} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3240} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U85} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3910} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4458} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1442} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3359} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4106} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4024} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1564} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42308} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_844_5330} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U1143} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4855} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_276_5621} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1372} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5076} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81257} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_593_inst_6576} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U717} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1457} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39357} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4672} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5494} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5540} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42924} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_71_4686} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_533_5311} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U962} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40252} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U2634} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_255_5792} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U8883} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80694} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2329} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8741} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4577} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1189} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9033} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43117} {NAND3X4_RVT}
#@ size_cell {I_BLENDER_1/U4934} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/U6899} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U737} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2548} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82656} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40381} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1130} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39561} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4715} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5109} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3291} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2316} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81294} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41890} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82210} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5015} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6155} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4546} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1162} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6822} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U1229} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3154} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4965} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5992} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4665} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1391} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4980} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2042} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5173} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U7012} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U7493} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5039} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42536} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U823} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80469} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1750} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4487} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_148_inst_30042} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U5798} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/U3306} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1012} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36842} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3665} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U428} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82701} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39261} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U3131} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_904_5337} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81236} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_80072} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_326_inst_79758} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U4699} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U4033} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U918} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4216} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1084} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2631} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5390} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4577} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U583} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U4914} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U1840} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37494} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3279} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4565} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3514} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2599} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_30022} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5719} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39504} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43090} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5815} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2166} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5799} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3366} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1298} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1489} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5862} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42380} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4933} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3401} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40547} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3282} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2321} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5050} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2811} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3303} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82649} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U703} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U754} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5112} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40632} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5896} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3199} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U760} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42398} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1449} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_75_inst_27235} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1581} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_403_5358} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/U176} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4646} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39818} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38832} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42703} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4636} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1043} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5020} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U659} {AND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5870} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1221} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4702} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U333} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39713} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4585} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4488} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U662} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4959} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38664} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40301} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1636} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_312_5274} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U5638} {FADDX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42747} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37860} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_142_inst_28967} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U782} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3263} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2502} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5569} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3599} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5062} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U3146} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1073} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_4790} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5596} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_286_5500} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8782} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3329} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3605} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3320} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8911} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4486} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4135} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42864} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3671} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_31_inst_83155} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4800} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42309} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4599} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6506} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_5047} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4414} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2709} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3412} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_141_inst_45556} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U215} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U4405} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39959} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1277} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U168} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40731} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3296} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/U202} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3810} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2424} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81279} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U218} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42029} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U204} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1104} {AO21X1_RVT}
#@ size_cell {HFSBUF_152_668} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1245} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8652} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1014} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2197} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2327} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4491} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U642} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4425} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81107} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82437} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1053} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80099} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U6030} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U282} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5061} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U749} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40447} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2218} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2707} {NAND2X4_RVT}
#@ size_cell {I_PCI_TOP/U1342} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38933} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U629} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38096} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_311_5473} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6011} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1446} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1007} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_399_inst_35287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4464} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U5943} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2781} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40019} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5011} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4543} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_142_5533} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U737} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82700} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3175} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2318} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81606} {AOI22X2_RVT}
#@ size_cell {I_BLENDER_1/U404} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U629} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81377} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43089} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_672_inst_83102} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82228} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37502} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43048} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4631} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5552} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4351} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U725} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U664} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U929} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82799} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_40_inst_43385} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38937} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3363} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U477} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_37030} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5584} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38092} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4578} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5637} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1190} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_335_inst_43226} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U6236} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82002} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3674} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6134} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_80816} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1361} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1333} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4573} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41857} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40229} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2259} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82083} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4961} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3417} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4533} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40300} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2487} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2690} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_80820} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40686} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3344} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38020} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1303} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1223} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U628} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2598} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1396} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6245} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5542} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U1467} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4149} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4223} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37756} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1382} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8834} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5988} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U5527} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U4472} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8669} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1116} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5111} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3271} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4500} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3525} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4403} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3112} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42367} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1103} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1395} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4704} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82571} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U688} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4736} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38489} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4715} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U955} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2806} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3154} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4818} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40383} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1469_5449} {IBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U3247} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42694} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5169} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42792} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2895} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5142} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39712} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5010} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2433} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4256} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42764} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1731} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_131_4854} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1689} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4248} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2614} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_28966} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3726} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4130} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6184} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82800} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U3287} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U951} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U7798} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41865} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2279} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U197} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_249_5646} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U141} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4716} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_152_5341} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4541} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U636} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1418} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U756} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80972} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2991} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8484} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5641} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1363_inst_43235} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U3834} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1213} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5348} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38018} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42407} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42849} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5875} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9951} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U690} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43350} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80524} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5514} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40799} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7884} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U283} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1448} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40991} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40844} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41732} {AND2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40958} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41023} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9032} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5548} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41060} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_13740_4240} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41036} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3031} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41056} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6172} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8344} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6176} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7279} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6258} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41333} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6259} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5385} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6398} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U101} {AO21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41387} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3807} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10586} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9799} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9707} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2751} {XNOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6703} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9870} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U154} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40038} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6058} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U97} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3538} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40087} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41937} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U2286} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4422} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4349} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1381} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3526} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4460} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1337} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4637} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82574} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U4776} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42695} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3560} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_776_5501} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U5752} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5091} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U3114} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42104} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82558} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5080} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4610} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/U5753} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5019} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81647} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1036_5438} {INVX16_RVT}
#@ size_cell {I_PCI_TOP/U3075} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4597} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2508} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4125} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1354_5619} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U1167} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2227} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U2987} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41829} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U1390} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1241} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3431} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3632} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40549} {XNOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3204} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83241} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40732} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3265} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1969} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4449} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82959} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42852} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40548} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4924} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6210} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4793} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4274} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42748} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6266} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80591} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_651_5338} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42850} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40476} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U699} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1987} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2433} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5121} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U290} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4645} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82645} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U280} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39632} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40339} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U3258} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1777} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82211} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5581} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2646} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3496} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3262} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3870} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42537} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3516} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1102} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3688} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5012} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4670} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4663} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2395} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_80819} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3461} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1672} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3199} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5516} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5811} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43178} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U531} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39505} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U622} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U157} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_777_5393} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43024} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42750} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81755} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81342} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2060} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3941} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5853} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4376} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3327} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6348} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4584} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41901} {AND4X4_RVT}
#@ size_cell {I_CONTEXT_MEM/U46} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2319} {AND4X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37643} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2094} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3111} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_42026} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42793} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1665} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U964} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3106} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38112} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80814} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4715} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2310} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3754} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U6145} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3155} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U533} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40655} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1350} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4661} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2116} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4487} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82534} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37961} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5018} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5099} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1141} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_80821} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U5759} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4929} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39058} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_191015_4327} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5445} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_167339_3873} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1575_inst_35279} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U7461} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80657} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U185} {MUX21X1_RVT}
#@ size_cell {ZBUF_22_inst_80012} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4860} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/U4673} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1041} {NOR2X2_RVT}
#@ size_cell {ZBUF_276_inst_31919} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4835} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2506} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36958} {DELLN2X2_RVT}
#@ size_cell {ZINV_255_inst_80118} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U9005} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82198} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9176} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U234} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8483} {NAND2X0_RVT}
#@ size_cell {ZBUF_140_inst_35421} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37841} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_62_inst_37049} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2414} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3831} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43052} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_182_5158} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U1697} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40508} {NAND3X4_RVT}
#@ size_cell {I_BLENDER_0/U3800} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42794} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_39_5331} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5486} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4701} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5712} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4220} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3629} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1010} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U510} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U1446} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80535} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2278} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5555} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82138} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6846} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2941} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5037} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8546} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1147} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82911} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2319} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U857} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2128} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42950} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82293} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6144} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3200} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_120_5312} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1218} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42598} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5795} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42920} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U1979} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U738} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3533} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39386} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U1892} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2428} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_495_inst_35284} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U4216} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80811} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81674} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U778} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U6222} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5159} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41589} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37603} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1447} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3308} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1120} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U2768} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U854} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1346} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80641} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_4742} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4750} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6130} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2268} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4542} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1466} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4132} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4492} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2688} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42022} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42765} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U735} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8446} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U601} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2758} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4413} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3522} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43025} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6183} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81619} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U1293} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3407} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5539} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U3427} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2484} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U5259} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5525} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1214} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82456} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39723} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U896} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3261} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3905} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2091} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38833} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_51_inst_6445} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U6211} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3288} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3707} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4499} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39382} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1717} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3162} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2695} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U5991} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_241_5425} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U942} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4671} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U196} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80773} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U166} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_65360_4401} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5608} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4913} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3753} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U878} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4942} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U1058} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81607} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9630} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3431} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9486} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U100} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_21571_3724} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42465} {XNOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9489} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U9084} {AOI22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U151} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_340_inst_27234} {NBUFFX8_RVT}
#@ size_cell {ZBUF_33_inst_79980} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42960} {XNOR2X2_RVT}
#@ size_cell {I_SDRAM_TOP/U201} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U3116} {INVX0_RVT}
#@ size_cell {U226} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U3259} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42949} {AND2X1_RVT}
#@ size_cell {ZINV_165_inst_80116} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U8734} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U9004} {XNOR2X2_RVT}
#@ size_cell {ZBUF_24_inst_80027} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82737} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4424} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3258} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8810} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5398} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42894} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1146} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2507} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_41699} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37503} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U1106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8744} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2264} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1013} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2441} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_43427} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5582} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U7314} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1168} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38546} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U898} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42887} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_501_inst_43214} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U4796} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U1060} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3845} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U711} {AND3X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81646} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4774} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U4362} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41675} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4936} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42103} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U2636} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U966} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1456} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81900} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U5168} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4042} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5024} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42626} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42968} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40253} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6835} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1181} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4525} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42042} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42798} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4035} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4889} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40653} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41867} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U177} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_742_5413} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U3155} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3080} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4887} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_307_inst_27233} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1550} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3783} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2496} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1905_inst_6584} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U3293} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43305} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5530} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82259} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1594} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4437} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39211} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2949} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3908} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38834} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2872} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_1416_5446} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U3263} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8821} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4530} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2698} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U4696} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1189} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81238} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1058} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4576} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1217} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4031} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81346} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42704} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1339} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U962} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1883} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U734} {AOI21X2_RVT}
#@ size_cell {I_PCI_TOP/U3802} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U652} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U334} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42408} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5378} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U507} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2351} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38421} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3355} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38896} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1447} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5493} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4782} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U1417} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U610} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5729} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82533} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1691} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U3807} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U1402} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81419} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81648} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2498} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U3243} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U2820} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5594} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5093} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2777} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6929} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1150} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1384} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3420} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37457} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U4034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1639} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_81481} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39342} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82624} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81165} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5625} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82469} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1098} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2425} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2427} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U1353} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U5640} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4759} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5878} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38288} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_75_inst_6444} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_94_inst_43596} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U3842} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4572} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5966} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80998} {NAND3X0_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_lkg_comb_opt.tcl.26158.0

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.0

#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81194} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42628} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80998} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41713} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81538} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81909} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81910} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80660} {AND4X1_LVT}
#@ size_cell {I_BLENDER_0/U2234} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2239} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_116_inst_6274} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80725} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82743} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82270} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2240} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82740} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81417} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81891} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U8804} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80533} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38722} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82517} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U67} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1207} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41786} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81640} {NAND3X4_LVT}
#@ size_cell {I_BLENDER_0/U2238} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42527} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41762} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82195} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81810} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1491} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80646} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82741} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6310} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80662} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80833} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82906} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6544} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82371} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37803} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1872} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81786} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1864} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82665} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37818} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_183_6171} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2235} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82196} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80935} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42509} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42206} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81462} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1643_inst_79507} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81382} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1888} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80726} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81655} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39947} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37556} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81877} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_29583} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37724} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1887} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80728} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39349} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40495} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42773} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38522} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81418} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82187} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39289} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40608} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2292} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1885} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81321} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81076} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1865} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_193_6182} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80898} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82213} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_32_inst_28759} {DELLN2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42258} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42034} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8886} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80946} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82568} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6312} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39101} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6351} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81252} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6345} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37560} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81120} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_26960} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82331} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3946} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81539} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2696} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9173} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1863} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82802} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_236_inst_79487} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U8721} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U8427} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40386} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U1866} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82912} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81338} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39978} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42539} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37727} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82271} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6360} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37817} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40496} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41662} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_108_inst_43319} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39159} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81241} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6313} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2266} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82491} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39417} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U1578} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43029} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41493} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81706} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42286} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_224_inst_79846} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81811} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4190} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81764} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1738} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80873} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41728} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42402} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82563} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4431} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82569} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42280} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80899} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U6290} {OAI222X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41544} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37665} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81923} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U9000} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42454} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37918} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U4154} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42760} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82241} {OR2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82754} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81070} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82061} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38475} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1143} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41549} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6496} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6346} {OAI222X2_LVT}
#@ size_cell {I_BLENDER_0/U3539} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82518} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38793} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82459} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1859} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39138} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38446} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5896} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4214} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5893} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1539} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9066} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82810} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5794} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2242} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3418} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80534} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42261} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81641} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8802} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40665} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81444} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41763} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37529} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8784} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38302} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82240} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2254} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6297} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1899} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U219} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4350} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3971} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1290} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1532} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_46647} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8800} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6458} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82494} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3499} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42388} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43030} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80713} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39923} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82215} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1431} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82325} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80900} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39646} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82209} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2248} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80659} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82234} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_390_inst_6518} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39296} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_581_inst_28877} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82029} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_740_inst_35441} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U6318} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82248} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U6289} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80567} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2209} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_182_inst_79229} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U1858} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39160} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2451} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U8646} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82125} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_325_inst_6516} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82745} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39290} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38997} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42471} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42262} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37819} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6970} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2250} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8652} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1901} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7004} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81121} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4354} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2479} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39419} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81747} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81935} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8796} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80714} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3498} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80840} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38870} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6276} {OAI222X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81656} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2478} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4977} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37845} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82871} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1538} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37474} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_239_inst_79479} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80663} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6609} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1160} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38860} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6940} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80453} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81227} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2220} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82353} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39177} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U201} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40589} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8675} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4107} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2211} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2308} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41931} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U1735} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38130} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1904} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U2091} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80778} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81127} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4931} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39416} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_270_inst_34969} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38562} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U55} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42980} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U4158} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_180_inst_28878} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42836} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83237} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80648} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8655} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42942} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82229} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U9} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4426} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80835} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_381_6180} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81114} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U2637} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38807} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82401} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6639} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U4796} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1798} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6431} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8801} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41539} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81414} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40555} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41546} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U6449} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38809} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5365} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82440} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80936} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81571} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U8656} {AO222X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_43639} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38727} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_158_inst_79470} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81929} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81411} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U8951} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2889} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_40499} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81822} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82454} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6350} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81129} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1592} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_329_6139} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38301} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82937} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6435} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/U1890} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38566} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81037} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U676} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U891} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U4902} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38001} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2224} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2234} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80596} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82817} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2251} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81253} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81853} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U128} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38794} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5891} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_3652_inst_79481} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81291} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81412} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82560} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39193} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81103} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39271} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81077} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8718} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U346} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_0/U6592} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1585} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2463} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_225_3193} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_524_6151} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38339} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U9058} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42543} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U303} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U2185} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2223} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U7288} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82242} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6984} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42699} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82144} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41729} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82519} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U1559} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38433} {NOR3X0_LVT}
#@ size_cell {I_BLENDER_0/U3777} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83269} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41965} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6253} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2688} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_760_6085} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42736} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_394_inst_43432} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_1/U4241} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39180} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82123} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81161} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1544} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_60_6086} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3985} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1929} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42731} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42528} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2230} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5160} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U335} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82375} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2665} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42883} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80781} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1964} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82376} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43033} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82492} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37725} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1565} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4922} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82673} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80834} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6846} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8725} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2772} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2229} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82236} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82377} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4943} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_68_inst_43278} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81752} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U8836} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_37_inst_36747} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82310} {OR2X4_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_177_inst_35468} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_73_inst_37046} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1944} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37522} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81498} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U5184} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40097} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2269} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37809} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U442} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82354} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42800} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43039} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1674} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82355} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2701} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81765} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U673} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U2253} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41831} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_80380} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38567} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/U2617} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U8659} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38467} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1919} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1524} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2289} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41764} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2272} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6640} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82545} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2974} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2527} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U2216} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42991} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82327} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81495} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37855} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U5185} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80977} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81388} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2219} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U37} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80695} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_248_6126} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U2231} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42500} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38486} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_29689} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81616} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39742} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1084} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_153_3069} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U9} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2702} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41540} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38853} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82666} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_82239} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8732} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_232_inst_28802} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81823} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38965} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4370} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80870} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39421} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2260} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6568} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81162} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81328} {OR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_65_inst_36821} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80472} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_234_inst_44819} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82170} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U5892} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8704} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4758} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81809} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8580} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38746} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80989} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38576} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1833} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38434} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6322} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4603} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5189} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82716} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1586} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81314} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U586} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2261} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81074} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U3113} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1675} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39024} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U494} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/U1962} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82561} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38174} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2305} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_308_6183} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U302} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42737} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U9051} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2233} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80722} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1950} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41550} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4892} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6294} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1421} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82421} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81564} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U888} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U542} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81499} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82803} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1474} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2717} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U5890} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42263} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6446} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3186} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U59} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81336} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U206} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U96} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1647} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82214} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2416} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82460} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41639} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U38} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82532} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39802} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U440} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80454} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81073} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_36922} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U349} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40666} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42290} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_239_inst_44295} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39916} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4807} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_26_inst_6429} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U6254} {OAI222X2_LVT}
#@ size_cell {I_BLENDER_0/U207} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2177} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4425} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_167_inst_43281} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U6462} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2415} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2718} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1863} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2387} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6982} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40096} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2226} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_590_inst_79074} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42287} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38852} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41494} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81195} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81383} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1525} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82020} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1540} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8585} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81196} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1409} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U7459} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82669} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39034} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39531} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U43} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/U2241} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_80237} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U56} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40412} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38447} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80886} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2210} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_122_inst_6443} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37719} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82877} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81701} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_48_3186} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82136} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82901} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6363} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2222} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80908} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39317} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42804} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6834} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79141} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U2174} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41518} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2257} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38298} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82257} {XNOR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82356} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38601} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_214_6115} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42595} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40524} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38015} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42660} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2268} {AND4X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42711} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82341} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_456_6042} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8614} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41849} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4150} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82216} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_591_6016} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81229} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82903} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U85} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_487_5948} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_319_inst_79848} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U1838} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6999} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U6643} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39524} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6045} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6429} {OAI222X2_LVT}
#@ size_cell {I_BLENDER_0/U1549} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U4152} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42512} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42518} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_126_inst_83158} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2509} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38861} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82231} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4149} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U2670} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3968} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82938} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1535} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8692} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6417} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U40} {AND4X1_LVT}
#@ size_cell {I_BLENDER_0/U1673} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2213} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37663} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_27038} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80518} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81001} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_64_inst_36881} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82541} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_311_inst_83305} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42529} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38444} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U8433} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_30174} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42201} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6642} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U49} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1602} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82404} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80866} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_161_4430} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_6526} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U6428} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U8882} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_90_inst_79239} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81548} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3653} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_57_inst_6262} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_432_6062} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U6308} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80426} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U6434} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39401} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U25} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1789} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43031} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82667} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_680_6179} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U98} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_0/U2477} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82382} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2624} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_95_inst_79615} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81160} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2904} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81565} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41491} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38432} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U683} {OR3X4_LVT}
#@ size_cell {I_BLENDER_1/U4153} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38908} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_0/U2298} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U126} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41872} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U354} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8815} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82284} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5016} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83225} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_217_inst_79590} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U7074} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82089} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81510} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_34224} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81078} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39010} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U2309} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U7076} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4290} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2255} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42405} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1968} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U107} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1601} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38003} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_114_6090} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1806} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_438_inst_79087} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38004} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4998} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38292} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41846} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2324} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1613} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82184} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4374} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41584} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1226} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39422} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2526} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3429} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81775} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40281} {OR3X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37628} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82053} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U4891} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82546} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42531} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1401} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U355} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39064} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80755} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37538} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1131_5963} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5956} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2651} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1583} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U3452} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3512} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38886} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39399} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U252} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U2645} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82217} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2161} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37823} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4218} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81642} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2960} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40717} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38156} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42510} {AND3X4_LVT}
#@ size_cell {I_BLENDER_0/U2953} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38885} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_385_6105} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U5344} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6430} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U2358} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U2184} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80696} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U364} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4910} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2167} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1583} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42223} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40523} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4732} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37885} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42901} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41830} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40522} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37653} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1659} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_422_6023} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2355} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_145_inst_83309} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_569_6152} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4387} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37977} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2626} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81816} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U6925} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U441} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37856} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2354} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42118} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_47_inst_27056} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U6466} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41960} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80484} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U658} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1174} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2281} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37997} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82703} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39485} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2511} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U95} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80519} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2269} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82249} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82378} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3555} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81300} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80418} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83317} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41489} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83130} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_1/U2450} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_263_5960} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38856} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_39_inst_6425} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37589} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4802} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_82238} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_158_inst_79178} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_6116} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82733} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/U8814} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40553} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39706} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2238} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82379} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8612} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U1475} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1841} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U86} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42447} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U46} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U149} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_195_6125} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U1434} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1600} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42090} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6232} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82775} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42224} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U3342} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U7661} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U314} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_79428} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82286} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_8_inst_43631} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U6472} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6233} {OAI222X2_LVT}
#@ size_cell {I_BLENDER_0/U545} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U1574} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37490} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4252} {AND4X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82520} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_29_inst_80080} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_537_5990} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_13_inst_31802} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81802} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1703} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2460} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82670} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39011} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2872} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41542} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81000} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42829} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2064} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_3185} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80680} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38392} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2357} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_29555} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U7646} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40697} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U6501} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U134} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3571} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1951} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U2510} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38296} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82493} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2612} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80600} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81542} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2616} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_6054} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U54} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4759} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82155} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80794} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U100} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80392} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40396} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4928} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3809} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3581} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4953} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81927} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U370} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U8813} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_106_3900} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39902} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38005} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1387} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U6396} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42637} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2360} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80483} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2693} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41704} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41966} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_41_5995} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41520} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4287} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2692} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_85_5940} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82243} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6432} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_47073} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U103} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40394} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82564} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U5889} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80607} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6116} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2256} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3559} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2663} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U674} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1242} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81419} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_720_inst_43468} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81761} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1787} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2659} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39398} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81798} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3595} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4988} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37729} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4440} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81760} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5792} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_152_inst_36588} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U1860} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41487} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2110} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40012} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3976} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83059} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39420} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82311} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80486} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81263} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U7005} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1718} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2265} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82595} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U2594} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1856} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3569} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82380} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1521} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U686} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82281} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_79242} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41703} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1542} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81541} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81355} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U7637} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42803} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4924} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81410} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3521} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40639} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6488} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_3607_inst_79512} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_49_inst_30120} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3422} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39278} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/U3849} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81151} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3551} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38448} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82185} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2407} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2247} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3507} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39682} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82481} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U8804} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1776} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2373} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38909} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37914} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4428} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U42} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82668} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82617} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U2357} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42434} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81576} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2654} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39478} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40011} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8821} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39354} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81292} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80503} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82387} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_224_6134} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U293} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40182} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_27621} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41626} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37886} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2086} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2672} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U6929} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43114} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U238} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U4352} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9135} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9047} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4999} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2361} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2359} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39400} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_208_inst_79490} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82919} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82702} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U97} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5069} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42406} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83230} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U3601} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U270} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6981} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_80095} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2325} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37654} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37825} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_83_inst_79437} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U49} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82088} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U8724} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U697} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U6993} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82957} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5786} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38857} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U373} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42635} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38476} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38454} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3603} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38214} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81654} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3886} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40466} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82671} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1616} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81409} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U6493} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6925} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81501} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82246} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81708} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81635} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_542_6035} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82002} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81797} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_56_inst_28767} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80756} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U651} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81928} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6793} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81237} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81262} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3583} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1818} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41644} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37846} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1070_5993} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81420} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1423} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_47085} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38639} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3956} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38299} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2649} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1668} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U457} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_599_inst_43211} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81215} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4515} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U4873} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39851} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42632} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82594} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3628} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_92_inst_27193} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U1840} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3572} {NAND3X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37557} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37900} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80543} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42590} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6497} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40556} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37664} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2156} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38436} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82423} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42818} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U158} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_4458} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6975} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U288} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1480} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2434} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2152} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8853} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3576} {OR2X4_LVT}
#@ size_cell {I_BLENDER_0/U5445} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_78_inst_31762} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_83097} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U3549} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U384} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_39_inst_79497} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1499} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80716} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81648} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1296} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6473} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1613} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1922} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1467} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41926} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82272} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U1973} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_433_6008} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80570} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82776} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42502} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_80211} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38468} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6461} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39355} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82711} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U1266} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_80953} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_101_6076} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39722} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2311} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U318} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39673} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_210_inst_34997} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U50} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4017} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_30758} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42841} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37882} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2474} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82923} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_841_6111} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42936} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5410} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_6071} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U4947} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81759} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1855} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81324} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5105} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U962} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8672} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82979} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80399} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38212} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4715} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81748} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41967} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_6260} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1782} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81773} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_143_5914} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2954} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1971} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80895} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6452} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37492} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42770} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80883} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41873} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81275} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41519} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5448} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_148_inst_83252} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37656} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2013} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_392_5896} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U1939} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42042} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U1969} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_279_4473} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U64} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_426_5943} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82201} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2296} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40395} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38184} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_133_4470} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U391} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_12_37676} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81702} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8712} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U138} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40681} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U144} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2290} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U32} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U5447} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42764} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6570} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_6181} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U6391} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81134} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_366_6021} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U1057} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_112_inst_79312} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42642} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80505} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4383} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3992} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U251} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42732} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_83331} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39686} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5013} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81235} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81860} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2310} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38453} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U267} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2085} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U1762} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1204} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4360} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3567} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2557} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_3312} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2501} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81817} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1622} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1950} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81819} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38315} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81084} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U2838} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_1029_5826} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80638} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3938} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1188} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U1287} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_83047} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U3195} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81818} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81900} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3188} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40054} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2654} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_24_6007} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82361} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42771} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82122} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1846} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81119} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2458} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4111} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4024} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_884_5900} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U5106} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1977} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1584} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_6056} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U8883} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39533} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43080} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2685} {AND4X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37843} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U2643} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U5169} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42765} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2271} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80487} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37678} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U9059} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40102} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1342} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40103} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82165} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U1191} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2565} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1528} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39848} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81646} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6735} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4431} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2507} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42565} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U524} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43172} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81236} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82145} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2611} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1926} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_689_inst_83399} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U9116} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2533} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39515} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2650} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40077} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37575} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3593} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3775} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38623} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41570} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8792} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39650} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2442} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U1075} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43173} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82639} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U2961} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U3556} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2620} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42641} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1475} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41681} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81739} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U5557} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_55_6067} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4860} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82202} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2587} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3597} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3943} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U152} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81901} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U5782} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38855} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2274} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83086} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U6090} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42348} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80605} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38795} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3237} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U104} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_169_4510} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_186_6012} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39482} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41637} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82798} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U2965} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U11} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_6081} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U1699} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1822} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37736} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39486} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40258} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U5107} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5014} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5053} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3655} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_228_3235} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3913} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3598} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2160} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80634} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U7393} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2020} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81442} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2153} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U458} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82285} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2620} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39083} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38634} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_5965} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40057} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80795} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_167_5971} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80773} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U2188} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2026} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_6082} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2311} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41781} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U3234} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_43379} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3900} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_180_5851} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80681} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42754} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82590} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U498} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1911} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42819} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3580} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4174} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6890} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38664} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38657} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38239} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8719} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43195} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U5466} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37566} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2983} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4668} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3657} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2388} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42890} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2351} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1839} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82283} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U640} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1796} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80571} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3084} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42479} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1340} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2516} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82838} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81173} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1845} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5967} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38539} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2953} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3841} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82422} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2502} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40525} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_673_5785} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U3915} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3977} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40226} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3654} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81724} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3621} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U63} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U457} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4966} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2151} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42587} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6274} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_82383} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3467} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82142} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41677} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39546} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82143} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3969} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3930} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1509} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2156} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4808} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U72} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38493} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U3652} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37477} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U7135} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41678} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U5720} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8594} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_207_5954} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_454_5761} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81246} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80093} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2952} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82374} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41961} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8697} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U6276} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38607} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3681} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42043} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38747} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3558} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_38457} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U292} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37842} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1352} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81943} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82624} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82312} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39161} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40504} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39374} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1785} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U2590} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80894} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_103_6002} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U157} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40698} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3658} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4904} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_3893} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U3682} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83061} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U2315} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37984} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82527} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2024} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U3650} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6910} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2438} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39607} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42902} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8811} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81577} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41560} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5057} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82048} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42501} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81337} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U880} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2094} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3617} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4987} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82287} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U265} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81776} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1906} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U76} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U264} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81719} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39357} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4178} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3423} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_192_6029} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40259} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1641} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81105} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U696} {AND4X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82289} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43038} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1916} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1279} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42633} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_497_5843} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37728} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38390} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U846} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U932} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_515_5747} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42634} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39874} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U456} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40030} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3634} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3917} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39637} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1773} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U280} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_6136} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37903} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40076} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_404_5873} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U1921} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2564} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1623} {OR2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81131} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3596} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79721} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_207_3150} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_93_inst_80197} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82116} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80746} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2489} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U139} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9053} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2687} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37715} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81617} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80548} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_783_5848} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U71} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1850} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81533} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80405} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1930} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83255} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U262} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1432} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U3616} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1628} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U8828} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U13} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3635} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39641} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1098} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2614} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2038} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2955} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3624} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U6208} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81663} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39723} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3909} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/U4084} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3692} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42114} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82868} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31273} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U9003} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U659} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U3620} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U8629} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_32_inst_28936} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37565} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2621} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82288} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1633} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1190} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82931} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U512} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4004} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U63} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_51_inst_80195} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2712} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8713} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U3680} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_22_inst_80196} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82672} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80434} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42395} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2390} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_239_5850} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U6302} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82362} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38596} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1999} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1914} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_243_5842} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U614} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82414} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2316} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39423} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81216} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42638} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1479} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41818} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82482} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1240} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81205} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_257_inst_80214} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82589} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U706} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82982} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4307} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6885} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39853} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2249} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42589} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5435} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U1993} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40055} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1428} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U73} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_118_6000} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8432} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U7230} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81365} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_43_inst_83342} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4703} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38186} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80682} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82790} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4031} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4594} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U3162} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81684} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3639} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U914} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/U3618} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3664} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3679} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2457} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38114} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U520} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5381} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38862} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6211} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3685} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U141} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2008} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3649} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_764_inst_79403} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U2609} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U327} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_63_inst_79153} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39891} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39086} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U3942} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U379} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U273} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42046} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40465} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80563} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81443} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82844} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42115} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38230} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82499} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_35729} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41647} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81968} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40313} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82574} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42930} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U45} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4005} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U7662} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37841} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42685} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3878} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39256} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1477} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1369} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1541} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U290} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5443} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2420} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6451} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3906} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2615} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82207} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1972} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42478} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_793_inst_6501} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4972} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9125} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6360} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2363} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3872} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37568} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38098} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39292} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2271} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80400} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5010} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4064} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6624} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1722} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2427} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80535} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U360} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41492} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82117} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2074} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82092} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42626} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2286} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42504} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82558} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38289} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38523} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_29572} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U9126} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U8702} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4173} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80435} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1488} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42008} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80488} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82265} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5457} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1598} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37848} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82884} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_46553} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_0/U3546} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2963} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U2459} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81301} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U285} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3662} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80609} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U53} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42533} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U528} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6860} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41616} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U19} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2117} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81881} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2793} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8968} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1913} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3703} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42929} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3691} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80790} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3686} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U704} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3690} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38894} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U997} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U368} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41895} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U2491} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2146} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39967} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2545} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43124} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3636} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4421} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U728} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81774} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2657} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9015} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6366} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1081} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81191} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U1672} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81433} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42588} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U381} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_127_5781} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U5112} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82162} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_462_5791} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1470} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1992} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1426} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U3771} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81085} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1480} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_224_inst_6508} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1636} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_255_5792} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82976} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38998} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81066} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83291} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2318} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81186} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2947} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_20_inst_6568} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2203} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80544} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39013} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4971} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4634} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2917} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42396} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U161} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U261} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81005} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37811} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39687} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_504_5749} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U3625} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1478} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82415} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82113} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81647} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3696} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81264} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_521_5786} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80608} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80606} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1610} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6210} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_196_5624} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U1117} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U865} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83111} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2562} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1657} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4241} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3632} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_59_inst_37032} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3928} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ZINV_209_inst_80213} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_374_4606} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U4417} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38056} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80669} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81945} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U745} {AND4X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41892} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81096} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U426} {OR2X4_LVT}
#@ size_cell {I_BLENDER_0/U6200} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2606} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U630} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40586} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82227} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8660} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38781} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U2490} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2303} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2201} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1787} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8794} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U8657} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81214} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_57_6038} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U6900} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80890} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1975} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82760} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U8638} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2082} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4244} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5773} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_122_4627} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5904} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1552} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80591} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41951} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38492} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1514} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U6743} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U520} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4167} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2603} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2304} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U4345} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81052} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3629} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U916} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2310} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81053} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3843} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38262} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40050} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81848} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2143} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42591} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4420} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36760} {DELLN2X2_LVT}
#@ size_cell {I_BLENDER_1/U3469} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U8677} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39471} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40247} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1297} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4074} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7169} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1392} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3105} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_153_6112} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3707} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U881} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1403} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38519} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U917} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8511} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1622} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81730} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U382} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4514} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U2667} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80504} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_924_inst_6589} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82124} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5641} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U963} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80683} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1046} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3710} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3628} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82472} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_956_inst_6602} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82273} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3978} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37689} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_233_5650} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U1489} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5427} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_113_4455} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_14_6143} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4347} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U8728} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80565} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2159} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U3980} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U638} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40058} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_136_5908} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U2598} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82572} {NOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7055} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U8690} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U519} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6533} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41893} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82096} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U914} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4373} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81322} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2888} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U8733} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82372} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1810} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U52} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_136_inst_83091} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82071} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81356} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6507} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3597} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38779} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5944} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39142} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_177_5633} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2593} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38524} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80438} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81619} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81413} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U744} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6098} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4397} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/U2864} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_40052} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1114} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U2462} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82571} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81367} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1722} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2368} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40138} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35149} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80522} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1750} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2682} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2713} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1380} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82428} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81465} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U7303} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1436} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U4549} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40424} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U36} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39875} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38580} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4422} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2444} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37550} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41541} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2437} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U497} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81008} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8588} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37905} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82290} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4936} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3828} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2180} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2636} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39081} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2200} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80437} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42842} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5055} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8647} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/U5116} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82983} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U216} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_32_inst_79601} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U2227} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39569} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81453} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80527} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38645} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5127} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2611} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6546} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_121_5941} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3048} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2149} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1697} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U377} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4995} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U8606} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U2523} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_219_inst_80212} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42806} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80874} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U9055} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80359} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_0/U4788} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_44_4459} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2680} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3919} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3700} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5779} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37643} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1803} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80635} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5894} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38437} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U300} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U6872} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2215} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2607} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37875} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43148} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1801} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_43422} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39284} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U8825} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42535} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_80176} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39436} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42389} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81095} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3471} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2739} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3774} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1772} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2928} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U8643} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4775} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42203} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80525} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39890} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4035} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U9086} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_27_5831} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_2023_inst_83184} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81725} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81664} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U521} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U580} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38012} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U549} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3608} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U404} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42390} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82761} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80629} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82869} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2952} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2616} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3914} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1623} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1919} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5114} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80884} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3509} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39570} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81946} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U464} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3631} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81026} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_44_inst_83265} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3510} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6951} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38751} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2568} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2875} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U78} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43138} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80876} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_80440} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82718} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U7415} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4774} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5773} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U7024} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1898} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2631} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U447} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4180} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3885} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U211} {AND4X1_LVT}
#@ size_cell {I_BLENDER_1/U34} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2738} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3533} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42381} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42903} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3698} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5427} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U600} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8685} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7273} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3813} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2499} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82977} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4176} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42871} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1115} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1473} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81475} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38350} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39806} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1795} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1355} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U7534} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3064} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U612} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82713} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30706} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38646} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82291} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39293} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2461} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3366} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2225} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38359} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7258} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2428} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1185} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U9146} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2687} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U159} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81054} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4800} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82845} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42534} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U491} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40699} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U3166} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2443} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4201} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U2349} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8611} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3935} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U958} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U267} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6277} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3912} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2561} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U5024} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U19} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3217} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83142} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2745} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U732} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U5111} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1979} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U928} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1973} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82252} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2880} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2629} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2407} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_219_5689} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2106} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3898} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2000} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U8936} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7141} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2614} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6835} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U845} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4318} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U7228} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1631} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3777} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5082} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_233_inst_83106} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81740} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81926} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81435} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U541} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4784} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80875} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3468} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82720} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7177} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4932} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U964} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81477} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2060} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80791} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42370} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82701} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6573} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5409} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2724} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38780} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81182} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3731} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U8422} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2369} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1975} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2478} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3824} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3790} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U7116} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82464} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82147} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9176} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U5056} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3030} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82495} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U44} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82516} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2502} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2602} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U835} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_1/U1767} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3184} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U6567} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39937} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38841} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81015} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82320} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U1281} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2424} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U736} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2894} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41675} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U927} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82004} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2348} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_51_inst_6445} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37737} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U618} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U430} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6279} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3043} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U98} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82439} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2751} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41803} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U3678} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2840} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82438} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_47403} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U3709} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5775} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2624} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82978} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U514} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43163} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81295} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82881} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80537} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1420} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2698} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41898} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40023} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82005} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6904} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2320} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_593_inst_6576} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U2279} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37738} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2315} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82292} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U67} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82083} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2146} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_123_5764} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U349} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1278} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U3475} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41732} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_461_5707} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U3874} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_150_inst_36948} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U350} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3437} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2580} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8624} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U3911} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U6358} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2615} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39463} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4787} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80577} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U9087} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42391} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42820} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3607} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5391} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39342} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40227} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42563} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1594} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2671} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U204} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3725} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43104} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U5244} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40111} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81865} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82859} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1531} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U879} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82533} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41836} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U8874} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38764} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_44873} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4800} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U384} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_32_inst_36950} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43117} {NAND3X4_LVT}
#@ size_cell {I_BLENDER_1/U9040} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39216} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8590} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2536} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U290} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82326} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82819} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3192} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U3898} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U701} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41601} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81192} {NOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1456} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5685} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82809} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6850} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4220} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2695} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U3693} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9123} {AND4X4_LVT}
#@ size_cell {I_BLENDER_0/U8617} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80485} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80526} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81277} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2428} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39642} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2413} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3552} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43097} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3839} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2261} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82146} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40557} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5953} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39079} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U371} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5386} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4219} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40508} {NAND3X4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5768} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U2920} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81056} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2395} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_194_5647} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U3902} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38148} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81183} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81107} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1788} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82778} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6602} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39435} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2685} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82457} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U468} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82465} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2946} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42397} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/U3728} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3793} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U3794} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1500} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U548} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1582} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U9028} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38295} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1993} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U533} {NOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1604} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3890} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U8639} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42694} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U284} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8734} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38306} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82500} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3114} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80740} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U1042} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U8667} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43196} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82857} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U2599} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2505} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U3363} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4225} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2145} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82576} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81025} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1425} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42799} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80493} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81925} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1779} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81296} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40714} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38073} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U5126} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39662} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5431} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2558} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U3700} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1962} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39576} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U3722} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81342} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U6026} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U85} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8650} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43069} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2414} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82309} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4343} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81293} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8640} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U1422} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43330} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U844} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81883} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U9038} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1408} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2042} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2492} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1272} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1302} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_70_5642} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U5680} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81101} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80630} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5353} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82848} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37497} {NOR3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_149_4685} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U7217} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8835} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81472} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41508} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37494} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2318} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1350_inst_6440} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U7129} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_81481} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1786} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5436} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U7179} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3671} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82861} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U3754} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2797} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82631} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2487} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1612} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U923} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41962} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41883} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U6271} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U1844} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1056} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80625} {XNOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1778} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41890} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U2503} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5071} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1213} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3737} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2451} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2278} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1762} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40575} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42392} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_43359} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4944} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3652} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1175} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2951} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U431} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2914} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9110} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1415} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3743} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U1509} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3746} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42927} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8745} {OR2X4_LVT}
#@ size_cell {I_BLENDER_1/U860} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43040} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1707} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U246} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1514} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1218} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2534} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39791} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1518} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37652} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41750} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39362} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4874} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U3821} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U3772} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U28} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U6545} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81620} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39578} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2116} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U4247} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81754} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U494} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81731} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U34} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8847} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82251} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82885} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82256} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U6340} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1784} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39632} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40511} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81210} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38318} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82960} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2335} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82429} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38842} {AND4X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82381} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82945} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5620} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2133} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3615} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3929} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42317} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5058} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41495} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1573} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3604} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2383} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9025} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U97} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8702} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U841} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U532} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U265} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40509} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U556} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6937} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40228} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U387} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81143} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1504} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38312} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82610} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39577} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2299} {OR2X4_LVT}
#@ size_cell {I_BLENDER_1/U5158} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_220_5847} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_138_inst_80216} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U3666} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U3791} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82646} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81674} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U29} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6158} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U2782} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5769} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80711} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_123_5678} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43001} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42441} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3853} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U348} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_4839} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3748} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82448} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1905_inst_6584} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U3047} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80765} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3531} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1781} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82259} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4763} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38334} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_33_4533} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U659} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U240} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_446_5708} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U2382} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4967} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81677} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8948} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U7009} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5364} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2820} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6775} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3485} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2915} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80859} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/U3853} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40165} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2141} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U5374} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39315} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U921} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3820} {AND3X4_LVT}
#@ size_cell {I_BLENDER_1/U1754} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41952} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1288} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1040} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82471} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42150} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3723} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2348} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2936} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2807} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4216} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2707} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4550} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43606} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1329} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_268_5767} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80962} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2387} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81211} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1528} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5405} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81452} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U850} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42904} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3862} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81662} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U7051} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1417} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80761} {NOR2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39261} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4351} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9070} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2272} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80789} {XNOR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39229} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81032} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U192} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82800} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_276_5621} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82197} {AND3X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40248} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37878} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U535} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U3707} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3753} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39542} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U7496} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1023} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1116} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38062} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3848} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U7115} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82138} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U5159} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2385} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6335} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3401} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3458} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8728} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3762} {AND3X4_LVT}
#@ size_cell {I_BLENDER_1/U334} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U7241} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39757} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_83117} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82643} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81511} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3640} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2550} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3818} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U6965} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80444} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U4533} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37671} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4406} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3769} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40715} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81381} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U2479} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42843} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4107} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U163} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U942} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80436} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1678} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5648} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U8551} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82534} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80401} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_75_inst_6444} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2302} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2812} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82293} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42696} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U164} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82097} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41641} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1988} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U418} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7050} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2371} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3647} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U878} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U3408} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42924} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_334_inst_79876} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81584} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2048} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4278} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5486} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4212} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80877} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1581} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U711} {AND3X4_LVT}
#@ size_cell {I_BLENDER_0/U3870} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_230_5796} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41870} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U8536} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3591} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41885} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38125} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8696} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81377} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_187_5644} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U263} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U333} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3982} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80592} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U138} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2939} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42339} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U424} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81675} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81004} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6175} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42849} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2378} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43581} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82626} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U376} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43139} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2040} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39407} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2779} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5157} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3768} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81478} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4934} {NOR2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39343} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6124} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42661} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81700} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8830} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_44874} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37692} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8598} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82260} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_310_5211} {DELLN3X2_LVT}
#@ size_cell {I_BLENDER_1/U3939} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36971} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82232} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2604} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U2874} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U548} {NOR2X4_LVT}
#@ size_cell {I_BLENDER_0/U6201} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U8992} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4642} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40352} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3988} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3032} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U186} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_238_5655} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U226} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_122_5705} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4332} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U9005} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80824} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_95_4716} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4106} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U646} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3221} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81061} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U176} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6366} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80447} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39283} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3536} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41805} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80788} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3451} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80511} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39528} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2006} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3809} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8821} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U8783} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80481} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42852} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3944} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40410} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41488} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U9060} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81557} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2042} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39759} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1419} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1575} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_43636} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_482_inst_44838} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U4223} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43633} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U876} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38033} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_29605} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U4768} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42838} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42126} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82650} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3713} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U2796} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39921} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3083} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80918} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2517} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6833} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5751} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1059} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37860} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U900} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/U533} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82649} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_270_inst_83262} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80580} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U5079} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38145} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2758} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1412} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U8969} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42302} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81947} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3858} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82719} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3724} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1630} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1963} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40580} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82393} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3686} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81467} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38719} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_204_4760} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81814} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42877} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81376} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3489} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4917} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83320} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1515} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U7211} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2050} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2030} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U1120} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1139} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81473} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4792} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6333} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3017} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8431} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3530} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80546} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U8866} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4243} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2411} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1909} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9033} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1414} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1815} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U8676} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81813} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3784} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8720} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42839} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U5012} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3483} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5719} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81016} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4346} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4968} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_81482} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40581} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37690} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3845} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3473} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1363_inst_43235} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U8834} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81971} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2456} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39140} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80469} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U929} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U109} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39414} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4335} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U404} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83306} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2861} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_338_inst_30698} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39938} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82324} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4781} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U530} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81882} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82621} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U1361} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80593} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3905} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42807} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42536} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_36798} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38016} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2512} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6613} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1895} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39298} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40231} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8820} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U5426} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1711} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1932} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2408} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U372} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2937} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81755} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_83127} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3387} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U845} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1772} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6856} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2065} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U3591} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38288} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42743} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U387} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2908} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_269_5462} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3362} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6364} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3807} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82870} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_97_inst_83275} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3523} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3947} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1882} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U6202} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_319_inst_6479} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1892} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U9115} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U8740} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U5152} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39919} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38796} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U1621} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3674} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1111} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3859} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3808} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9088} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3851} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80494} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2531} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39012} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2610} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U808} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42880} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3677} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1783} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4430} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40513} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U547} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38017} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U5432} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_411_inst_27224} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U5720} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5415} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42786} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U7007} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1483} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2073} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80693} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4783} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80623} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U8616} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39410} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3807} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3490} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4248} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3895} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2364} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U70} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_197_inst_43218} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U8810} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8633} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40059} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1999} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U718} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42810} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3295} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40576} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2441} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U488} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_624_inst_83161} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U1665} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3590} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82228} {OR2X4_LVT}
#@ size_cell {I_BLENDER_0/U3782} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1925} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_42854} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2494} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81294} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U2009} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U9131} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3785} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83050} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U4736} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82599} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4635} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U8405} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4979} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U2299} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3648} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U79} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41602} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8668} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2956} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3927} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9001} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6882} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39018} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2445} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4739} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42695} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80712} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2498} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81523} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6234} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U498} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1627} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_672_inst_83102} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U3685} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2918} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U462} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40004} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83133} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5637} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81115} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_620_5570} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4235} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81287} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U2690} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8782} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3735} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_210_inst_30377} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U1071} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7798} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38611} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40332} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3508} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U8833} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4471} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8848} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42040} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2199} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41857} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37720} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1260} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5050} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1523} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2422} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2331} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42538} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3841} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38583} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U227} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4202} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81679} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38575} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41901} {AND4X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40632} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_44624} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3629} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42275} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_72_inst_43427} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U3218} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3893} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38074} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2950} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2788} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2446} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2585} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82721} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80792} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U338} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U195} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_40515} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6531} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82496} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2389} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3735} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5979} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3830} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3901} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1487} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4257} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_3569_inst_79484} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38300} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3424} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37655} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81606} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/U1843} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3407} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4519} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U428} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80550} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82799} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2826} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3842} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U463} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2803} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_0/U6813} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U993} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_80_inst_43398} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2666} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U3544} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80578} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2190} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40006} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80458} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2025_inst_29581} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U2496} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39144} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3834} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81778} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42250} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5771} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_62_inst_37049} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_81_inst_80056} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82047} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U183} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/U9057} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8811} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_312_5515} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3164} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2081} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83307} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2875} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3943} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1437} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3800} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1022} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38124} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U503} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U166} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81632} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U925} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80767} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2469} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38188} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U1755} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2806} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U215} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81057} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2280} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6390} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U3866} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3840} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40671} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U3879} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1043} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8890} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8618} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4701} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4693} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3532} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3831} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5700} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_249_5646} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42367} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2122} {AND4X2_LVT}
#@ size_cell {I_BLENDER_0/U2286} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41509} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2822} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81831} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81636} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1484} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_397_inst_30389} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U7214} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3441} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2740} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_5509} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2934} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_547_5394} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2830} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42038} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_38_inst_44318} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U102} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2003} {DELLN2X2_LVT}
#@ size_cell {I_BLENDER_1/U3786} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80554} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81155} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39616} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4767} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4713} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4532} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5617} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U6569} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4161} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80412} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82651} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_340_inst_27234} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U5679} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U8664} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42134} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41963} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40210} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_43142} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39185} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U5734} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U887} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80698} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2145} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4343} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1906} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1705} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39089} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1413} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80784} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2113} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U493} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U4395} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3129} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8698} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1109} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80764} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1361} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3937} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3258} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38495} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3464} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37644} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38613} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U3991} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U5075} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U2525} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3247} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_322_inst_28949} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U2079} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U177} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_1040_5582} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42646} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43118} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1166} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2381} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82925} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5184} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3736} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41806} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/U4782} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1604} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42823} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1478} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5343} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5419} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1949} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37986} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81089} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39017} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_4637} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U3732} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39970} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2302} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U430} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U906} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U2827} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2066} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8741} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37539} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_35_inst_43342} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42647} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41607} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2079} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80581} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8559} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3596} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5165} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39527} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40266} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_1/U4342} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81003} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_742_5413} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U2252} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1427} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_700_inst_6547} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U8530} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_596_inst_6565} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U955} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38791} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2437} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82308} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42277} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2876} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80800} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1782} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4129} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U458} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3835} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2857} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38615} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3832} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1286} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4978} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U210} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2871} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3080} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1465} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U75} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1748} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37928} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1715} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U2926} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81790} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40279} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4319} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81607} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2944} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1486} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U7231} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81116} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39285} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1920} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2294} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4609} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2890} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U1466} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42821} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1323} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80844} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1126} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1369_inst_6468} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U1766} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1753} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2781} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36966} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42190} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4933} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38753} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38494} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U8987} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U6096} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3674} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82395} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1935} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U5086} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81555} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2927} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5417} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1752} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_288_inst_34995} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82294} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3210} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38117} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82204} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81767} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39857} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_56_5554} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40229} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U204} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5548} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81030} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_30253} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82842} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4799} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5044} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3426} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1200} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U8730} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2044} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_164_5542} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_629_inst_29558} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U7500} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_862_inst_43224} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81952} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42845} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_489_inst_6573} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_704_inst_80082} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80632} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_495_5832} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4066} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2535} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82193} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1760} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U110} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5385} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3115} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_75_inst_27235} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U5387} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2176} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42537} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38802} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37647} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4679} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3251} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_998_inst_37010} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U5418} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_35589} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U817} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80456} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5568} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U6336} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82638} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38018} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40650} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U8683} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U2336} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81106} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80912} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37525} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81890} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U6172} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U709} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40354} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3136} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U1971} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81339} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81515} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81438} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2319} {AND4X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38614} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81829} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81769} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_82_inst_80058} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2596} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4502} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U841} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5182} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39580} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2366} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1396} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U3894} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_206_inst_6548} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U983} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2941} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/U1212} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4565} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4734} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_300_inst_36887} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U6198} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U2191} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U136} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U7297} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4060} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1776} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40208} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3945} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4771} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82655} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39408} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U2435} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5339} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81812} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1460} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1517} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_408_5599} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U8800} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81863} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38146} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2361} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U365} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82847} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4824} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1832} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9076} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5645} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83058} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1228} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_79875} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U6840} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38121} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1980} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4772} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5113} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U423} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82306} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U6069} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U269} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82697} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4429} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2828} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_690_5565} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2006} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40544} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4812} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U4432} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3205} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_148_inst_30042} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ZINV_884_inst_6537} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39621} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U4393} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81458} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U594} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2340} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U3079} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8845} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82161} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82801} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82961} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1125} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2421} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_511_inst_6563} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_616_5423} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U3987} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41718} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U8669} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2610} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81637} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3466} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U1113} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82194} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_552_5465} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81783} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80701} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80924} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39920} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1513} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5368} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42583} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_87_inst_44320} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U1986} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/U7052} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5404} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4193} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38123} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43072} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6167} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49050} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_5758} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38122} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2032} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U8541} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2811} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4122} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1326} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39754} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3472} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U468} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/U5670} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U3833} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1716} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81827} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4026} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U490} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39701} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2353} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4752} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39020} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2365} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41606} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42371} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80414} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4277} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U461} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4251} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U325} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1708} {AND4X2_LVT}
#@ size_cell {I_BLENDER_0/U5678} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U3826} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3825} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_43380} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3454} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4773} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U338} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38612} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40467} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82851} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1315} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82622} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_221_inst_83261} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U510} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37706} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3224} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40391} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38149} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3556} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5018} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42264} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U389} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_77_4792} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42199} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3902} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1381_inst_35288} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U2306} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3981} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2795} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40349} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1022_inst_35596} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U3836} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6959} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6920} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1500} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5109} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_220_inst_43208} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U1398} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_307_inst_27233} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U1264} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37515} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6168} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U1633} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40209} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38983} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4226} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U186} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2130} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81203} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_632_inst_43383} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U2510} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_43358} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5691} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U814} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_111_inst_6480} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U7442} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U408} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_326_inst_79758} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U3867} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4054} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82535} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82698} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_635_5418} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U3806} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83254} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2866} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5667} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U4757} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U7081} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4965} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U779} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4160} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_340_5998} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3465} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U4338} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U799} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40718} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1237} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U6486} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37516} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81002} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40624} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U2083} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U763} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2803} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2087} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3130} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80631} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2893} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5181} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4735} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82628} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3734} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42850} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5551} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1900} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_119_inst_80173} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U8974} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U598} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82858} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82814} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80699} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2092} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1280} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38867} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82441} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39865} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1011} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5006} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3212} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3452} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41884} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1048} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1382} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3482} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81721} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U1654} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U232} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U478} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U2678} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82072} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3844} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_111_inst_80203} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U1097} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37562} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U323} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7035} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6356} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_112_inst_79519} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41499} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U2160} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_83229} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40003} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39665} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1442} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U818} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U7493} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37626} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2338} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_26_inst_83253} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41964} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82841} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3460} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42662} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U805} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U688} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2333} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37511} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6564} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81437} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3413} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38331} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81012} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U954} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2097} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U3476} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1407} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_4603} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U1208} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U336} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1706} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_711_inst_43345} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81782} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4224} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1717} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U1574} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_113_inst_80128} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81043} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40334} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3823} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8737} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_29_inst_37005} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4363} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82198} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U7095} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U3464} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_183_4666} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3093} {AND4X1_LVT}
#@ size_cell {I_BLENDER_1/U866} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82883} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83084} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81013} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U8812} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U876} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_30411} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_141_inst_45556} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_209_inst_44317} {DELLN2X2_LVT}
#@ size_cell {I_BLENDER_1/U3857} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2970} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U576} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6286} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39664} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8973} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6784} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4291} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1381} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81006} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2014} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2862} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1072} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42870} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U530} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3732} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81919} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4433} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82079} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2197} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_743_inst_6536} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U9177} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38570} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81687} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U557} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9049} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37479} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U8629} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4563} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3778} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_407_inst_44840} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81239} {XNOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2131} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1512} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5414} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82021} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_27_inst_80190} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1468} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U8818} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3245} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U287} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1774} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2342} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80845} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_85_5836} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_533_5311} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U5081} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2434} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2860} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5182} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1245} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39663} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7109} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2330} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_80189} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9152} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39001} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3474} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U426} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U1045} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4724} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U4100} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40264} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82307} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42811} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3566} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80424} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U747} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U286} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4564} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1518} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8537} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39153} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2334} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82656} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U817} {XNOR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40537} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U103} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6970} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6088} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2419} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1324} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3310} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U940} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6094} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U402} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40526} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1749} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1254} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1539} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38241} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1937} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1954} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/U1038} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5713} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1100} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_921_5417} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81487} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2355} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41894} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1045} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2054} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U597} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41807} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3701} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_4734} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38984} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6171} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U2608} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41747} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40265} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82205} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37482} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4033} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2497} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U5978} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3515} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42301} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1632} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_739_5543} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39617} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42135} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8790} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82807} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_295_5319} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U629} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U861} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38735} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_35734} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U3456} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4075} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4119} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6563} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38987} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U2957} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3082} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_1138_inst_43362} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U1631} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4692} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U992} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1490_inst_31020} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U2585} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U465} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6957} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_244_inst_27238} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38020} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8632} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U3877} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_447_5356} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U3494} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/U2368} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81534} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U7138} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82559} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2788} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38396} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2908} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43150} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4339} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8739} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2410} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8723} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1182} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2860} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U7040} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1695} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82860} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3400} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4872} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40358} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6491} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U7628} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5156} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U496} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3086} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9096} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1931} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_224_5400} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81175} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2345} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1842} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3731} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6780} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38471} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82882} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38116} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81972} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37879} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3594} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2136} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42221} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38720} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3984} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1130} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_501_inst_43214} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42098} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_281_5344} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2183} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40385} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81770} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U894} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2777} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2101} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U4222} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37828} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2039} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3620} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U8972} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_142_inst_28967} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1383} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2681} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2021} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42291} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2911} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4747} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U6169} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U6183} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81889} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6294} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3793} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5416} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81122} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4517} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U924} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38859} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2426} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_836_inst_37040} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U2606} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82543} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U1969} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37877} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3876} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_1041_inst_37041} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U689} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37891} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43105} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2123} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5412} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3595} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_284_inst_36758} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2013} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2550} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U2062} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37876} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40007} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U2910} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1504} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_555_inst_37057} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U5366} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43000} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5072} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U4869} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39814} {NOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6480} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4242} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3584} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5758} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U698} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80827} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4791} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1626} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40005} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37648} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2400} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U867} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U7118} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8993} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U4279} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41905} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1940} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81532} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1088} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U53} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5151} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3846} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5108} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2527} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1095_inst_29602} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U509} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3803} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4753} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6193} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1958} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U8806} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37880} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U8676} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37691} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38587} {AND4X4_LVT}
#@ size_cell {I_BLENDER_1/U4927} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U6367} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U578} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41666} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42686} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38155} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81185} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3792} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2900} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4716} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1580} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41778} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5215} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1020} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81805} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4104} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1223} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5424} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2876} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_36768} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4243} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5221} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2380} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40093} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2329} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8901} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42542} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39002} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_576_inst_28971} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U5355} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6107} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_130_inst_35285} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_36892} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_776_5501} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_159_5415} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ZINV_707_inst_6557} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U3954} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1886} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39162} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U5936} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3805} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4036} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U6377} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2859} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4042} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3174} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U3588} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U4272} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81598} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2465} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80925} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2742} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1269} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9093} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4169} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3484} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81741} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2854} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38029} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1763} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_366_inst_43212} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5511} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U1087} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4600} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U885} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3626} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U376} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42733} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2367} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3416} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1934} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41515} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U7194} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U8859} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_1070_5572} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_104_inst_31015} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38333} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38969} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U8926} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4611} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81672} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41790} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1976} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39539} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2971} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U4940} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_5485} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_221_inst_83101} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U3598} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3446} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_992_inst_37337} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U8574} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_30022} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4114} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40019} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2825} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37765} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1213} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2427} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81181} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81781} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42041} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1761} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3078} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_43433} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80553} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U9159} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1358} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39412} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82755} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4051} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3054} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2914} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U9166} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2095} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U7213} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4239} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3447} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U561} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5121} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U5979} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U3940} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2460} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U8773} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6929} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2792} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37709} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4331} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3776} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6377} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3172} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_5989} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42766} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2972} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U7358} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_0/U969} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1851} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1161} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81907} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U221} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U500} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4741} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2603} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2182} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1683} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3688} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_1469_5449} {IBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/U6528} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4264} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5340} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42824} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U4063} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U7372} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39141} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5154} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1433} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4180} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39060} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_417_inst_44321} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_83268} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1179} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1244} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38644} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8904} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3794} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4769} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42687} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4211} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3901} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U749} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6338} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1197} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1579} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80786} {XNOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37929} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5129} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42345} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1036} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZINV_335_inst_43226} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U5242} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39201} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1751} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2004} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4198} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82332} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1945} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82024} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2937} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37923} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1920} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42519} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38335} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5451} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37484} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1334} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2901} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8813} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82769} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_147_4911} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38196} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2888} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U919} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80624} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2518} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42575} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2107} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2858} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42268} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41498} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U8838} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U505} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U111} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82893} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U935} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2038} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1794} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U690} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U2100} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U1368} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1349} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_41724} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2411} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6842} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U2699} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U611} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82430} {XNOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2845} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1095} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4294} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U4291} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5852} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6904} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U4248} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5955} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38084} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39424} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U5987} {XOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U6908} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1778_inst_30044} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U3491} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82849} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U440} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3553} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39955} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U1363} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40610} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U6371} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80938} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U735} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37895} {OAI21X2_LVT}
#@ size_cell {I_PCI_TOP/U4198} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3226} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4468} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41605} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1316} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3438} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1276} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_1889_5220} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U1519} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3250} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4518} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42617} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_131_inst_80079} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U972} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8963} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U6839} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U8978} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81528} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2792} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U6174} {MUX21X1_LVT}
#@ size_cell {I_PCI_TOP/U4136} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_250_inst_35278} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_110_inst_37065} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3049} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82154} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U8826} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2031} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U5080} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3421} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U7117} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3507} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2033} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U920} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2453} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82254} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_5248} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U3607} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3812} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39169} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4723} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_1343_inst_80181} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1792} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1376} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38404} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_1218_inst_80180} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40008} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2012} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1002} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80422} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U4261} {XOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U4034} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2063} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1137} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U903} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5663} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U5651} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U6053} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4863} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1092} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37978} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8899} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4256} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1229} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2445} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_1/U9023} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1747} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39082} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1261} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8714} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1548} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6389} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6382} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1112} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3869} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4411} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2077} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1232} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38691} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2537} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1652} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3077} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1719} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U8975} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4276} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8623} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5351} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3208} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5684} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1662} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U5677} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U5251} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4184} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1745} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3096} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3277} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U406} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4342} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_162_inst_79655} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43018} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3683} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81031} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38127} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3530} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38153} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81638} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6383} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U627} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39974} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6175} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U1498} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_40_inst_43448} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4143} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U3942} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U907} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82930} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U2520} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81132} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38332} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2172} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81660} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U772} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3831} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4296} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U8628} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2601} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2051} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81123} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37907} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82722} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4809} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U1214} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8877} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_402_inst_43651} {NBUFFX4_LVT}
#@ size_cell {I_PCI_TOP/U3779} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38119} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_74_4628} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37681} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2929} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U7157} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3074} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39537} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3816} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1940} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U2425} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3875} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U192} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U452} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81920} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2157} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6283} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U297} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U6300} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/U5222} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82664} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8684} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U905} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2583} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_79_inst_6553} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2691} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2011} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U816} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1671} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U4276} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5143} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3453} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U5312} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1747} {OAI21X2_LVT}
#@ size_cell {I_PCI_TOP/U5329} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U953} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U366} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3741} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U3754} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U4176} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U332} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_245_5711} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1038} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3795} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2644} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U774} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9167} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2533} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4719} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U661} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2764} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37483} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2022} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2992} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3151} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_375_5544} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2844} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82822} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/U5360} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2910} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2998} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U2053} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3148} {NAND2X4_LVT}
#@ size_cell {I_PCI_TOP/U3986} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4887} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_74_inst_30712} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U5579} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U2965} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3395} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2353} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4392} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6228} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8807} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3572} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_38846} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U822} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U8533} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3150} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_21_inst_43446} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U2852} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4256} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5067} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3644} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4097} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U1684} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1803} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U8535} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8994} {OA22X1_LVT}
#@ size_cell {I_PCI_TOP/U4289} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5322} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U222} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4410} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U5859} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1435} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38142} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U4246} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1757} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82699} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39493} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2322} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1965} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_241_inst_36756} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U583} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3497} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1549} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U363} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U284} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3095} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1228} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U4194} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40063} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6110} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1970} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2409} {XOR2X2_LVT}
#@ size_cell {I_PCI_TOP/U3883} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3555} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4368} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2776} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3681} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39677} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1458} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_438_inst_6437} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5552} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1587} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U1110} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1264} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1610} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U7111} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3409} {XNOR2X2_LVT}
#@ size_cell {I_PCI_TOP/U4007} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82065} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4006} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8738} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_706_5463} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/ZINV_92_inst_43228} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4040} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2375} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82805} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82333} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U3189} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4239} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3112} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1933} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U4596} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37512} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U7347} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3053} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1711} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80541} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6157} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5976} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U2907} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3042} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4136} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1328} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6054} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U957} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U5662} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U769} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_146_inst_6552} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_6558} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U625} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3600} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2168} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3255} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U1915} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U686} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1126_inst_79530} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U1326} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1053} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4230} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U3906} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42121} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/U3321} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2758} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2829} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1821} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U3727} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3836} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81954} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81384} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U978} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2738} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2455} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3518} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U3785} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40065} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U3537} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5153} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U6395} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2742} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81090} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3026} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1670} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5380} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1441} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5148} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8862} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3847} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6095} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U4499} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U773} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7512} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4694} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3116} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4799} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U504} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U4897} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1359} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_1/U3495} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3369} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81225} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1849} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82629} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5666} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3001} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1572} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U565} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2936} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1938} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2737} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3015} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U8847} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2425} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U784} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U489} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2546} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2867} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U3661} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3803} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U8832} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40357} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2077} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3589} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3147} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1735} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81784} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2884} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81830} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5425} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38503} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1202} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42151} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_48653} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1457} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U691} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3023} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U970} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2885} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37533} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U1304} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2212} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_81_inst_31523} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4282} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42279} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2121} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1978} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4751} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4142} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3915} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5083} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3955} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8736} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1857} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5869} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1146} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1721} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1319} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U605} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U8503} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3896} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U713} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U375} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4879} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3349} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4308} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81779} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1149} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2743} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39181} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82887} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1378} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3975} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3190} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U7049} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2949} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37768} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1955} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42055} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42879} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38137} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_10_5517} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39254} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1077} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U8820} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37773} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6218} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4299} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U697} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4755} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3593} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3602} {OA22X1_LVT}
#@ size_cell {I_PCI_TOP/U3689} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1226} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42541} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80459} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2831} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3085} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4811} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4516} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3436} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82600} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39145} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3603} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U785} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1653} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6173} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5150} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4394} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80730} {NAND3X2_LVT}
#@ size_cell {I_PCI_TOP/U3567} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4268} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2839} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41720} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U5212} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2976} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3800} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2865} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U6339} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42611} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39205} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U2907} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2373} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U763} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3932} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37827} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1453} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38784} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4509} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9155} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6845} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5671} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1894} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2931} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6215} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1313} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3687} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U573} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81529} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_512_5310} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/ZINV_570_inst_6570} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81527} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5311} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U870} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U571} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4014} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1252} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3207} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_61_5074} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4422} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2096} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U549} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2549} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U330} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1972} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40710} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3230} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82826} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81768} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U855} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3801} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U527} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39411} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U6222} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2983} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1668} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2002} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1634} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4110} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U892} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82017} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U2010} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U934} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82483} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2052} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1295} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6123} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82033} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1294} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38197} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U277} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4150} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3004} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2962} {AND2X2_LVT}
#@ size_cell {I_PCI_TOP/U3501} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5338} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6281} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3146} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1200} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1799} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5162} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4216} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42813} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43341} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2372} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37766} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U4225} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U979} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39202} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U825} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U704} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U760} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2968} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U1455} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U867} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U562} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1222} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_85_inst_83238} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U4196} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1859} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81340} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1681} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U1716} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5467} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1217} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1017} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80745} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U1997} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2099} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U490} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3232} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_659_5357} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U1254} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2416} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U321} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U500} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/U6848} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2958} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3165} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3758} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3690} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3163} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U992} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38147} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1537} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1039} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U902} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6375} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3647} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1661} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U2260} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1790} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3525} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1310} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5070} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3445} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3906} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1868} {NAND4X1_LVT}
#@ size_cell {I_PCI_TOP/U3465} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39179} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4120} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1135} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38021} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6394} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1534} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3027} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1947} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4348} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80768} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2877} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U8628} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8961} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3448} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2868} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U585} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3569} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3244} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37921} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6506} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2832} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40541} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U952} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8871} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42873} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39952} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6357} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1877} {NOR2X4_LVT}
#@ size_cell {I_BLENDER_1/U9109} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1843} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1209} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U105} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U6049} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38879} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U4471} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2853} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1821} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6534} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1451} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4135} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3071} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8575} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3811} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81904} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U9029} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2957} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4957} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2773} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5147} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U3600} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1603} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3827} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3058} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37596} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U764} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4974} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1263} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5104} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42937} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U4155} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2984} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2372} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4167} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1203} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U3512} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80490} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U3499} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U66} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U2345} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40612} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U6078} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U339} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1009} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1965} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U900} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2205} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3435} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3599} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4437} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4596} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1055} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43095} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1223} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3154} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4360} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42892} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U986} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U4868} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1271} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3123} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6752} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1260} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U973} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U8997} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1249} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U680} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U6530} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U5789} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U4134} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1355} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5395} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4958} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3117} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38636} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U692} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U904} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2736} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_705_6019} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2899} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82394} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4349} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82462} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U980} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3763} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3696} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1006} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3571} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U2017} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38284} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36799} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U1724} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4346} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1107} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37920} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81058} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1651} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2746} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3973} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1145} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4148} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37951} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38952} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2993} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3672} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_37_inst_36757} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U3081} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U622} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2662} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1298} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3006} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2447} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1323} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U2901} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5403} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80937} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1861} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U904} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1704} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U4013} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U789} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42400} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38738} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37930} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38360} {NAND2X2_LVT}
#@ size_cell {I_PCI_TOP/U3360} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4061} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3098} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3398} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39781} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4378} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U748} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4237} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3063} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U6522} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5121} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U4403} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42532} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3676} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U911} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4420} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38710} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_1/U665} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3161} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4351} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6521} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2973} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39190} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37629} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42614} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2995} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3642} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U3099} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3581} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U137} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U4975} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U433} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U8738} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3865} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1944} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2123} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39622} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43098} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1479} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U802} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U761} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9014} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6407} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4060} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1991} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39899} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3314} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1000} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2435} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3157} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1957} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42498} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2639} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U9149} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U9153} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U8920} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37481} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U8815} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39504} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39624} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1916} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U4066} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2601} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37549} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4956} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41719} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_111_5125} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U1714} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U804} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3523} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41656} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3358} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38199} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1902} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39209} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2999} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U8563} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2858} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43155} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38472} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U908} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82694} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42898} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U787} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U5096} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_224_inst_83119} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4501} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3904} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3459} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_10_inst_36782} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4169} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6333} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U4244} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39513} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41930} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4219} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U4497} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1307} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2217} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U424} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3056} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1635} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5749} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81995} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4218} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3259} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41691} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U999} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36886} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40563} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82779} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4139} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3624} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U581} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5676} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1798} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42688} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42724} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4091} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4625} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7796} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U8740} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3094} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U985} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U982} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7791} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42825} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2728} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6532} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2701} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U7256} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1691} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1491} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3956} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80523} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39459} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U535} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9147} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2135} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1268} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1084} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/U4504} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4010} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2974} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U3397} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1227} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38586} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U943} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2726} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5800} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5124} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82424} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82063} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3300} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39356} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82538} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4395} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1793} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3601} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2836} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3396} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U719} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39949} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40322} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1154} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1649} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2905} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_147_4749} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3535} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1238} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2418} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8627} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2851} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U427} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1823} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3802} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3020} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43154} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/U699} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2752} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4748} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4250} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38504} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2514} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2706} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U7032} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42311} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U2729} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2902} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4199} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2019} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3717} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U864} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2732} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2939} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3957} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82588} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U786} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/U3241} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39953} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39676} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3348} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U6274} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41500} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4151} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39131} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U1292} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80779} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U671} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2106} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1309} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2323} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U595} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1554} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2856} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1492} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U6786} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3796} {OAI21X2_LVT}
#@ size_cell {I_PCI_TOP/U2566} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U743} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4503} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U797} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4458} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43376} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U423} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1980} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2371} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_300_inst_79878} {NBUFFX8_LVT}
#@ size_cell {I_PCI_TOP/U3860} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80087} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3479} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38635} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U3965} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81176} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2351} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U931} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4252} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3361} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4558} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1872} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2808} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U292} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4259} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U5578} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U2218} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2902} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39214} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3665} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3871} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U596} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4207} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1321} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4262} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4345} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2912} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42315} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U901} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3845} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41526} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U207} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6149} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8996} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3779} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3755} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3352} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9140} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U963} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1841} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4973} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1570} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U4103} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1343} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4267} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3739} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3549} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2447} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42219} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U5650} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3433} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4969} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80771} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U5669} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8960} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2887} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_847_5877} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U2276} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4102} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U990} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4722} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2985} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82757} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U205} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U3633} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4257} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82086} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3913} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1181} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1738} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U3521} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U5898} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4309} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1693} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39980} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U919} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5125} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4245} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1852} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U8505} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1394} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5090} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39633} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U9174} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38739} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1543} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2981} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3089} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2591} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3893} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5422} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39301} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U293} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3034} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U873} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U2759} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39926} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4137} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4449} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37948} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39189} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4151} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U9165} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39130} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81941} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1297} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4284} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3031} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U987} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82958} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6137} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1577} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3873} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1766} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4485} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U2575} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1439} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2703} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2988} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1824} {OR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3180} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U9160} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_38088} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4152} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3315} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1371} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82582} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4117} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4162} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1516} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38625} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6958} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1663} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8819} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2035} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3406} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U758} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1328} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3228} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U7694} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5333} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U6562} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2193} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U8741} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3345} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/U3748} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3784} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82836} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4525} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U1904} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39409} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3331} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U863} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2515} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9026} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3879} {OR2X4_LVT}
#@ size_cell {I_BLENDER_1/U1089} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2879} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3390} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U3283} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2605} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4963} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1248} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1811} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81780} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U248} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81599} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1010} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80445} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4214} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3972} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U5335} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4138} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U2093} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1607} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80905} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1996} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4263} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U3534} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1275} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41829} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U243} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4206} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4187} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4731} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4133} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U2374} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4949} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2717} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41908} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3240} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37829} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5267} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4913} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2918} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4608} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3019} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3768} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2966} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3038} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4465} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1080} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2794} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39021} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37781} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U342} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4039} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43429} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82852} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3936} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U981} {OR2X2_LVT}
#@ size_cell {I_PCI_TOP/U3117} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1411} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U991} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3139} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6098} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2935} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37949} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U3583} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4301} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1081} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U245} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1058} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U788} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U1063} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U6514} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U4498} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80460} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1853} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4460} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42444} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4414} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U3640} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3060} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4171} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U1942} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2739} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2843} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2889} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1617} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U419} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1379} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U330} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1687} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U6485} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4246} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4388} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2904} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5306} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2430} {OR2X2_LVT}
#@ size_cell {I_PCI_TOP/U2485} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39023} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U684} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U422} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3964} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1397} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40000} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_83120} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U5051} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1844} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4743} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2759} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U797} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1399} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2765} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U4096} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1527} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2189} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1590} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_28966} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4959} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2980} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U836} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4311} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U3131} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1637} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U3655} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4229} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_241_5425} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2069} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2380} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2574} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U758} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8970} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37475} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U853} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4908} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2920} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82766} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2699} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3159} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3414} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38047} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9107} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4125} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82129} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6508} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2735} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82449} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3140} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1723} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1001} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U674} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1096} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8619} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2092} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U3673} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U9062} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2841} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4226} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40538} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2175} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2090} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U4164} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U425} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38736} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37480} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4251} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39623} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39146} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9157} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4140} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6147} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U6547} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6376} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1804} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42266} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U1800} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8735} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3268} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2721} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80408} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42767} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42222} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42209} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3417} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1660} {NAND4X0_LVT}
#@ size_cell {I_PCI_TOP/U3432} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1449} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2540} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1625} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38976} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3179} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83279} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2866} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37612} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1245} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3137} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2039} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U4064} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4485} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7830} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3377} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82352} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4262} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U790} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1277} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3616} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2915} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39207} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3612} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3360} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2730} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38740} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81898} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U2422} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U3750} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38216} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5858} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82829} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2548} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1996} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_42624} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3133} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U184} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3887} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U344} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82497} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U2757} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1686} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1440} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43167} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U878} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5145} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1312} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1696} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3654} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3022} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3863} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42777} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39425} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38193} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82073} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4202} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40551} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2898} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U901} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3550} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41990} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81885} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37892} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9022} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1589} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/U4354} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2062} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3125} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40141} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2772} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80878} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3781} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U2928} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1440} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3691} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4329} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U419} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U994} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3635} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37710} {NAND3X0_LVT}
#@ size_cell {I_PCI_TOP/U3158} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4266} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2767} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2747} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6529} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2683} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39782} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8684} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8816} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U957} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_1/U2839} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42761} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2189} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4272} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2709} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2579} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82106} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U5976} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1700} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7536} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3733} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42316} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1837} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43156} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3787} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U3704} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4195} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U665} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37992} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1324} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40148} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4127} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_47131} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U6961} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82427} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3170} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39461} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1183} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8995} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2963} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40483} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3997} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3198} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U2986} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4073} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U4622} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_105_5277} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1744} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U838} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2988} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5601} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3656} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3664} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4462} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80524} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2569} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6581} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4287} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1278} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1235} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2070} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5213} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3087} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81799} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/U5092} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2462} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82917} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81466} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U334} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82105} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3703} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6535} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1891} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3952} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8440} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82723} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3239} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3341} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U4375} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3516} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4379} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4270} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U2138} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6256} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1222} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3216} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4536} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4135} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3966} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4193} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_358_5406} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2935} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2231} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3382} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42872} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2659} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_5224} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U3568} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U218} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9124} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40145} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2694} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3977} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38083} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42364} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2686} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_77_inst_30023} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U5990} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U2817} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1026} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U801} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80856} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2222} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U1997} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3772} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2014} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80218} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4329} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41992} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42857} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U7066} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82828} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U7233} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3594} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4128} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_545_5427} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U1981} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9148} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1158} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1903} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6329} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_4775} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U329} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4619} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41740} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5672} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38950} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1296} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39905} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40237} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3035} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/U3034} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4115} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4332} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40366} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4452} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1714} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2195} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1961} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37769} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3415} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U3167} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5346} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1959} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2114} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2979} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U3325} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3005} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2249} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82544} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2766} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U7079} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2760} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3669} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3923} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U6932} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80906} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39881} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U6269} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/U4289} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3256} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4119} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6046} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40399} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3168} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U951} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U765} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_1079_5221} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U1212} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3439} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2015} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2068} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4938} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U4682} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81722} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2903} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80986} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2949} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1555} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U3440} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9137} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3065} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3103} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1426} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3749} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3724} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1708} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39019} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1665} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4297} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4595} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81762} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1025} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1054} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3128} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3888} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1196} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3935} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4914} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4684} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1850} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U6843} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43153} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4450} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1655} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42058} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1741} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2005} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4006} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41811} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U798} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1386} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2169} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1814} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81899} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3036} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4383} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2847} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37931} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1808} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_0/U4204} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4197} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1553} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41789} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1369} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4935} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1812} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1703} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39575} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1960} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42210} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1896} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38551} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39733} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6268} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3578} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81861} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40459} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2392} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4819} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39586} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6257} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U984} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1000} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6849} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U664} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3937} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42781} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42269} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4386} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_28990} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2115} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1125} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6527} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81596} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1667} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2722} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3065} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40611} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2727} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4481} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2903} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4074} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4717} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42338} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42775} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1616} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4466} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42738} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38192} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1556} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U6321} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2275} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5801} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82445} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9113} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38178} {NAND3X0_LVT}
#@ size_cell {I_PCI_TOP/U3032} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37774} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38143} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43183} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2142} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4582} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6815} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1357} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4951} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1797} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1409} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38177} {NAND3X0_LVT}
#@ size_cell {I_PCI_TOP/U2317} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3963} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U2385} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82587} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1123} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81688} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2940} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1855} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42295} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2027} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1387} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3449} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3614} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U2772} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3990} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4371} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1027} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5800} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1805} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81787} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3223} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U2715} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4393} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3552} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1259} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2886} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9161} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3193} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3481} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3993} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U886} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81269} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U9162} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3876} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38128} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1746} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39204} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80431} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2960} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2892} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1010} {AND4X1_LVT}
#@ size_cell {I_BLENDER_0/U4120} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37632} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4425} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2381} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4837} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2756} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3722} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4350} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4382} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1304} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3670} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6166} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82082} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2037} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38106} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39206} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4250} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1250} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U996} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4833} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4584} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4153} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82759} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4407} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1030} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U961} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1928} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1122} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39286} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_53_inst_43434} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3554} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4254} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42132} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2916} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U8627} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1367} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38604} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40734} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4390} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U135} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U1033} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4447} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6127} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U436} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82045} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2048} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81673} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1939} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3177} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5192} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4424} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3880} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3199} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42314} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1338} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2833} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6136} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_350_5448} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U1116} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1956} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/U4316} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U242} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_264_inst_6595} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U9106} {NAND2X2_LVT}
#@ size_cell {I_PCI_TOP/U3200} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1606} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3492} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6177} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39156} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2749} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2186} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4695} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1764} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1995} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U1198} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1511} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1028} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6373} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3213} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U862} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U944} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1677} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3275} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39255} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3769} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42998} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38882} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U899} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4455} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2223} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U6106} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1828} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U723} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4537} {NOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U669} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2195} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4289} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U1496} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1643} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U3602} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81226} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3606} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4292} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43119} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2672} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U974} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2864} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1860} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4300} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3105} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U4260} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39583} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82263} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U1818} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3066} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3385} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37713} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5095} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1876} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U7329} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3874} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U2494} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_1/U2956} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5665} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40614} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_37638} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39492} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3003} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3860} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3566} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2770} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5307} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1912} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4112} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U3101} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5987} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1247} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2734} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4293} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1825} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39669} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4806} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1225} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2870} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8841} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/U4946} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40569} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4197} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1871} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5181} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3317} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2001} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39968} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5413} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U670} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5656} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1201} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3631} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80780} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1699} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41693} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5152} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1363} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4404} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3720} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4755} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U605} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3648} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1712} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5131} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3204} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40064} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82827} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2111} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4034} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82566} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4227} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U747} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_262_inst_83146} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U4070} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42330} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U1576} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80772} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3630} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1856} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39022} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3311} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U807} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U2815} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1963} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1059} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42362} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1578} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4754} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5649} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42363} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1405} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U1093} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3677} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4493} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4470} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3227} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1505} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81837} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U989} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4690} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8641} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6000} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1688} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8849} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2069} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_104_inst_83164} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U9080} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3301} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2657} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40627} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82067} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2607} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3304} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5730} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1698} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1742} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2522} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1942} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38627} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80656} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/U8988} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2155} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81402} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1497} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1486} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3770} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42292} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8635} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2770} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39326} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U2649} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4653} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U2244} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4405} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82022} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1571} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5176} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6579} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6762} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3383} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42690} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2061} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8962} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4141} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82794} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2848} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2978} {OR2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81955} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U305} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4072} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2093} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6755} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2922} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4651} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4217} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U590} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5138} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4144} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_894_5336} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U3104} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2003} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4631} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40001} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8991} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42353} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U4484} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3783} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_26_inst_43340} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4417} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42450} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81745} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40036} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82693} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40617} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_37881} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4381} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1562} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4442} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37649} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_76_5163} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37611} {XNOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2084} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1014} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5204} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1197} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1953} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3343} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1614} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3623} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1087} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U3076} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4581} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_43370} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3207} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1750} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2018} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39359} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1974} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U190} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42464} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42689} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6128} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81834} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2895} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1094} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2180} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41863} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1739} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38837} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1382} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4496} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39815} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37740} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1854} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2714} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4508} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37782} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U9141} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4062} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41742} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U5142} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2592} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2188} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40532} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81540} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3621} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2813} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37711} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4529} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3271} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4688} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U6368} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82074} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2110} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1838} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4510} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2708} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4530} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3243} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3697} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3536} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80579} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1743} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6374} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1223_inst_6439} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2640} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_76_inst_43346} {INVX8_LVT}
#@ size_cell {I_PCI_TOP/U4290} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2138} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3404} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3462} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43101} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1408} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6809} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3267} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4308} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42356} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4511} {FADDX2_LVT}
#@ size_cell {I_PCI_TOP/U6378} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5658} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9171} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5657} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82786} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4312} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5282} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37608} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U582} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2399} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4500} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5001} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U9061} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43052} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U3350} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5152} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2115} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4535} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4740} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1880} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U6072} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2791} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1743} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80686} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_37366} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U3543} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2147} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42996} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42745} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43055} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1199} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U4408} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2749} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2846} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81446} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U2649} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3708} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2710} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3947} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42683} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3380} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2132} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3548} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1648} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U4757} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1007} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U8631} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U9118} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43011} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U3610} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U377} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6814} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2326} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3565} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4523} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U988} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39183} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2229} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1547} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5510} {OAI21X1_LVT}
#@ size_cell {I_PCI_TOP/U6898} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3774} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1253} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81835} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40542} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2909} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5095} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5315} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43168} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/U3160} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82436} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4494} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2452} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1342} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U4406} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_320_inst_36885} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U482} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2215} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4595} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4964} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4950} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4682} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U809} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_83302} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U3381} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39287} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2689} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42612} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82585} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2933} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1058} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4424} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82342} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5309} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U762} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U3920} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5178} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U759} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4834} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3076} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U995} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U977} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5219} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1067} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4529} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4725} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81517} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2059} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2119} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4921} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2862} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4864} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5207} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4527} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3567} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80415} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3070} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2163} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U7081} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1124} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4438} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U815} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1251} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2850} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3072} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38975} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_396_5514} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1733} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1586} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4456} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4478} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38366} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3486} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38988} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4534} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2897} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39538} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38223} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38139} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1472} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4597} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2487} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82452} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1162} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2036} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U829} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41567} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1014} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3007} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1791} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U2398} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5073} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U2356} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1118} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5644} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9012} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1452} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37684} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U9044} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39059} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4630} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U9122} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2600} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40220} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3045} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8998} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U7217} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6297} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3028} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2184} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4025} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1214} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2994} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3575} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37784} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2256} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1236} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U871} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3318} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5576} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9112} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9108} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U603} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1563} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80675} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2095} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4508} {OAI21X1_LVT}
#@ size_cell {I_PCI_TOP/U2945} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3088} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5396} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U812} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38380} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38953} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1883} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1746} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4810} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8504} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6994} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3547} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2835} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5668} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2035} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U8803} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41975} {AOI21X1_LVT}
#@ size_cell {I_PCI_TOP/U6899} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3241} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3534} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4476} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3119} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4290} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1967} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2485} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U3197} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U4790} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3357} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3319} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3526} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U6313} {FADDX2_LVT}
#@ size_cell {I_PCI_TOP/U4791} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4495} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5398} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U4449} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5674} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U671} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1061} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40330} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U967} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1976} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3092} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4479} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U3503} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1867} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U299} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40252} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U5254} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3753} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3342} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39405} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5176} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1851} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81199} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9098} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3799} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9030} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2056} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2943} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42893} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1801} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4946} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1831} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80531} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1031} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3386} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3678} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3444} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39433} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4416} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3613} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4203} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4469} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1560} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_286_5500} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3276} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1381} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2060} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4791} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82090} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2125} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1037} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40485} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_37635} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3355} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/U3821} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40692} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38362} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2379} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1318} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/U5164} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37476} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2259} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42887} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U4985} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_217_5229} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4555} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42076} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5345} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42776} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2513} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1421} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1646} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38544} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2429} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39426} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40616} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1393} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U1834} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4295} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82046} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4569} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41586} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43184} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80857} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6931} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U672} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3033} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38179} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4590} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3689} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1499} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30721} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3134} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2111} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3394} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U998} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80448} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U805} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3684} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3281} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5206} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U4792} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1910} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38180} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2764} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U2434} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6900} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1967} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2019} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2730} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81682} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7278} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4617} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3041} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_77_4812} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U4363} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82758} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4804} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4623} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39512} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81981} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82567} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2930} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3705} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3511} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5577} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42241} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42847} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6271} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2855} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39184} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/U4498} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U2399} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82091} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/U819} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42584} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1966} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4472} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5087} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4409} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3524} {AO21X1_LVT}
#@ size_cell {I_PCI_TOP/U5861} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3638} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4009} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U474} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1848} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82780} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39154} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41980} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U182} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_427_inst_6209} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37633} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42332} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3411} {NAND3X0_LVT}
#@ size_cell {I_PCI_TOP/U2170} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5124} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4721} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_37637} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2824} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6513} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_122_inst_80223} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_362_inst_80179} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39434} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81803} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U298} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3864} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1551} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6810} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5598} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3252} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6083} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3829} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6227} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1083} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1034} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39713} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1437} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1128} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5897} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1609} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U2728} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1946} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6992} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3316} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38363} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2087} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2178} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41609} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4413} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7057} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82023} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4881} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3527} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U955} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38365} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5799} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2132} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4571} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U1433} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U4683} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U7080} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2185} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U7513} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38934} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82425} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4915} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7551} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2821} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5312} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40560} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4675} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80903} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3171} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40486} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3528} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43116} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3668} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38889} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2126} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5885} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41765} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1879} {NAND4X1_LVT}
#@ size_cell {I_PCI_TOP/U4793} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1943} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4221} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4822} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2055} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_141_inst_36973} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40400} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42140} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1715} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4297} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82854} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4612} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_26_inst_6489} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42331} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U823} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2329} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4707} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39325} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3478} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U428} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1360} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U795} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1679} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82971} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40337} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2834} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5248} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5142} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5138} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U5555} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3222} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U1899} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1082} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5517} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3100} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U3175} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9027} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1585} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5645} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_266_inst_36890} {DELLN2X2_LVT}
#@ size_cell {I_BLENDER_1/U4023} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5643} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3178} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1998} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3090} {NAND2X4_LVT}
#@ size_cell {I_PCI_TOP/U6901} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1912} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5832} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1003} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1827} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1647} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39866} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1403} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4587} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82614} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5511} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3266} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U589} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38420} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1673} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4906} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U296} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2777} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6787} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3824} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4621} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4527} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/U3120} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42698} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1546} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1277} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5744} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2768} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41582} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1385} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39379} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2913} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42960} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4607} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38828} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42619} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6030} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42621} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5115} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1319} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42618} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5126} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4094} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3037} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4314} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3309} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38091} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81888} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5098} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4361} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3353} {OR2X2_LVT}
#@ size_cell {I_PCI_TOP/U2095} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1483} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3106} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1291} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2141} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1755} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38884} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_79646} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U4618} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1709} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4022} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U4464} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2771} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4605} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1432} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_523_inst_37008} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4907} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U5127} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U3378} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_100_inst_83298} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U5180} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43099} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81788} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1588} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4461} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/U5162} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37609} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3618} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39446} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1070} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U484} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3557} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4610} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_141_5238} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U322} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81789} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41825} {XNOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2871} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81108} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39609} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81516} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_11_inst_80078} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U2878} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40372} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2660} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81187} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U6559} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80700} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3279} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1013} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4593} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82343} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40041} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40105} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41974} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37581} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1849} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5144} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2684} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4970} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1914} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39634} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6241} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1598} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2872} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1820} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6126} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U2930} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5530} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3562} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U5168} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U4736} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4656} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5173} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/U2609} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3427} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3211} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80735} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40702} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1569} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_14_inst_43447} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U593} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2187} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2190} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5022} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43085} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1602} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6316} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U6553} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U545} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5896} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5416} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1968} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40491} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3405} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41991} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4542} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4487} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4613} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U5655} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3675} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38708} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3008} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3367} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2056} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_92_inst_36895} {INVX2_LVT}
#@ size_cell {I_PCI_TOP/U4794} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6822} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2193} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2191} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1685} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5747} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1561} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3155} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4713} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6078} {NAND3X0_LVT}
#@ size_cell {I_PCI_TOP/U6902} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U678} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4456} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U5509} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9018} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6845} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4388} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U9182} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5139} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1423} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4415} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39681} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4612} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41692} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2049} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1397} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38086} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1676} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_1243_inst_80178} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3573} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42452} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2176} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3525} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81200} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6264} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82450} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4580} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U5141} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1320} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3097} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2116} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_6581} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42030} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4551} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1989} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1364} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4305} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5652} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4460} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1815} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5376} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U343} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4720} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5742} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3661} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_763_inst_6535} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81763} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38140} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41579} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41741} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39704} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40166} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5175} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4021} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40558} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_80817} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1888} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U328} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4019} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4649} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5161} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4482} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3052} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81344} {AO21X1_LVT}
#@ size_cell {I_PCI_TOP/U4768} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5181} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4553} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1446} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1932} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5653} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U9037} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4480} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1809} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5031} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4431} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5065} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U574} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1088} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3585} {OR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80858} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3296} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42552} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82787} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_234_5577} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37513} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U1980} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5103} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80532} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81710} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U2762} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1640} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1796} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U572} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1930} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1544} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2989} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3118} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2924} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38092} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1830} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4548} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U4911} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39906} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5125} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2499} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_288_inst_31770} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U4323} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1819} {NAND3X0_LVT}
#@ size_cell {I_PCI_TOP/HFSBUF_383_5739} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U1473} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U473} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4474} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41524} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4856} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_5094} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_469_5964} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U1806} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1927} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6328} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U7075} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4861} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U4481} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5074} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38381} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3718} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3651} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U4798} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1802} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4681} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3403} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4439} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4132} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2085} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1945} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1062} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5345} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U361} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3637} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U6255} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6195} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U2520} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3243} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2891} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42329} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3541} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4022} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4675} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U1380} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U6903} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3069} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_37636} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4541} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1559} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4683} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4551} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U3526} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U75} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4023} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4533} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4461} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4794} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U2775} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_95_5078} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39635} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U488} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3379} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3102} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43423} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40546} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4742} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U446} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40253} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6349} {FADDX2_LVT}
#@ size_cell {I_BLENDER_0/U5602} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U3560} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2139} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U569} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1812} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5673} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U6145} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41995} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U3202} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81804} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2977} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5943} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1926} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4617} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5614} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/U3365} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5021} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5216} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U5798} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_94_inst_43596} {DELLN1X2_LVT}
#@ size_cell {I_BLENDER_0/U4576} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U4555} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3751} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4454} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4696} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43047} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3272} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4811} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5122} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U476} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3410} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4639} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7552} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4850} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U840} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2255} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8719} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1600} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38217} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1029} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38737} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81709} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4615} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3611} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2063} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5549} {NAND2X2_LVT}
#@ size_cell {I_PCI_TOP/U4325} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4782} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1941} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4067} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_4874} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U9144} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5815} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43082} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U1779} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37858} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1424} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_138_inst_33162} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3828} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42333} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3021} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81403} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37767} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81270} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3303} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81836} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4673} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1890} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_182_5158} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82654} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U3259} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6149} {AO22X2_LVT}
#@ size_cell {I_BLENDER_0/U7008} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4475} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5492} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4506} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_19_inst_6554} {INVX2_LVT}
#@ size_cell {I_PCI_TOP/U6907} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37830} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2148} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U588} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39465} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U7179} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3522} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43102} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1029} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42739} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1520} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39581} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_5361} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43166} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_185_4926} {INVX2_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5740} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43049} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5246} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80804} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3291} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1167} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U6131} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41823} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1035} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3326} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5489} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5556} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5718} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2733} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U477} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3238} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40085} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3199} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2869} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4528} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5101} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41658} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40327} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5079} {INVX2_LVT}
#@ size_cell {I_PCI_TOP/U6881} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1283} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3308} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8645} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4676} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42550} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5640} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_41827} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6252} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5572} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6262} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5675} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4680} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U1873} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6038} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_42027} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U5002} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_85_inst_80250} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2058} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39712} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6255} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37750} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_40618} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3289} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4838} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U1840} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2392} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42072} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1073} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42245} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42860} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1977} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42939} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1315} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3379} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U3584} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_546_5675} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U3154} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81690} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U9083} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1678} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4602} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U1445} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1012} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U6356} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80813} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4712} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1593} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6318} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4487} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42848} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4506} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40458} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1893} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2321} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3306} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U5381} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U1778} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3716} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5377} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1041} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5500} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4578} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U6263} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U1249} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U326} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U580} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4546} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2496} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2631} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U854} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42451} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4939} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_180_4931} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37961} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42997} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4718} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5738} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U5728} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38085} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4983} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82274} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42861} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3040} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9143} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4573} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4961} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42022} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U3364} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39329} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5136} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4577} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4706} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81689} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40150} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42244} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1666} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4686} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3580} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4779} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80641} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4982} {FADDX2_LVT}
#@ size_cell {I_PCI_TOP/U6337} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3514} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_38_5143} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4643} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U3282} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6151} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40613} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6030} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2948} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6164} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80416} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41568} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1079} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4663} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U2906} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2658} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5729} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U4818} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2324} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5497} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80971} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U5110} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37756} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3513} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5046} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_155_5241} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U5494} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42307} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U6409} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3563} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_219_5620} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1717} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5436} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4539} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1425} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2194} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1341} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38096} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4530} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8607} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3091} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5523} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U5570} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U854} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_41725} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80676} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5539} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39158} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4453} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4611} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4531} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5522} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/U4093} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1317} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2071} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80658} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5586} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3173} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5487} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3767} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40300} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82736} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U1750} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4613} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3518} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4584} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5025} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U5893} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39711} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1056} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36912} {DELLN2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_42622} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4951} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U4710} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1183} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3261} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6494} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2942} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8677} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1143} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40731} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_97_5459} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4672} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42357} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4665} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1085} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U2016} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5303} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38202} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4499} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U3015} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1816} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3351} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U3200} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82344} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38880} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4671} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U5647} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5997} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6266} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4632} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/U4945} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U566} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3349} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37631} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U862} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4597} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3516} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41525} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40615} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6311} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_5161} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_91_5056} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42708} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42707} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42709} {OR2X2_LVT}
#@ size_cell {I_PCI_TOP/U3725} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38112} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42368} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4565} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5854} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81448} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37624} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43120} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4500} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1911} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1037} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4599} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3213} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3354} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U5282} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5116} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36815} {NBUFFX2_LVT}
#@ size_cell {I_PCI_TOP/U2198} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4700} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6691} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1089} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40200} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3520} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U1470} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5774} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U4542} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5488} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_38_inst_80239} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40471} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2713} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4668} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4948} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4739} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_5402} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5599} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4865} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5117} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38921} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4505} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2895} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3306} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5425} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1221} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3155} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40298} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3892} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1373} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6689} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80688} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U2894} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3347} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5521} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1469} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U4840} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4922} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U1342} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6260} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_80823} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U4684} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41580} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4616} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4793} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4491} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5537} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4970} {NAND3X1_LVT}
#@ size_cell {I_PCI_TOP/U1665} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43164} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3407} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39157} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3269} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1217} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U3249} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4446} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U1058} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43177} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4660} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5556} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83250} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_32_5113} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U8882} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5239} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40547} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3374} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2327} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42073} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4637} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4919} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5594} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4509} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38936} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43100} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1691} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4631} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40086} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5640} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6352} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4661} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42133} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2834} {NAND4X1_LVT}
#@ size_cell {I_BLENDER_1/U1407} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5966} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4734} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4953} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U2197} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3726} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5659} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81800} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3389} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2155} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U951} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4929} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38786} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4855} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5493} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37457} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42778} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4965} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5625} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3267} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3354} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3457} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U6240} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5892} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4928} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5737} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1311} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5044} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5416} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4507} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5721} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5736} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40549} {XNOR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38785} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37757} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3382} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37950} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4646} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40533} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5430} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2568} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6181} {OR2X2_LVT}
#@ size_cell {I_PCI_TOP/U176} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6317} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38408} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5602} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3358} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42908} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3106} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37613} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U7314} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37783} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1365} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5009} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U5935} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5642} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6859} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1780} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42029} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43048} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U3461} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40373} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4552} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37469} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40297} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40301} {XNOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U1089} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40149} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3432} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_72_inst_6265} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42310} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4614} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42411} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3396} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3135} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3343} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39382} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40087} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3408} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4707} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U5174} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39385} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3465} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42243} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6046} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_0/U3410} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5796} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37969} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U5546} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5612} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5498} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6332} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4541} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3431} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42620} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U6858} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U622} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39386} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41993} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3014} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5591} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2498} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38286} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40042} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U6162} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1931} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38628} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1116} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_44_4974} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U5763} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1447} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37610} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U6315} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40477} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3262} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5592} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3279} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5490} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/U3199} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38405} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5881} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3356} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41937} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_0/U3383} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U4774} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6242} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4645} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40732} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U1752} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82426} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5565} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4550} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40726} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5539} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5406} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39383} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3456} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5489} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42242} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U8641} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6144} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U1031} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42410} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1182} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5618} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4677} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5633} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3519} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6229} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U479} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U3056} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5794} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3076} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39550} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5604} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3425} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3198} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5475} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5636} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80972} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42020} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9084} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U4703} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38832} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6267} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6222} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5624} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3350} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38834} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42309} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6210} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U507} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42990} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4966} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5846} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5587} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3376} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U863} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4647} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5817} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5635} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40476} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_0/U5558} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U5722} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5673} {XOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U1808} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6020} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3352} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4621} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43083} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5332} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42023} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82469} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5599} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41865} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5678} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40550} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5670} {NAND3X2_LVT}
#@ size_cell {I_PCI_TOP/U282} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U4618} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3403} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2212} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38412} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6162} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4961} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5597} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5797} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5931} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42864} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U5612} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8734} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5606} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5616} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2830} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U2484} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5676} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2199} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5724} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5541} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U6044} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6102} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4672} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8982} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3474} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6186} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6144} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6164} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1712} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5300} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6312} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5051} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U5728} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39710} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U5674} {OA22X2_LVT}
#@ size_cell {I_BLENDER_0/U3260} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U6108} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38838} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39487} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5111} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5740} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2801} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_50_5362} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U5571} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4699} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42021} {XNOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U508} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2179} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5573} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4853} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42068} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5171} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8470} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/U5853} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1979} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3298} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4661} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5654} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U8755} {AND3X2_LVT}
#@ size_cell {I_BLENDER_1/U5666} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5077} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40653} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_5354} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39250} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37552} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U5627} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U5997} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2178} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8767} {AND3X2_LVT}
#@ size_cell {I_PCI_TOP/U283} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3515} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2941} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U6081} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5476} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6079} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6075} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6073} {XOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U624} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42376} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5212} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40654} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U5879} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1173} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37551} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1824} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U4240} {XOR2X2_LVT}
#@ size_cell {I_PCI_TOP/U6335} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U6244} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3412} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5950} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5904} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3201} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4693} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3047} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5144} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6034} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U3877} {NAND2X4_LVT}
#@ size_cell {I_PCI_TOP/U1397} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5907} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6132} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1877} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3483} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42859} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5981} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U1779} {NOR2X2_LVT}
#@ size_cell {I_PCI_TOP/U2224} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U7018} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U5641} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U6934} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5704} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4639} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1185} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1704} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5593} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36842} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3978} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5672} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U1162} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3437} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4231} {AOI22X2_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_579_5727} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4648} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U194} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U6072} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3355} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_71_4686} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4052} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U501} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U7234} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3263} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4227} {AOI22X2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U123} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U3373} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7341} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3996} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U5159} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3750} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8746} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6015} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5970} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U7402} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4662} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U4230} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6016} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_39391} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U7376} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U29} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3953} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1732} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U5903} {NAND2X1_LVT}
#@ size_cell {I_PCI_TOP/U5155} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5860} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U5598} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U109} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5231} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U6163} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6179} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U31} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5875} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3357} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3726} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3885} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6085} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3490} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5639} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80931} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4274} {AOI22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U101} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5723} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5878} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U102} {AO21X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U115} {AO21X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U124} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U7012} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U7241} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1788} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4691} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3740} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5726} {NAND2X0_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U103} {NOR2X0_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U105} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6080} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4277} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39387} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U5259} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5729} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U6322} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U8759} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3880} {NAND3X0_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U108} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3755} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1777} {NAND2X0_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U98} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3743} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U5727} {INVX0_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U100} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_35_4649} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38538} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_57_inst_6326} {NBUFFX2_LVT}
#@ size_cell {I_CONTEXT_MEM/U41} {NAND4X0_LVT}
#@ size_cell {I_SDRAM_TOP/U202} {OR3X1_LVT}
#@ size_cell {I_CONTEXT_MEM/U46} {NAND4X0_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_76_inst_35781} {NBUFFX4_LVT}
#@ size_cell {I_PCI_TOP/U5729} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_614_5660} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_275_inst_30669} {NBUFFX4_LVT}
#@ size_cell {ZBUF_33_inst_79980} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/U201} {NAND4X0_LVT}
#@ size_cell {I_PCI_TOP/U366} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_433_5193} {INVX4_LVT}
#@ size_cell {ZBUF_22_inst_80012} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79729} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/U24} {AND3X1_LVT}
#@ size_cell {I_SDRAM_TOP/U54} {XOR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/U157} {XOR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_2105} {NBUFFX2_LVT}
#@ size_cell {I_PCI_TOP/U1509} {NOR2X4_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_73_inst_32995} {NBUFFX4_LVT}
#@ size_cell {I_PCI_TOP/U3327} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3908} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2947} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3635} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2769} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2930} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_429_5527} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U2646} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2936} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3693} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2319} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2842} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U3834} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2167} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2310} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3239} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3503} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U191} {NOR2X2_LVT}
#@ size_cell {I_PCI_TOP/U855} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1909} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2563} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2471} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2263} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2554} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3460} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2021} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2837} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2644} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2542} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U1806} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2850} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U737} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2562} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6869} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1599} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6876} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_594_5592} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U4776} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2794} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3599} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U856} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1915} {OAI22X1_LVT}
#@ size_cell {I_PCI_TOP/U3357} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U177} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U841} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U4323} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U738} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2723} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_218_inst_35463} {NBUFFX4_LVT}
#@ size_cell {I_PCI_TOP/U6882} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1923} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2014} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2484} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U2921} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2154} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U2836} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1851} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3204} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U3282} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1719} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3116} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U2607} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3142} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2937} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U840} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2090} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U623} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3154} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U3240} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1776} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1879} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U1247} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_378_5324} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_440_5430} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U2054} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2584} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2225} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1880} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/U2605} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2128} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U675} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U3910} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U6832} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1434} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U4771} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2543} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2949} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2768} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1711} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U1117} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2390} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U178} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1688} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1635} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U1978} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2378} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2216} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U3629} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U3075} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U585} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U546} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U1967} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2722} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1032} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1343} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1748} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U78} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U2166} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U2384} {OA21X1_LVT}
#@ size_cell {I_PCI_TOP/U690} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U665} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U2724} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U1237} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U1543} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1569} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1281} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U138} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3615} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U470} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U6334} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U509} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U562} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U6332} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2608} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U1372} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1090} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1004} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1578} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2570} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U2516} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U469} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U248} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U547} {AOI21X1_LVT}
#@ size_cell {I_PCI_TOP/U4750} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1406} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1187} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U4467} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U5281} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U281} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U942} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U215} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U5234} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1404} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1574} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U1360} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U5231} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6313} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5283} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5260} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U943} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5210} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5108} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6662} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U280} {INVX1_LVT}
#@ size_cell {I_PCI_TOP/U6267} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U6154} {XOR3X1_LVT}
#@ size_cell {I_PCI_TOP/U1184} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6678} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6679} {FADDX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U6699} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U7262} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5753} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U7274} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5728} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6162} {FADDX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2} {OR2X1_LVT}
#@ size_cell {I_PCI_TOP/U395} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5752} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U7174} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U7137} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U396} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5807} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_59_inst_35460} {NBUFFX2_LVT}
#@ size_cell {I_PCI_TOP/U5686} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_344_5258} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_446_5478} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/U18} {NOR2X4_LVT}
#@ size_cell {I_PCI_TOP/U5818} {FADDX1_LVT}
#@ size_cell {I_SDRAM_TOP/U19} {AND2X1_LVT}
#@ size_cell {I_CONTEXT_MEM/U44} {NAND2X0_LVT}
#@ size_cell {I_CONTEXT_MEM/U79} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U5822} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_747_5522} {INVX4_LVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_53_inst_30464} {NBUFFX16_LVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_21_inst_30761} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/U219} {NOR4X1_LVT}
#@ size_cell {I_SDRAM_TOP/U5} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11900} {AO22X2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6752} {OR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12005} {AO22X2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9232} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9713} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_78_2197} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41044} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11957} {AO22X2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8303} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9127} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9287} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_37082} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9182} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40974} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9301} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8764} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10517} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9302} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9614} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8592} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10545} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9799} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73_2418} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5850} {OR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6101} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9126} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9278} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7051} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_95_1670} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40957} {OR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11384} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8556} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_30_inst_43528} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9368} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9356} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_6615} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9375} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7509} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_137_inst_37229} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11368} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8905} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9860} {OR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9090} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41057} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7043} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9346} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11751} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_1941} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_122_inst_37396} {NBUFFX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_47553} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8005} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9358} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8836} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10565} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_185_inst_6295} {NBUFFX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_2185} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9376} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40800} {OR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11324} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11689} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53_2245} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11390} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9164} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_48462} {NBUFFX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7207} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9270} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8722} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7984} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9198} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8546} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9394} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9092} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6978} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6170} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9323} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9195} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9208} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12068} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9436} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8832} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2274} {NBUFFX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41047} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_83_1706} {NBUFFX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9492} {AO22X1_LVT}
#@ size_cell {ZBUF_17_inst_43264} {NBUFFX8_LVT}
#@ size_cell {HFSINV_134_562} {INVX16_LVT}
#@ size_cell {HFSINV_319_561} {INVX16_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109} {XOR2X2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441} {XOR2X2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U57} {HADDX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U58} {HADDX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U54} {HADDX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U51} {HADDX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U52} {HADDX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U56} {HADDX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U53} {HADDX1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82988} {DELLN1X2_LVT}
#@ size_cell {ZBUF_4_inst_43267} {NBUFFX8_LVT}
#@ size_cell {ZBUF_4_inst_83025} {NBUFFX8_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386} {OR2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244} {NBUFFX2_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5293} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U335} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U852} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4854} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U816} {NBUFFX8_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U10} {AND2X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996} {NBUFFX2_LVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629} {NBUFFX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246} {NBUFFX8_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384} {AND2X1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37418} {AND2X1_LVT}
#@ size_cell {occ_int2/U_clk_control_i_1/U17} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243} {INVX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245} {INVX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647} {INVX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646} {INVX8_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626} {INVX4_LVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/copt_h_inst_82984} {NBUFFX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436} {INVX1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647} {INVX2_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655} {INVX4_LVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ropt_h_inst_83414} {NBUFFX2_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.0

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.1

#@ size_cell {I_BLENDER_0/U2754} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38279} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U6408} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40137} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38875} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2695} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5793} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U1614} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_11_37675} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U123} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1193_inst_79510} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U1734} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8706} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39541} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37666} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82907} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82878} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_27080} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40010} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_608_6173} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81233} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U5482} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82199} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1902} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2410} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39241} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82835} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40713} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40519} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8691} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_189_6010} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81234} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_326_6083} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_781_5942} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_220_inst_6580} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82900} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_250_inst_79511} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42981} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81335} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5459} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U84} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U7} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_171_6128} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U18} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82725} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82888} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82956} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39253} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40661} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38340} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8834} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39659} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2211} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2297} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41689} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37743} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81643} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2621} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U6327} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37680} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1177} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42943} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6263} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40543} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82627} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6305} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37883} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8430} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38023} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2690} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U6437} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38902} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38901} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82889} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_286_inst_43215} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42568} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8587} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_313_inst_43217} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_953_5992} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8596} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37578} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80951} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8404} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U2623} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U388} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80867} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38564} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U52} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39236} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6280} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1211} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_83287} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8604} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U3024} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4948} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82657} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81128} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8429} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82791} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_507_inst_79092} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42953} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5021} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42503} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82943} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U796} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U2326} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82744} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80952} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38402} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3025} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U65} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2312} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U6225} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_198_inst_79586} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42547} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82262} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_115_inst_6452} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2588} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8518} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2335} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39903} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3013} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3187} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80836} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_211_inst_29576} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37548} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U8939} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80394} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2570} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42884} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81963} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U5725} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6196} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U5015} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U960} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41879} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U374} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82183} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2967} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82603} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38290} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_505_5710} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U2750} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U56} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_74_5912} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81964} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_5790} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5976} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U8791} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82946} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1354} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81130} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2784} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1205} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_110_inst_37312} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2632} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82674} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82658} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U525} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U499} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U8856} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U585} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39240} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1221} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81238} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6189} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZINV_747_inst_43611} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ZINV_602_inst_43609} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5980} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82282} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6858} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40456} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3313} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42798} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81111} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_2939} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39225} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U509} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_133_inst_43466} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U217} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80872} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80744} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_40501} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/U590} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U587} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_243_5887} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U496} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U623} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81159} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37726} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1289} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U396} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4423} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38316} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82615} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79526} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40621} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82210} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38403} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_437_5814} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U3589} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U6298} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43034} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42627} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U531} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8671} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40360} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4436} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80923} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82388} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U514} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82473} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2147} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3312} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1001} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_154_5696} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_152_6077} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82920} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4364} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U433} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40062} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5692} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U2321} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_25_5828} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U848} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_81753} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2000} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U415} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_249_5918} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39228} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6476} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43607} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8570} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_1/U2617} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37693} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8517} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1388} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1974} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4192} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6619} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40361} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U843} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6490} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82211} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38022} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_622_inst_28789} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U4338} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U537} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6520} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38445} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1958} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U622} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43070} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U6469} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2187_inst_35273} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U2925} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/U539} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_92_inst_80135} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U6194} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39615} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U400} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42697} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_427_5751} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82820} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81144} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U597} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82608} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4983} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41648} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40153} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_230_inst_35276} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U839} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_169_inst_6512} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_388_5917} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U2673} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U214} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_81751} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3873} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2140} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U8654} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3816} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43008} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82174} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40719} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5547} {IBUFFX16_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_1002_5597} {IBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U4981} {OR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43032} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1135} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_36965} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U197} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5929} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38568} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U2725} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38574} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_970_5580} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U6684} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2887} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6364} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38429} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_187_inst_45541} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39000} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4106} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_54_5906} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40585} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82515} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U165} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82139} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80647} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U1490} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40527} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82237} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80430} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5783} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81749} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82456} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6355} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6299} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U4113} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U225} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82389} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5120} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5693} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5371} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9032} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4798} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U244} {NOR2X4_LVT}
#@ size_cell {I_BLENDER_0/U5363} {OR2X4_LVT}
#@ size_cell {I_BLENDER_1/U224} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38131} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82762} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82390} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U2934} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4233} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_375_inst_28950} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40139} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41777} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80439} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8498} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U660} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5464} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_40502} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_36899} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4105} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4873} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U337} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1550} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U9054} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37695} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6590} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3894} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U616} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8638} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81615} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39603} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8665} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U5737} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3493} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U9008} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_725_5613} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6412} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5534} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_82_inst_79381} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43575} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U8421} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3829} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80825} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40497} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40701} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38456} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82026} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2676} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5065} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1358} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_5680} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U732} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1461} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U187} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8567} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U5066} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/U208} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U4813} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1262} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39096} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U230} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6197} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_1/U6447} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4182} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5034} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_941_5573} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_176_inst_79072} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U4323} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U8401} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3764} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4321} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U752} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_726_5464} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/U6987} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81230} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5362} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8569} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39505} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5062} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U4733} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U200} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U5359} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43071} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6443} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U8508} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U6298} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/U6334} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U409} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39406} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1102} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41784} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_481_5567} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U847} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_1272_5598} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U288} {AND2X4_LVT}
#@ size_cell {I_BLENDER_1/U8648} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41573} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_417_5596} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U8721} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1371} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U934} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2144} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6512} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37699} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3804} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43593} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U733} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8415} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39606} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42225} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37462} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/U8795} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_0/U6140} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U8794} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1043} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41891} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8679} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1069} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1726} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81228} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1086} {OR3X2_LVT}
#@ size_cell {I_BLENDER_0/U316} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U3145} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_81_inst_43378} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U260} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3865} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U180} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38201} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_472_5551} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41571} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U3940} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40469} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80633} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6154} {MUX21X1_LVT}
#@ size_cell {I_BLENDER_0/U6249} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_0/U8700} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40335} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81386} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39860} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U811} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42801} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8722} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41971} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38913} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U1100} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U5121} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U6509} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_587_5535} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U1095} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9024} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2020} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42668} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_2933} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42881} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4306} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5310} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U8844} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ZINV_105_inst_80365} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4362} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3789} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_83118} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4223} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3849} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1322} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_201_5550} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3859} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_144_4808} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U8823} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4149} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4264} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U46} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37683} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4228} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/U1127} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U346} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4376} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83090} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41536} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83300} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40625} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37526} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4355} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_46_inst_6268} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_26_inst_83089} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4114} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4099} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40457} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5132} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_380_5639} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U4189} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U8672} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39552} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39761} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6330} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U831} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U6126} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41572} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4426} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82862} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6931} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U106} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4185} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39231} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U5750} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8859} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_37962} {NOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3882} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U892} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8653} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U2823} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4364} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U7304} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37922} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U968} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U105} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1701} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4234} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5259} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5383} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81986} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1727} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43077} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2057} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5251} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1127} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38118} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39959} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41973} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1895} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2769} {AND4X1_LVT}
#@ size_cell {I_BLENDER_1/U1870} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U8639} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41535} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2019} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4384} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6285} {NOR2X4_LVT}
#@ size_cell {I_BLENDER_1/U1730} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39786} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U821} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3641} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1376} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9009} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1659} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2133} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5421} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3634} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U592} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U969} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4386} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38778} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4374} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43073} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8411} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U5115} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1133} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3653} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4373} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4118} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38134} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U1295} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3649} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4372} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1388} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8708} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39115} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3107} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U559} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5291} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42459} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5158} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2181} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1795} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4302} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_42623} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2064} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4567} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41792} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U4437} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4473} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1152} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38891} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37534} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83143} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U1702} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40518} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39302} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37685} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4259} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U2431} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U291} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1836} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1810} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3699} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U924} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4606} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40626} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4463} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82036} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_226_4702} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1618} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40704} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_55_5139} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U2120} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U1884} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8625} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U1885} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3010} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39491} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4488} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1253} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82484} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4265} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4726} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81347} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U8861} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_120_5312} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82068} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38203} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39680} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1364} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3730} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3711} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2964} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2159} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38198} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4353} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1410} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1506} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5551} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5217} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38776} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2076} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4438} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6296} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U5527} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/U4141} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2050} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U475} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1822} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5805} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6280} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5109} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4652} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U1406} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U946} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U945} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U1303} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81681} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1865} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2109} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38890} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80904} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81349} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3970} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4293} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3971} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82468} {AO21X2_LVT}
#@ size_cell {I_BLENDER_1/U1680} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4486} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2075} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2432} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U811} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2130} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5513} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1413} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82070} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1845} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2582} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1153} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1811} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4367} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4667} {NOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1083} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3944} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5419} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2174} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83289} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38605} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5525} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_336_inst_43306} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U1232} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4940} {OAI22X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40409} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1898} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U1651} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1414} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2040} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1650} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81490} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2073} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4538} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5091} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5139} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81346} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5146} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5130} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U1929} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82832} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4577} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6292} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5266} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4467} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3264} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3393} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4636} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3577} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3187} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1864} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2192} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U2158} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U309} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38932} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3650} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_42625} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4572} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82069} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3169} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80457} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1751} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38692} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5057} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U7061} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U4440} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39703} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3278} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1392} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5012} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4670} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4268} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2171} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_224_inst_28804} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/U1897} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_177_inst_30979} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39927} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4677} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81310} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/U3561} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81348} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U9079} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4543} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3706} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3951} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42354} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U410} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39948} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U2078} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2091} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81639} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82040} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4546} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4673} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1411} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39495} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2072} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4579} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_37349} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3633} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81345} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U583} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U3194} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_629_inst_79330} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_1/U2796} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U6778} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2748} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5802} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41721} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81311} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82463} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2157} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1998_inst_79871} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U3522} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5024} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5855} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3544} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2433} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2098} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2837} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3546} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40688} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4995} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4547} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2165} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82470} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3819} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4428} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3562} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4842} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2919} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2113} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3159} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3529} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U9063} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2170} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_66_5050} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U666} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5037} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U4586} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4642} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U1901} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41766} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3533} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5128} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1439} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3160} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5135} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U2034} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2121} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U8918} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3166} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5581} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3520} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9158} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4648} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43089} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4389} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3727} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8688} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U2102} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U9010} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5441} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39413} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3335} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/U5776} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_4915} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38881} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1882} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1322} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4655} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3265} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_4914} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41587} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U5758} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_1/U1025} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U2127} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5575} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U3627} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5792} {OA22X1_LVT}
#@ size_cell {I_BLENDER_0/U4696} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5001} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5261} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2638} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U5113} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_116_5077} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4662} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5179} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38883} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U5901} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U3194} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4712} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82855} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40703} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_104_5451} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3273} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6558} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5887} {XOR3X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5111} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4664} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3221} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U3274} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3202} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42472} {OA22X1_LVT}
#@ size_cell {I_BLENDER_1/U1456} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5590} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40433} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U7007} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5954} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42453} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5431} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/U6793} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38535} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5849} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U1394} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3531} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5437} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U5622} {FADDX1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_55_inst_37356} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4658} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3344} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3625} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_166_4875} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3714} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38094} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4629} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5833} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42725} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5638} {FADDX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42723} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42308} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4694} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U5565} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_72_5280} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U6787} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82453} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5093} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40655} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2750} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5607} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38095} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82451} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U8781} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40370} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3066} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4687} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U5109} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U3290} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4702} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U8842} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40239} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_5532} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5120} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U3336} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_77_inst_80086} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_5247} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U6099} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4701} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1186} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U1206} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6106} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6185} {NAND2X0_LVT}
#@ size_cell {I_CONTEXT_MEM/U37} {AOI22X1_LVT}
#@ size_cell {I_CONTEXT_MEM/U42} {AOI22X1_LVT}
#@ size_cell {I_PCI_TOP/U5277} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/ZBUF_119_inst_32821} {NBUFFX2_LVT}
#@ size_cell {I_PCI_TOP/U2223} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_416_5376} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/U6205} {AND3X1_LVT}
#@ size_cell {I_PCI_TOP/U2938} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2572} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/U1653} {XOR2X1_LVT}
#@ size_cell {I_PCI_TOP/U2254} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U687} {INVX0_LVT}
#@ size_cell {I_PCI_TOP/U949} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U6704} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U2986} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U3342} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11} {NAND2X1_LVT}
#@ size_cell {I_PCI_TOP/U7287} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U5817} {FADDX1_LVT}
#@ size_cell {I_SDRAM_TOP/U63} {AOI21X1_LVT}
#@ size_cell {I_PCI_TOP/U1035} {AND2X1_LVT}
#@ size_cell {I_PCI_TOP/U6939} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9250} {AO22X1_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_564_5327} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_462_5741} {INVX4_LVT}
#@ size_cell {I_PCI_TOP/HFSINV_396_5262} {INVX4_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8649} {AO22X1_LVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9015} {AND2X1_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.1

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.2

#@ size_cell {I_BLENDER_0/U1675} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39849} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39352} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2698} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_871_inst_36781} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U6641} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6291} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6309} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1522} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2386} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2694} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8891} {AND4X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82400} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81500} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/U634} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42005} {AND3X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41875} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80910} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U307} {MUX21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38728} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38534} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43068} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81271} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2634} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_34_inst_79480} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42952} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U2650} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U30} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38533} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2681} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38563} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_79473} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82247} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U2622} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81272} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_120_inst_79867} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38848} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_565_5991} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42432} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8889} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1748} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3564} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38297} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2635} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U141} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1800} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39200} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81273} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80393} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U575} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82261} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1759} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_256_inst_6453} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_212_6162} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38602} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38895} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_863_5911} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U2642} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U7219} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82550} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_74_5958} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U2667} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81240} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U3185} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3610} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81152} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U6731} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5834} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U4911} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_163_inst_36801} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U3606} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_4537} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42920} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41645} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80251} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U4168} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41753} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_214_4514} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42141} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82700} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3623} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_248_inst_29548} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38352} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U3627} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U2458} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4997} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4191} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_445_5901} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5928} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40163} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39320} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41646} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80694} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6414} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38798} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5626} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39472} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82764} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82696} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U365} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3633} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42003} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3577} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82373} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6886} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80674} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82953} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2653} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4986} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5446} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_79365} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_3300} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81307} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U8867} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U9004} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U3787} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U8744} {XNOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U6503} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_301_inst_26968} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U3795} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2041} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42940} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_52_inst_43407} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U1813} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U3670} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U844} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3786} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81254} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40090} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80721} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_528_5502} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_81479} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_75_4611} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/U1077} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/U3766} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U3752} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39257} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_533_5608} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U3897} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39213} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5408} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3714} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3819} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_36871} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_1575_inst_35279} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38756} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81242} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_85_5651} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U748} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U8726} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80333} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U2991} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_86_5704} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39418} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38724} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81439} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4359} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3799} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U6656} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2196} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_81484} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1373} {AND2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40425} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40250} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_193_inst_83318} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_582_5360} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_114_5777} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U3645} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U8632} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2316} {AND3X2_LVT}
#@ size_cell {I_BLENDER_0/U563} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38561} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U915} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40669} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U2516} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/U466} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_194_5641} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83241} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U3608} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U768} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1227} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U536} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U228} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38803} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4233} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39945} {AOI21X2_LVT}
#@ size_cell {I_BLENDER_0/U4156} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39943} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4001} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U427} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U450} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40167} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1301} {AO22X2_LVT}
#@ size_cell {I_BLENDER_1/U1731} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U480} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U668} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82598} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2916} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U335} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U689} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2648} {AOI22X2_LVT}
#@ size_cell {I_BLENDER_0/U2245} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1011} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U464} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39039} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81104} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1140} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/U6622} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83075} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U918} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_40_inst_43385} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41617} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4341} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4993} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39944} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82864} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6666} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37837} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U481} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U315} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_581_inst_79523} {NBUFFX16_LVT}
#@ size_cell {I_BLENDER_0/U3887} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4068} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U415} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1917} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1311} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81948} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U459} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39825} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U3950} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4071} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1249} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U692} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6610} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5470} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1318} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40224} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37506} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1279} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_43160} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U262} {AND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4145} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/U275} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1230} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82350} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82077} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_1/U4822} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1255} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U3911} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U374} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2397} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42297} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U824} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_35493} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40622} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2103} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U897} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2794} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U313} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43158} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_267_4811} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U147} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U1444} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82583} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_233_5370} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U2896} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U1252} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42653} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42876} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_1/U87} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2909} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U477} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U842} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6565} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_67_inst_79082} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U296} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1333} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U395} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2118} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_557_5359} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U270} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40026} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3961} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42060} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U669} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3960} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1485} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4018} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U2783} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2134} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81892} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U455} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4158} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40136} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40135} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U475} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1961} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4624} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1266} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4016} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1294} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4111} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39652} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2785} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U887} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U421} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4157} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37836} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U890} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40492} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3749} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2132} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40323} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U2805} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6675} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82498} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U6575} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U1713} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40397} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1538} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80410} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2931} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40246} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39553} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U1168} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1090} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_479_5340} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40564} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1308} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5280} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5170} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82064} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1256} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2122} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U2028} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81893} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2181} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82808} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2117} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6586} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5157} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U1325} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41909} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5260} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82823} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U5533} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3941} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4910} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2175} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81257} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_110_5346} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5062} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U3907} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40565} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4173} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U6588} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U2897} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3002} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80803} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37993} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U6899} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42298} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U2112} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5554} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U400} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1869} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U1443} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_1005_inst_79748} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U2898} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82837} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U5180} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4470} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5055} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U1269} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4796} {OA22X2_LVT}
#@ size_cell {I_BLENDER_1/U4503} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U4452} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4819} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U5196} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/U1438} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39911} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/U4797} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_156_5008} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5544} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80482} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81953} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5020} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U4954} {OA21X1_LVT}
#@ size_cell {I_BLENDER_1/U2025} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2927} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U441} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5553} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U1908} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_80816} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5066} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U434} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39327} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39054} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U4942} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U5514} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39467} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_1/U3039} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4802} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_177_inst_46943} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/U4949} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U4840} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4691} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5017} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4835} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5538} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5149} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80802} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U6136} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4849} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3427} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U3502} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/U4759} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U4993} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U6135} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/U4674} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39551} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5068} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5131} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U7569} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2330} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U4501} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4941} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2827} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4585} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4815} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U5167} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39058} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4676} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_1/U8729} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/U820} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U7728} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U3345} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U2154} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4825} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39818} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U4705} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3397} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5016} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5058} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U4836} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U5112} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/HFSBUF_431_5640} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U5067} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/U6178} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U3420} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U3421} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U6211} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37468} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43178} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3326} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5012} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_223_inst_79131} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_80089} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42599} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3499} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38489} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4704} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U3183} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3181} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5103} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39498} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42551} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38409} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5823} {AO22X1_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.2

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.3

#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82742} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U1611} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37464} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39350} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U3215} {AO22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42240} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43044} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81965} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42609} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSBUF_439_5871} {NBUFFX8_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81165} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80909} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80973} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_678_inst_45525} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42882} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U2433} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U239} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1883} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U234} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U5001} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_51_inst_79337} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42398} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3697} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40700} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38556} {NAND3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38557} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39939} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1896} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38555} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4794} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39529} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39308} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39479} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U5004} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82846} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U1336} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82190} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U2047} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39397} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82856} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2334} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U633} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U2300} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39188} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U2284} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3705} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U792} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U913} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U2919} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80585} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U515} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U699} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1205} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39638} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U791} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1231} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_880_5475} {INVX16_LVT}
#@ size_cell {I_BLENDER_0/U993} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6339} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U629} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U556} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U693} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U773} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U856} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1004} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38477} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4116} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U3792} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U1343} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82505} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81629} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/U820} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U596} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_258_inst_80137} {INVX8_LVT}
#@ size_cell {I_BLENDER_0/U463} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U6915} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4166} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U788} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1062} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4063} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4452} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U724} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42808} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/U1071} {FADDX1_LVT}
#@ size_cell {I_BLENDER_0/U987} {OA21X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38661} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U836} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U1199} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U644} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42576} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42874} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81255} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U703} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/U1164} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83110} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U3995} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U1162} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31049} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U4047} {AO21X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4640} {IBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/U1206} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81256} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4147} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81732} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_237_5371} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U8788} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40419} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_403_5358} {INVX16_LVT}
#@ size_cell {I_BLENDER_1/U4994} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4140} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81717} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4075} {OR2X2_LVT}
#@ size_cell {I_BLENDER_1/U3851} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5348} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U4194} {AO21X2_LVT}
#@ size_cell {I_BLENDER_0/U246} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U4210} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4126} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U2268} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43157} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U4174} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2001} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U6879} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4192} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37572} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41979} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U875} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4236} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81117} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40427} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U8453} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U3889} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U8869} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U1299} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4146} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4021} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4337} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U7065} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1309} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8620} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81832} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82018} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4007} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U6230} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U5308} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4209} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U328} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U8434} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80915} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40623} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82824} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40708} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40066} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1285} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U2112} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U140} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_36762} {NBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/U4030} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U5193} {NAND2X4_LVT}
#@ size_cell {I_BLENDER_0/U4028} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5232} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U3910} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82734} {OA21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82447} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U142} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80809} {AND4X1_LVT}
#@ size_cell {I_BLENDER_0/U3929} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81586} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U4186} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82768} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U104} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82034} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U4875} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40240} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/U156} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/U4816} {OAI22X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82735} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40709} {INVX4_LVT}
#@ size_cell {I_BLENDER_1/U4495} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43010} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/ZINV_872_inst_37037} {INVX2_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38835} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_1/U5507} {NAND2X4_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.3

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.4

#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38924} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U694} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39088} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39226} {INVX4_LVT}
#@ size_cell {I_BLENDER_0/U4778} {OAI21X2_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_115_5635} {IBUFFX2_LVT}
#@ size_cell {I_BLENDER_0/ZBUF_248_inst_6522} {NBUFFX4_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39028} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82604} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/U4273} {NAND2X1_LVT}
#@ size_cell {I_BLENDER_0/HFSINV_189_5769} {INVX8_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81297} {OR2X2_LVT}
#@ size_cell {I_BLENDER_0/U531} {AND2X4_LVT}
#@ size_cell {I_BLENDER_0/U684} {OA21X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80584} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82606} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38554} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U4124} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/U2517} {OAI21X1_LVT}
#@ size_cell {I_BLENDER_0/U1726} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U6083} {AND2X1_LVT}
#@ size_cell {I_BLENDER_0/U1377} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80552} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/U4283} {NAND3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_80588} {INVX0_LVT}
#@ size_cell {I_BLENDER_0/U1573} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80409} {AND3X1_LVT}
#@ size_cell {I_BLENDER_0/U1098} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U628} {NOR2X0_LVT}
#@ size_cell {I_BLENDER_0/U447} {XOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6961} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81180} {AOI22X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80411} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/U7097} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U1327} {XOR3X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39940} {NAND2X2_LVT}
#@ size_cell {I_BLENDER_0/U1379} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U2924} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U4265} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U819} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39656} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/U7158} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U645} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U1410} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U632} {AO22X1_LVT}
#@ size_cell {I_BLENDER_0/U2922} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U272} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U3862} {AO21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82611} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U6579} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U2913} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U4232} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U4964} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U5026} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81712} {INVX0_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4955} {IBUFFX2_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.4

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.5

#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81631} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_1/U2251} {XNOR2X1_LVT}
#@ size_cell {I_BLENDER_0/U6319} {OR2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81680} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81932} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U8715} {OR2X1_LVT}
#@ size_cell {I_BLENDER_0/U2912} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U611} {NAND2X0_LVT}
#@ size_cell {I_BLENDER_0/U667} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U4276} {INVX1_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.5

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.6

#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80419} {AO22X1_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC0.26158.6

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_lkg_comb_opt.tcl.26158.1

#@ size_cell {I_BLENDER_1/U8954} {OA22X1_HVT}
#@ size_cell {ZBUF_122_inst_79989} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40038} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8652} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80099} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83123} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81991} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1104} {AO21X1_HVT}
#@ size_cell {I_SDRAM_TOP/U168} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/U4674} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81279} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U154} {AND4X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9900} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11913} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4716} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4625} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11911} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2520} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7795} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9872} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10868} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7734} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3508} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9834} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9865} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11883} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8735} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6647} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9788} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7605} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1398} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41474} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7591} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7619} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41470} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2368} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1254} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41436} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9637} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9629} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9654} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9612} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9634} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8544} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8591} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11665} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8530} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41333} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9557} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8463} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10487} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6399} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3708} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10481} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41264} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9487} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5295} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61394_3689} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9497} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10406} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10465} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41281} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9432} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9490} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41260} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2073} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8344} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41199} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6276} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41154} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_744_inst_83361} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41149} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_45430_3745} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3024} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41175} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6181} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7279} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7245} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5155} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7212} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6172} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U836} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10277} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_13740_4240} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8262} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8231} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6171} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5084} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5074} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41036} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9235} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41003} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41015} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5003} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40982} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7078} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U646} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4932} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2803} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10080} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40900} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40862} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40898} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40839} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40892} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5061} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8744} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U2024} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41696} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6488} {AO222X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41581} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_149_inst_83344} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_80157} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5568} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U752} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82904} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5174} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U3896} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81597} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_56_inst_43213} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2782} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_4853} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6700} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4088} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5014} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8234} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U649} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U5716} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4608} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6186} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5858} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1169} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5143} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3337} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37805} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U4890} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U965} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U849} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U653} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_175_5474} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1239} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U881} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U8892} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U1452} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U9180} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5380} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5392} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43134} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_30009} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_4744} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42867} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_369_inst_43225} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41697} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42259} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82035} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_86_5256} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40380} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4705} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U3810} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5989} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6465} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39008} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1458} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8486} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1141} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5218} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U6245} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U651} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6213} {OAI21X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_83295} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80558} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6248} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U1467} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5156} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81209} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40040} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5542} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40686} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6676} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41588} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U6134} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U6236} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1396} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1190} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81447} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U831} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_80820} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_142_5533} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_37030} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4578} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5011} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2259} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5637} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5584} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38937} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U737} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1047} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_399_inst_35287} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U1740} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4464} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U664} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6011} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U725} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_311_5473} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38933} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37502} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U642} {INVX0_HVT}
#@ size_cell {HFSBUF_152_668} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U749} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82437} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40447} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12037} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4959} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U5050} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U4400} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_312_5274} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U3401} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U662} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U782} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U754} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4933} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42380} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U5862} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U1449} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42703} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4380} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43090} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2811} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3665} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5799} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41694} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5984} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5390} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4666} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4845} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4033} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6393} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42894} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U918} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_4742} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U2565} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U3498} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_904_5337} {INVX16_HVT}
#@ size_cell {I_BLENDER_0/U4936} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42103} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_1/U898} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U1060} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U5582} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U644} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38546} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_80072} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37503} {NAND4X0_HVT}
#@ size_cell {ZBUF_2_inst_79987} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4914} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U1009} {NAND2X0_HVT}
#@ size_cell {ZBUF_77_inst_32148} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U1168} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U2264} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1106} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2507} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_41699} {OA21X1_HVT}
#@ size_cell {ZINV_165_inst_80116} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1146} {INVX0_HVT}
#@ size_cell {U226} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9094} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82737} {INVX1_HVT}
#@ size_cell {ZBUF_253_inst_80003} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/U151} {AND4X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_488_inst_35047} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42949} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_1803_inst_31054} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11901} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_2770_4274} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11947} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9873} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1476} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1282} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10866} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_18358_4282} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_43700_4270} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9816} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_388_inst_35515} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7581} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_27450_3842} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_5113_3855} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9630} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11793} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8583} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41412} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8563} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4334} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41365} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41336} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4230} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9489} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8403} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4210} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_21571_3724} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_65360_4401} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_67200_3784} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3169} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17441_4285} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2052} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3109} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8342} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16272_4278} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41061} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11341} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_2089_4273} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7191} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11131} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40874} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1434_4276} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3869} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9029} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12022} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_18888_4281} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6873} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8999} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6870} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8945} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12064} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U436} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7895} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4736} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2663} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U636} {NAND3X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U407} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6826} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U3807} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5385} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U6478} {AO222X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7874} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3031} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1448} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1519} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4130} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43350} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/U8484} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2355} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5348} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_131_4854} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U1418} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42407} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U756} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4300} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4294} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U2045} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_152_5341} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U5010} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U1689} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3287} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6184} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80640} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8889} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U706} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5142} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1391} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6499} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40383} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U1103} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6155} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5051} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5039} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5988} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U4715} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42792} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5173} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U823} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/U2597} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42747} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U1395} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4980} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U1218} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1189} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_71_5273} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U717} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5992} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U2634} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U2313} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40201} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39561} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/U5015} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37806} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5540} {OA21X2_HVT}
#@ size_cell {I_BLENDER_0/U5494} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U1457} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4674} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4715} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U1564} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1372} {AND2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5076} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40381} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5596} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U1442} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4462} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3324} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U832} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U3359} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3396} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4132} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_844_5330} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/U1220} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38619} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_31_inst_83155} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_5047} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6022} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6710} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/U5870} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4486} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4135} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1156} {XOR3X2_HVT}
#@ size_cell {I_PCI_TOP/U3329} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2709} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U3605} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8911} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_4790} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3671} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U827} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5569} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6656} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U3263} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3320} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39007} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U560} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2743} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U2267} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U975} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U506} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U822} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79727} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5126} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U5857} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U940} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5628} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1022} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6646} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_44345} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/U1057} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37507} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U839} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1067} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U858} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U912} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2873} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5003} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5379} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U6717} {AO222X2_HVT}
#@ size_cell {I_BLENDER_0/U1670} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_161_5186} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U6005} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81308} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80557} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U630} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6246} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U615} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6652} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4496} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38200} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5402} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U4843} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38547} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5586} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39077} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4705} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37501} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U917} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82012} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U973} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4711} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U663} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42909} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U460} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1615} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_50_5153} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U2997} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3501} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6547} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_29896} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U1074} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6104} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/U1471} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80934} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37646} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1233} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U639} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1170} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U707} {AND3X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4791} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38410} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U4610} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5873} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1356} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6025} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_41700} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38120} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_38939} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U780} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_4807} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80810} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5068} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42967} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6651} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2263} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8840} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U6301} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_4707} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U3339} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U3764} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4772} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U714} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5064} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2781} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U864} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80913} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38411} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40037} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U158} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38922} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_4724} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U726} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5264} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6008} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4494} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_37053} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5636} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6114} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81990} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41695} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8372} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4126} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10310} {OR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7281} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5156} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5139} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U837} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9309} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11347} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9304} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6186} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4044} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8200} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10279} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10284} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41032} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41017} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41077} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5035} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41033} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11233} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11255} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41030} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40994} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9147} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4926} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7059} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9151} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40959} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7028} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2821} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1740} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10085} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3871} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3851} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10082} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1735} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8020} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10071} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6981} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40886} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6995} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5900} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12124} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40891} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6974} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11019} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7985} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3728} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U474} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7900} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12015} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3709} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1191} {XOR3X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6887} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6886} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2669} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4783} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40785} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12039} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U466} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2665} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6864} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_18519_3693} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U414} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40768} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10900} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U423} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9979} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10977} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5760} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9981} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5768} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7851} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_2_inst_32942} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42834} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_49_inst_80068} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U1050} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U663} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6235} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U388} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81278} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U4465} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6667} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3946} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U720} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4737} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42101} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5990} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6665} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_80818} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U6243} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U568} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3138} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5996} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6649} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6550} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/U5532} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6521} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40685} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5240} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4609} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U1468} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U6696} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U3149} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37754} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U6679} {AO222X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41180} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41159} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7265} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11343} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_1785_inst_27397} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6182} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6173} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8263} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6159} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8228} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8272} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5090} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8207} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4043} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6114} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5086} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9297} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7185} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5004} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5078} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41058} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U753} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41008} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41035} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5031} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11253} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8197} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8129} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11232} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8157} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8164} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3977} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4980} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7093} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40940} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9149} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U650} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9146} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5973} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40917} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4922} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8066} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8010} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2783} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3828} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40843} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10069} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10084} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40861} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40873} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4849} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6906} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37755} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2723} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9026} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40847} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7999} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9023} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11017} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7939} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40792} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7937} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40786} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40769} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8987} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6827} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2666} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7896} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10975} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7875} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_2_inst_32757} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7849} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4960} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5583} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U3945} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U1450} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6681} {AO222X2_HVT}
#@ size_cell {I_BLENDER_0/U5170} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38355} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5069} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40405} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3338} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_781_inst_35286} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81309} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39737} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4589} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6061} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3316} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42746} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6437} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U5526} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37799} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U721} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/U1690} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42553} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U7496} {OA22X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42827} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4434} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5872} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U977} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3658} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U4285} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_159_5437} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U716} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2503} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5723} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U1956} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U6193} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_5239} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1008} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U600} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42826} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U177} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/U1147} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82276} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9916} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1271} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_352_inst_80069} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_182_5350} {INVX1_HVT}
#@ size_cell {U237} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11966} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U9077} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U371} {AO222X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6747} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8801} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3572} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10870} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7775} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3510} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1462} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9859} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8793} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8753} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6643} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8744} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6649} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8740} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8737} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7613} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7606} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9708} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_3_41026} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9711} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7620} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9710} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2370} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8629} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6567} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41453} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9652} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41449} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1285} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7574} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5463} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5432} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1242} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41418} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7280} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41405} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9631} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7512} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8564} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11635} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8578} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6497} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10502} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8512} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10589} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41392} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10588} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9581} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10561} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10592} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41373} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9580} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41319} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41383} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10521} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41398} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9531} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9567} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41362} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41310} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11586} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41308} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7426} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9502} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41304} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2181} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11535} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8496} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6349} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41251} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41287} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9498} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4212} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41214} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5242} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9461} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4124} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41254} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4121} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2074} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41217} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8346} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8380} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8364} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4101} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6257} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7283} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6721} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4913} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U7044} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3165} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4524} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1372} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3774} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U8329} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5564} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3660} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4957} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30446} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4581} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5965} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42025} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37616} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_670_inst_83364} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U3667} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3475} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5107} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U146} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80155} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U972} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U1560} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37787} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_741_5616} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5948} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5704} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/U4575} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4772} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6139} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40333} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42749} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3109} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3019} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_123_inst_35487} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6860} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5928} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3010} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U1020} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/U37} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3128} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8764} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4606} {AO21X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U140} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U3472} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4917} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5493} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4955} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82955} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5850} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5053} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U136} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U6653} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U4343} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_2_inst_6230} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/U3266} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80914} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4870} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3226} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5041} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43054} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8619} {OA221X1_HVT}
#@ size_cell {I_PCI_TOP/U709} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U436} {XOR2X2_HVT}
#@ size_cell {I_PCI_TOP/U5156} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5004} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3107} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3646} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5016} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3394} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U7042} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U124} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U4262} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U152} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38831} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4920} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3258} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3453} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8614} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4252} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6310} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37615} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4628} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8280} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8607} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_162_4725} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4669} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8330} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1383} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/U3223} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42445} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U102} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5005} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4846} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42024} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4454} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_26_inst_43335} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U3143} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U3206} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40255} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4697} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6502} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2824} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5793} {XOR3X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U128} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43336} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43141} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6347} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39056} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U3257} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40728} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5216} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1176} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3167} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U3962} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3200} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3882} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1178} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5643} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40254} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8615} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1344} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38356} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2043} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U3325} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5059} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2809} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37771} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3025} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U4971} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40656} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4576} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2838} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_454_inst_79289} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_117_5404} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U4921} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_204_inst_32823} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U8570} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5890} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38830} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5035} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U5040} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3157} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U2917} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8492} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U141} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_4745} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U137} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U2052} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3388} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U104} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3023} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U6907} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38897} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4987} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U522} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4583} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5036} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35991} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81357} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5998} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82575} {INVX0_HVT}
#@ size_cell {I_CONTEXT_MEM/U133} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U1338} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_70_5281} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40729} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U2958} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_27228} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80156} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1088_5529} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U7676} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U39} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1131} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U8463} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42853} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5006} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5707} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U583} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40028} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_141_inst_79528} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U4193} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4245} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42359} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4993} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5083} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_5414} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5930} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1097} {NAND3X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U149} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U3334} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5974} {MUX21X1_HVT}
#@ size_cell {I_SDRAM_TOP/U216} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2740} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1415} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U196} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_130_4991} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U195} {AO21X1_HVT}
#@ size_cell {I_SDRAM_TOP/U27} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U3369} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42762} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_45601_3529} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/U161} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U9006} {XOR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_22692_3392} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23073_3389} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63928_3586} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_100199_3626} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_99456_3624} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60503_3584} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_32999_3522} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_61294_3585} {NBUFFX4_HVT}
#@ size_cell {I_CONTEXT_MEM/U148} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U2309} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U8307} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7335} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3186} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4670} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37744} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6865} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1124} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6800} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1823} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U9007} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U5460} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U3310} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4879} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4582} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U722} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U7573} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2548} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U2967} {OA21X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_156_inst_80016} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6894} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5535} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U4867} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5619} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U4053} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U3297} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6067} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40510} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U7053} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5827} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4678} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40241} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4516} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4692} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_130_inst_28965} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40514} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2081_3249} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U6973} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7671} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6199} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_130_210} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U705} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4484} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U7418} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6715} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5857} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_268_5199} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U995} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U6204} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_4857} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4565} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_176_5106} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43060} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U4858} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8236} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6774} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3228} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U6700} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_409_3252} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4665} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39344} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3424} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5703} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4787} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6220} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4564} {OAI21X2_HVT}
#@ size_cell {I_PCI_TOP/U1775} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1123} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6974} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5940} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_18_5386} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5781} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U5158} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U7663} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4285} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39208} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_34_inst_6243} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U1117} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5826} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6801} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1734} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U5848} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U7042} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39582} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38667} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U416} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38115} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8606} {OR3X1_HVT}
#@ size_cell {I_PCI_TOP/U3278} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6975} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3131} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5503} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6560} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4786} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_142_3247} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U7150} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5119} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3449} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U5528} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5701} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U112} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/U5620} {XOR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U145} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U7675} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42865} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5052} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3026} {XOR3X2_HVT}
#@ size_cell {I_CONTEXT_MEM/U132} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80517} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3322} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37459} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4493} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U3244} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5911} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U6082} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U8315} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4212} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4659} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U468} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5491} {OAI22X1_HVT}
#@ size_cell {I_PCI_TOP/U608} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_361_inst_43289} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_143_5643} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U3087} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5057} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3814} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3448} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U95} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6427} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39588} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_11_inst_6242} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5378} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5506} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5163} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_32243} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U7134} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3428} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U3109} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U850} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2406} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3359} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37990} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U1175} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4629} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U137} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1345} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1195} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4920} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4797} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5698} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5498} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3470} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1598} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5822} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4786} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4868} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U4978} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_37965} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4738} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U4826} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U4227} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U851} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/U5604} {OA22X2_HVT}
#@ size_cell {I_PCI_TOP/U4032} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37458} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_112_inst_83312} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5925} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39883} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U2506} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8262} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6844} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8750} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/U26} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3005} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_52595_3525} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U6943} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_64821_3581} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U88} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U193} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_63103_3583} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_90806_3649} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_79782_3598} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_80035_3605} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_14381_3510} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_94686_3633} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_18485_3383} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_37327_3552} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_41980_3549} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_676_inst_79722} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20033_3514} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_230_inst_29877} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U84} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_73569_3602} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41826} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_102_209} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U5563} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37478} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8613} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_501_5546} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_818_inst_83355} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U159} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U7240} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U837} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4916} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3138} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U6492} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5653} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8304} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3298} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U3313} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5715} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40548} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3632} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42104} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U3265} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1390} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_406_5426} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U1241} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U4125} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1354_5619} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1036_5438} {INVX16_HVT}
#@ size_cell {I_BLENDER_0/U5019} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5091} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U5009} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42748} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U7935} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1337} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5080} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1346} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U4490} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3538} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80811} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42598} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U1120} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41589} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37603} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U8546} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U7048} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1147} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U857} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5983} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U778} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U5712} {NOR2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U154} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U4817} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42950} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_495_inst_35284} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42794} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6846} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3533} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1446} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U5795} {INVX1_HVT}
#@ size_cell {ZBUF_282_inst_35542} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_39_5331} {INVX1_HVT}
#@ size_cell {ZBUF_140_inst_35421} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82911} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5486} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36958} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_0/U2505} {AND2X1_HVT}
#@ size_cell {ZINV_255_inst_80118} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U8483} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1041} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U2506} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4949} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4852} {NAND2X1_HVT}
#@ size_cell {ZBUF_276_inst_31919} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U1134} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U215} {XOR2X1_HVT}
#@ size_cell {ZBUF_302_inst_31697} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4706} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9817} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80657} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U200} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U7461} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_191015_4327} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_13038_3801} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_36315_4338} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_190908_4325} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_173385_4321} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_75988_4372} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U99} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_167339_3873} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_511_inst_35056} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_172900_4318} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_185594_4290} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_587_inst_35176} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5089} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_33827_4284} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_70856_3772} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_357_inst_35612} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_33948_4283} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_698_inst_83362} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U6543} {FADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_21778_4370} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/U83} {MUX21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_189730_4323} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_80821} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U4963} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1350} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1141} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5759} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80814} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5445} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5018} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5408} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_42026} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5099} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U3111} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U3687} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U6262} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42793} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1300} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U126} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8339} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8387} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5623} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_68198_3771} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9999} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U5991} {XOR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9949} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42465} {XNOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7883} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4492} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5608} {XOR3X2_HVT}
#@ size_cell {I_PCI_TOP/U3431} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2091} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6183} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39562} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U196} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1293} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4457} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38833} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U3905} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U735} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U826} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3162} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2688} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5626} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3288} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U6130} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4132} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U896} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U734} {AOI21X2_HVT}
#@ size_cell {I_BLENDER_1/U601} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43025} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8292} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5625} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8446} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U1353} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U4979} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U852} {AND2X2_HVT}
#@ size_cell {I_BLENDER_1/U1466} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1639} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U610} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4034} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3420} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U1384} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1150} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U1447} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39963} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5219} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5093} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1076} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41698} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5378} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U1402} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6142} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1417} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U3802} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82959} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1986} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U962} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42704} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U1339} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38896} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38421} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42408} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1189} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U4525} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5360} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1416_5446} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/U652} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U966} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43305} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U3293} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U1550} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39211} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42968} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41867} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3783} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39057} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4889} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3080} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4887} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U3496} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1181} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3941} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5354} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_777_5393} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/U157} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U2094} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_16_inst_83258} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U6180} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5516} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6348} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4670} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_80819} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42750} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5811} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2508} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6021} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3262} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1987} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40339} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43024} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3258} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_651_5338} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U3688} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82645} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2433} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4924} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U7114} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39962} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39964} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U882} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4027} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_88_4740} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_196_4806} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U6876} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U830} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42705} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5007} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37959} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U4419} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U3330} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U1166} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5349} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82924} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2771} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_913_5450} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5389} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3287} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8383} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U150} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U1988} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U5711} {FADDX2_HVT}
#@ size_cell {I_BLENDER_1/U3328} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1046} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U16} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U8382} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42358} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5372} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40727} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/U11} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U8392} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37957} {XOR3X2_HVT}
#@ size_cell {I_SDRAM_TOP/U199} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U3227} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_894_inst_29701} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_44734_4426} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/U91} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_129_4767} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U4175} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_359_inst_79851} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U8615} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1066} {AND3X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U125} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U4215} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82932} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1040} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5106} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5483} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2519} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37772} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1165} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8317} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1302} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U1462} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5000} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_80822} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4575} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6104} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U9168} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38422} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4633} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_302_5702} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3260} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5497} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1142} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U353} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40475} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_170_inst_79288} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8352} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_1299_inst_28960} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U1233} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U617} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3280} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5595} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4157} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1777} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1455} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U829} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3135} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8546} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4242} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6140} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/U3282} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5877} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5358} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4141} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1349} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8373} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2273} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3411} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2557} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5098} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U3985} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5084} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6727} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37604} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5059} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2391} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_1244_inst_28961} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5851} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81153} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3628} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_5305} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_986_inst_28962} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U6058} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38490} {OAI22X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38898} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U3409} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5218} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3405} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4706} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4704} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U702} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8346} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3428} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4110} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4123} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U142} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3261} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U7442} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/U5079} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8393} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8471} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37964} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40428} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_4453} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5060} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8216} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8550} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U134} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4598} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_1/U1416} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39055} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U8590} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4635} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/U933} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42795} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2944} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5816} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U7859} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5485} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3630} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3201} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U2497} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5545} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8227} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41868} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_27220} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4633} {NOR3X0_HVT}
#@ size_cell {I_BLENDER_1/U1192} {NOR2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U138} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5891} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5985} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43053} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U754} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5750} {OR3X1_HVT}
#@ size_cell {I_BLENDER_0/U1119} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_87_inst_30704} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U7227} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3292} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U6494} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/U1172} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U1101} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_124_5407} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5644} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5033} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42562} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U5624} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U517} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4671} {OR3X1_HVT}
#@ size_cell {I_BLENDER_1/U1308} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U5085} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80812} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1021} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2645} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4871} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3371} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4644} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4091} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5043} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U130} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3775} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U1128} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U153} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U5070} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U1179} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U8242} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37972} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2846} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42921} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1401} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43188} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41866} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U1464} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6843} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5772} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_558_5466} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1389} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8396} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4780} {OR3X1_HVT}
#@ size_cell {I_BLENDER_0/U8389} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5353} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4792} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1216} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8594} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40340} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_344_inst_27222} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4455} {OAI21X2_HVT}
#@ size_cell {I_BLENDER_1/U8296} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_63_5381} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8381} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39103} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6248} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1507} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40670} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_79709} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U8659} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8583} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5063} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U9178} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83273} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41855} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6293} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U920} {XNOR3X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_43460} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41871} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83236} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U7492} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6013} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82178} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1640} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1644} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U6133} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5814} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6322} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U6091} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81585} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3924} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8550} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U33} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81432} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6402} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40416} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6081} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_35740} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5411} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U8694} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4005} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40520} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6942} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3931} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6511} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8407} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80826} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40305} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U6365} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3590} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82177} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1741} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6122} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U6323} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_27773} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3928} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11456} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6084} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1405} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38430} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6190} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43309} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6174} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U998} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U4098} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8858} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5756} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U999} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U5235} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/U8549} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U403} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1157} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U6057} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5305} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43333} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40566} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5334} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1362} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5813} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8670} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82767} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1234} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37467} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U3776} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5902} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2415} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38265} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U3744} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8874} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39787} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81289} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6011} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5290} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6093} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2072} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4095} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39780} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3927} {AND2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4722} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U8693} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_37019} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5399} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4191} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81288} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6290} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U1462} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36878} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U1530} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6401} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5753} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6127} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8630} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U8626} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5664} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5909} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1459} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37601} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81766} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2890} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8545} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5972} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37527} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43171} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2201} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37971} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/U1224} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1424} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5942} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39280} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1626} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8669} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_43424} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38754} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6141} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U6287} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80402} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43421} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U6150} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4358} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U8459} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U8660} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U6442} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6184} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2542} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5324} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_80192} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U6178} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38215} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U6086} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39117} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U473} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_37058} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/U8657} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37577} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1753} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2167} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6135} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6119} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U5941} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6095} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_79706} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U6130} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_253_4720} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1368} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8528} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37899} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39118} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U2454} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82098} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U8905} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_6450} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5971} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6425} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8406} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38630} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_1/U5861} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5770} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8544} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8924} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U926} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U859} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_25_inst_80221} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_83060} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40602} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40604} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6014} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U6155} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U8868} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36908} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U229} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40682} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U5860} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8658} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8678} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1639} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/U6441} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40304} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6118} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_145_4461} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5319} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2640} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5940} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6113} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82175} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8408} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4562} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5357} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U2804} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1454} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U8661} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U474} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5767} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4178} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1960} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82612} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2301} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39098} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5250} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6206} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5336} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4328} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82640} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4912} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81936} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U988} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5245} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6074} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3812} {OAI22X2_HVT}
#@ size_cell {I_BLENDER_0/U6052} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ZINV_14_inst_83107} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43084} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5326} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5414} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2409} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8477} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5263} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_80103} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38087} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82009} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5257} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U2480} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42077} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6282} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5278} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/U2554} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4044} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U4807} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U2691} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U654} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5751} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30882} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5272} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1378} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36982} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6003} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U249} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81801} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38418} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZINV_7_inst_83108} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2396} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U865} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U8872} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40561} {XNOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U1243} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2575} {OA21X2_HVT}
#@ size_cell {I_BLENDER_0/U3938} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_5100} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8837} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2574} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39760} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4024} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5242} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39305} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U2314} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4850} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U6069} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2008} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40667} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U179} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42097} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1345} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U321} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4841} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4803} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U2405} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2126} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1826} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82902} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42365} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1023} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U4154} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5724} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40185} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5049} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81933} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36975} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82947} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U5231} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3588} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5739} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5303} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6055} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5288} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5176} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U467} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U4045} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U7239} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5807} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U5190} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1579} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40406} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42814} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5296} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36918} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2525} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U375} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39030} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U2128} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5197} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4916} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2377} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U4055} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U3969} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6076} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U467} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U4231} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2108} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5234} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1320} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U8703} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39506} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U6111} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6362} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5011} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1036} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5398} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U485} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/U5220} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40444} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39095} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83065} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6251} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U984} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2572} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2584} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42032} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U199} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5258} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81716} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5249} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U5825} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5233} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5044} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5415} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U8478} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38266} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37849} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5332} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8873} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2546} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5975} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U487} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80361} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U1725} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U407} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1314} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5322} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U2005} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6005} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6571} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5350} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/U6075} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1157} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U6056} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U132} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/U5424} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U402} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5299} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5812} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8860} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U6120} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U1144} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40306} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80785} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/U5273} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82176} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U5236} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U581} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1086} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U379} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4311} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6400} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U484} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82458} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3968} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40426} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U8576} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39540} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2010} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42858} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6079} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38843} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U3746} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36772} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5740} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4073} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U5214} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31921} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/U1733} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5337} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3729} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38268} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_135_5255} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U989} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80383} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3925} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6092} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U3930} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U657} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5200} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40445} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U566} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U2313} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_3307} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U7305} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43019} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2583} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U341} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2661} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80887} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80477} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5009} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5194} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8589} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80854} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U985} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U6213} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83365} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80420} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_80101} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42185} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U5808} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_36894} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_107_4429} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41513} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_87_3894} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41939} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U6525} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8814} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37063} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39992} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1848} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39402} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41618} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39604} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_80151} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39844} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43299} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_55_inst_37311} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39322} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82752} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4401} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U281} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39080} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U8711} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37667} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U356} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39197} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39351} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2677} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_80133} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2684} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39660} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4012} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6212} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38548} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5038} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82128} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_36794} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2455} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_38455} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42886} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U6433} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6258} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U4402} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8817} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39608} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U6575} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43304} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U162} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39004} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U183} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_22_inst_83280} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41940} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_80354} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_203_4507} {INVX16_HVT}
#@ size_cell {I_BLENDER_0/U6270} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4469} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_40500} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_6509} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40022} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39685} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81449} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_36994} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37579} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82815} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U8772} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_18_inst_80077} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5785} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3388} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38449} {AND2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39661} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8780} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U272} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82605} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8779} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43412} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82944} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_80070} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_82609} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80510} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38874} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37672} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6507} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43189} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39871} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8713} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U1216} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8798} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38133} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38058} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81609} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38450} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43026} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81757} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80540} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81169} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41770} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81843} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4878} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8927} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39102} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8630} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81628} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8694} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_343} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81170} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4147} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82601} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38064} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_273_inst_83234} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42648} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42011} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_422_3064} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82602} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81391} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41848} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39776} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8623} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4159} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/U8631} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42649} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39777} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82230} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42759} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_36943} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_54_inst_36944} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42650} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39649} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82076} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40181} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8796} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_30240} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80466} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82126} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8625} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_80200} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80848} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42035} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80427} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39178} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82675} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81304} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U6376} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U6226} {OAI222X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82717} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U8950} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_90_2897} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5045} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80853} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_48_inst_83105} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U8624} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42728} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_82384} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83314} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5037} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8928} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43439} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82340} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U2204} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39038} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39895} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6214} {OAI222X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42197} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6644} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38713} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39324} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_39353} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80689} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_80855} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_98_4437} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_53_inst_83247} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80849} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79525} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82258} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U8949} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38499} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37523} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39321} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6436} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41916} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82007} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41795} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41547} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36900} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4008} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_3895} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37804} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4405} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38338} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39994} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82008} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U41} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80850} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80727} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8698} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80852} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U289} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6572} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_160_4460} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83139} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42830} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81033} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U1268} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_92_inst_83316} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4337} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81512} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6094} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4010} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39348} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U6241} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5984} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8444} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8838} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83114} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_83055} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_38_4684} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2763} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8507} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42403} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41596} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39218} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39697} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42372} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U6231} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U2388} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2593} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3867} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83310} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37763} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U8837} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42057} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40535} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1416} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6261} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37594} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39217} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40601} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80930} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U244} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8443} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82607} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U8852} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8424} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43170} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80933} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82914} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1908} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4500} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38263} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38552} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43041} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5369} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6029} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_2670} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2418} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1406} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6440} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80968} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5027} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38176} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U5973} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6260} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37031} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38553} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81513} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8663} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_37023} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80163} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4035} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8671} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6146} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39647} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_83278} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2891} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42549} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U3688} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37587} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U8783} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8907} {AND2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81198} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37927} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_80235} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_35_inst_36976} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40047} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37576} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40603} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U3219} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U258} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42373} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U2724} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U6370} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79771} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_4825} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U6426} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U7341} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5465} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36937} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37599} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6252} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_92_inst_80342} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U8866} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5216} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U827} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6153} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39279} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39845} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5775} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82015} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39688} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42579} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8452} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/U8712} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_40503} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43640} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4397} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_37673} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U8769} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42715} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41840} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_2898} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39689} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42056} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U7401} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40413} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41522} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U8880} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82816} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U8655} {OAI22X2_HVT}
#@ size_cell {I_BLENDER_0/U6282} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43192} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/U8747} {OR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81610} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6404} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U1429} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_6451} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/U5988} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U8451} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U4138} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42700} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8687} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37668} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82016} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_43190} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39223} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U8861} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82642} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U8789} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5002} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8709} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U8509} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8560} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/U6448} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82763} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U8658} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5774} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U8754} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8450} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8835} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42613} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U8846} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6009} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40355} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82644} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2564} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6380} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U6100} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8513} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42917} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U8708} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_227_2678} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80932} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82806} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81404} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U8739} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U8568} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/U6236} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_10_37674} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_44_inst_80129} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41585} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_4532} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82509} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80929} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6386} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_4505} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_37669} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_49_inst_80244} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40089} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42544} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U850} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81918} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82066} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81405} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U235} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U8848} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4989} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U237} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6074} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43413} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82593} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_80345} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U6008} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37761} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82892} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39683} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6403} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8449} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39981} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42716} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43459} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36970} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82510} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U552} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5243} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38109} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43012} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40152} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38938} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U604} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U766} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U149} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5405} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4497} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80801} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U708} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U937} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_27_5162} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U1065} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8488} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2984} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U1033} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U4544} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5266} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_82897} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1112} {OAI22X2_HVT}
#@ size_cell {I_BLENDER_0/U946} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6981} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81189} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1149} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11978} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U5285} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1273} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U2511} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U2328} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U2515} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11934} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U137} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U393} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4604} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3595} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5677} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9808} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5640} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11801} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8746} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8709} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10787} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8702} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5558} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10729} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9756} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10762} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8640} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2300} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10625} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40993} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5495} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3365} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41463} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9663} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7511} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41407} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41458} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11667} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41437} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2297} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11631} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10566} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8524} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10594} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10541} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10509} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41380} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9565} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8497} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11559} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8430} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6328} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4258} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8423} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10412} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41270} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5220} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5207} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4159} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6277} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11462} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8309} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5172} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7285} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7271} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41117} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9310} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9343} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11348} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4030} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9234} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5072} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9233} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7170} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5037} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7105} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3933} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40967} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10187} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4999} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7091} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9173} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9944} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U444} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6582} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39061} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39882} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41824} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4680} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U893} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_40_4865} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U295} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3917} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5249} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81109} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6018} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42742} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U681} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U1568} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U783} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_1284_inst_43360} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1832} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U728} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82506} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U935} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2247} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2055} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39496} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_103_5228} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U784} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5208} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1006} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39500} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U882} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/U3826} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5043} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5029} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5394} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1366} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5198} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5383} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38460} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38829} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6908} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U5258} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5564} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U976} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5209} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81718} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U793} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/ZINV_576_inst_43219} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U507} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U21} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5382} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U896} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_5347} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U453} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6239} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5390} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5421} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5391} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U6143} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5027} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5559} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U564} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZINV_434_inst_43220} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U1267} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U287} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8515} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U462} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5279} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2899} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2741} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5314} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U871} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83153} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2066} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U620} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4081} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1018} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U976} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82898} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42421} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U9172} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U729} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_392_inst_43292} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39210} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39437} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U795} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U1274} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5878} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39466} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U6023} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82208} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U2894} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_72_inst_27206} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U6261} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5180} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_38942} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U399} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1571} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1015} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U690} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6150} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_43162} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U208} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U661} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U677} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11421} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5171} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1148} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3574} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38059} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42100} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4852} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81711} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1572} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39502} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43416} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5717} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4545} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U571} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U727} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U3756} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5993} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U476} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41981} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U554} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U821} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4984} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82277} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42964} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1017} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U178} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U3836} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1034} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4435} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4680} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9902} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39392} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U353} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11933} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6724} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4617} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9875} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4603} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10871} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7798} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3591} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3574} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5637} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11871} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8745} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8781} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8742} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5570} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10783} {OR2X4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9790} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3488} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1399} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9731} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41213} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7635} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11799} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8698} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8617} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9678} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8606} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41464} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41438} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3390} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3361} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9662} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5450} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1245} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1255} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7522} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41435} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41411} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2298} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2295} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4387} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10593} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10523} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41381} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10590} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9554} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10562} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41301} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9582} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41372} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41332} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7442} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41318} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2187} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U2183} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11588} {OR2X4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41309} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11537} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6353} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4256} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10488} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6336} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4213} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41283} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10408} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7395} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10411} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3170} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41271} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9468} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5235} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7322} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4166} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40937} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9132} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5997} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U1742} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3817} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4_84} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9059} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9017} {OA22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7934} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3773} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12095} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12067} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12072} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6888} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12043} {AO22X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U495} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12006} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4726} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10907} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1451} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38110} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4652} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U2577} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U2058} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U688} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39062} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U418} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43185} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U676} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U5257} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_81611} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4743} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U1005} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U624} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U658} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2884} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5141} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42809} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6285} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37741} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U670} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U306} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2566} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1052} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4954} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U1325} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82275} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1990} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5382} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39328} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1064} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4579} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4761} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U9082} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4434} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2262} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U647} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U5265} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U961} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U309} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42099} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1072} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39884} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2509} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5552} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_81614} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39040} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U1270} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U355} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/U1049} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4082} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_38941} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80916} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U461} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U974} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42085} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39497} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81630} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6026} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6041} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3760} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8490} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4083} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U479} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1051} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1567} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82278} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5374} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82899} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39076} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U1566} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6413} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U877} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5028} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U618} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U1150} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U1235} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_168_inst_80206} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U1430} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U802} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U6125} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81992} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U883} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U3451} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82895} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U1068} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_25_4956} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U653} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U5100} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U8442} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U332} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5228} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U982} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8526} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5256} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5253} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1875} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39763} {AOI21X2_HVT}
#@ size_cell {I_BLENDER_0/U6587} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40407} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_37361} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5212} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41972} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U2886} {OAI22X2_HVT}
#@ size_cell {I_BLENDER_0/U5188} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_133_inst_43287} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_0/U7071} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3926} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U311} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3919} {AO21X2_HVT}
#@ size_cell {I_BLENDER_0/U3861} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6050} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81588} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1842} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4087} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U163} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/U4738} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37850} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38459} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5267} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43014} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5287} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U2959} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U555} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U351} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U1341} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2144} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5977} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U2378} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39031} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1031} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82078} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2652} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U4051} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U2948} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_21_inst_79652} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82843} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5169} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5401} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5804} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U352} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5263} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80587} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4040} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38141} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1259} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U3711} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/U5186} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8441} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_101_4751} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5225} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/U715} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5274} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U799} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U679} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4762} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U444} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5195} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5295} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/U5300} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5268} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U327} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5185} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U794} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83062} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U776} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_43159} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80708} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U739} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_36_inst_83260} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/U4274} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37838} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43013} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42905} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1831} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/U4685} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39950} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1876} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82580} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6062} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U7085} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2706} {OR3X1_HVT}
#@ size_cell {I_BLENDER_0/U5240} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U8524} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U2704} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_43161} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42769} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U2401} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U837} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5054} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42755} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1348} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1984} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5265} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U990} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5329} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82446} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U656} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5254} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4020} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U2136} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40242} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1581} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6916} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U898} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6063} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5316} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U164} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5264} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2504} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U381} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40562} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82431} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U873} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5277} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4090} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6002} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZINV_585_inst_6569} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5411} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8833} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81434} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6960} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U646} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5230} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82746} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U6455} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1300} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5806} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U3908} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2926} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41785} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81531} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6204} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U1156} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_210_4511} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1305} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39657} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U345} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5738} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U4054} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U438} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U312} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U2595} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42460} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5187} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U895} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5269} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4012} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42220} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1693} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U6068} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U1026} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3811} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40668} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82863} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U8863} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_25_inst_83162} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_43344} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4165} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80707} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U965} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1225} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5241} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39306} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42938} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZINV_33_inst_83109} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31442} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3965} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5191} {AND2X4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82866} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U1331} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4760} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4059} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5199} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42815} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5286} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5726} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U4043} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8678} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40238} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42740} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U445} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5210} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5262} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5243} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5189} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1827} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/U3888} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U980} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U777} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U2971} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U2406} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U941} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U8582} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5293} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_37374} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_0/U274} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81825} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9049} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4086} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82795} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3910} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U456} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6791} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5284} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_19_inst_80123} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42059} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5400} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2945} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37605} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U553} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_37029} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U648} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40243} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U483} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U317} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83085} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39389} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81049} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U938} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40154} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4002} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2547} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37989} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40027} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U8491} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38878} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3850} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U304} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5560} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U289} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1258} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5251} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80139} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5132} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U2539} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5270} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81530} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_125_inst_43425} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_164_5355} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2901} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U641} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U678} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5227} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4591} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/U1280} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_186_5456} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3709} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2519} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U910} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6044} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7973} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3979} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U885} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4048} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1019} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3780} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2882} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5735} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39307} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5229} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U6028} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38413} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3912} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5237} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U6742} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/U4003} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3939} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5244} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83169} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80787} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4050} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_190_5198} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1142} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81027} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_8_inst_83286} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_0/U2512} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5648} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3502} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10628} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9688} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7513} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6454} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4329} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5377} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5399} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8498} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11517} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11466} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U4168} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8354} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8306} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9322} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41136} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9353} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9319} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9350} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41013} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9171} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8068} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8041} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7007} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6962} {OR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7952} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U996} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U694} {OAI21X2_HVT}
#@ size_cell {I_BLENDER_0/U4041} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5347} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5396} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U247} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42875} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2900} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_453_inst_37039} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5275} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2885} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81048} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1321} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U872} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U8501} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82747} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3738} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82351} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4011} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U3285} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_80174} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U386} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5566} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U8989} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U2944} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U1238} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2705} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1317} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41613} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U4089} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U2056} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39176} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82915} {AND3X2_HVT}
#@ size_cell {I_BLENDER_0/U437} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39762} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82191} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U780} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U397} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U5238} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42312} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40403} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U6037} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U2400} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U333} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4049} {AO21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8837} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6747} {AO21X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9363} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8206} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9089} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8072} {AO22X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6893} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3872} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40223} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U1275} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U1819} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U310} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4764} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U8577} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U5803} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5030} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2514} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42906} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5023} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5128} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40219} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U329} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U412} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5330} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38931} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5261} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U396} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U502} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5384} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5224} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39045} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82894} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1834} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37472} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U6161} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5179} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40314} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38940} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U800} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5114} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U391} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U623} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_393_inst_80246} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5276} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U643} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40068} {AND2X2_HVT}
#@ size_cell {I_BLENDER_0/U4088} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U324} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6971} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U7087} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82732} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U3886} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1817} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U800} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U779} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1303} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U759} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1835} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U775} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4076} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U869} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U6913} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_735_3255} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U4838} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_65_inst_28923} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U6564} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2240} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42119} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1683} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/U3339} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5715} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1235} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U106} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U6675} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4949} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2540} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6655} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80949} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U6140} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_201_inst_46064} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U5086} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_583_5801} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U2645} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81086} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1679} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5460} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3363} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_381_inst_83094} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6143} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1649} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5513} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U3482} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5834} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5471} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2878} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5670} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1451} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_675_5594} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/U2553} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5488} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6064} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U103} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1462} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U3745} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_6273} {DELLN2X2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_526_5479} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U4654} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_39_6048} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U335} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_687_5730} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U6253} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5668} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42640} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5974} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5712} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U698} {MUX21X2_HVT}
#@ size_cell {I_BLENDER_0/U3081} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3073} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_82_inst_79099} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5648} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U302} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5055} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4686} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5956} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_165_inst_27250} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_1/U5585} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U7027} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_712_5799} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5531} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5545} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_226_4950} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4937} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7053} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_83284} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/U866} {AND4X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35292} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U879} {NAND4X0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_370_5432} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5838} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6191} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U625} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U4815} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5483} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_55_5772} {IBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U933} {NAND4X0_HVT}
#@ size_cell {I_PCI_TOP/U2844} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_416_5728} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U5750} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5166} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5773} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6187} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2964} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42031} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U1464} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U989} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2001} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4531} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6060} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U478} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U6584} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6566} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U86} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3097} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4447} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U891} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6059} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_479_5722} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3173} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_91_1096} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/U134} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_86_1386} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1375} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1255} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_80_949} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1372} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1002} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_946} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_55_774} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_1251} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1082} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U235} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4631} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2022} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U5520} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6917} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4832} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_79_4519} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5822} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1647} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U4634} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40432} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37679} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6200} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5843} {FADDX2_HVT}
#@ size_cell {I_PCI_TOP/U1286} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6533} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1243} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1655} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6515} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U40} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4648} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2604} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4384} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U81} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1242} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42192} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_37_inst_79127} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2635} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7028} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6389} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U233} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6254} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5553} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_36904} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1810_inst_6592} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U5521} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_52_inst_79128} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1061} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3651} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1682_inst_79398} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U570} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5747} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U5095} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1062} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_2613} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U336} {MUX21X2_HVT}
#@ size_cell {I_PCI_TOP/U3104} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U234} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_238_6170} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5461} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2737} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6233} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5438} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_79116} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5473} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4432} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6066} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6582} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5547} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3854} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4445} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6531} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81572} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U666} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U4092} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U6572} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6745} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U888} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3048} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_543_2698} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U5788} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4902} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2980} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5864} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U1065} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_79202} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6028} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_403_5853} {INVX16_HVT}
#@ size_cell {I_BLENDER_1/U6214} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_5254} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_413_6118} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U876} {AND4X1_HVT}
#@ size_cell {I_PARSER/U768} {NAND4X0_HVT}
#@ size_cell {I_PCI_TOP/U2756} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U3340} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1271_6159} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2389} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/U5837} {FADDX2_HVT}
#@ size_cell {I_BLENDER_1/U4444} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_629_5434} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U6657} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5707} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5549} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6030} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5463} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3235} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_767_5738} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U99} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4314} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1007} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2703} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4661} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3210} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U4572} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2376} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5678} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_76_inst_43357} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5884} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2028} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U912} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1172} {AND4X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_555_5735} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5709} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1702} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_827_5800} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_580_5197} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_81476} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1506} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5466} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6148} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3045} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5450} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U125} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U2341} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U5657} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3328} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5683} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_628_5131} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5442} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_6049} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5973} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5583} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4663} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_266_5923} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_40_inst_79147} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5283} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/U519} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3439} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4312} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_113_5926} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_79091} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U367} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5845} {FADDX2_HVT}
#@ size_cell {I_PCI_TOP/U4446} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5586} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5432} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3006} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1680} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5613} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5882} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1438} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U341} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_1/U5577} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4964} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2161} {AND2X1_HVT}
#@ size_cell {I_CLOCKING/U5} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U774} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U870} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_652_6006} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4677} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U2340} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U662} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_34993} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2043} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U3399} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5392} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U123} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U89} {OA21X2_HVT}
#@ size_cell {I_PCI_TOP/U4940} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U368} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_113_5584} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2578} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5485} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5167} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_395_5688} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U2153} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1050} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_68_inst_43327} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_672_6109} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U813} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5839} {FADDX2_HVT}
#@ size_cell {I_BLENDER_1/U4566} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7012} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6149} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U663} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_548_5805} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U4451} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4510} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5847} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3072} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5723} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2583} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5732} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6129} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_79468} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/U4512} {AND2X1_HVT}
#@ size_cell {I_RISC_CORE/ZINV_369_inst_35262} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_48_579} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6674} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4632} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7110} {AND4X1_HVT}
#@ size_cell {I_BLENDER_1/U5631} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4975} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6748} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1068_6166} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/U6918} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_437_inst_79198} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2634} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6249} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3051} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_625_6015} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U6787} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4976} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U723} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4692} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_426_6047} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3193} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3079} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U3167} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U576} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/U4534} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5177} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U524} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4974} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4413} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5201} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3110} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3416} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5295} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_2832} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U2555} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_33_2824} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U5679} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5443} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5607} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_584_5806} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7035} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_447_5266} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U357} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5294} {AO222X1_HVT}
#@ size_cell {I_PCI_TOP/U916} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4859} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5771} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U529} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3146} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5464} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5014} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_496_5666} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2740} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1656} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5081} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_131_inst_79129} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_2946} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_512_6017} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5662} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5448} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5203} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U2487} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81854} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_523_5736} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5691} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_338} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3288} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1893} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6924} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5767} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5748} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U923} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_130_5925} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U4908} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5520} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7168} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/U3147} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2679} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2367} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6248} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7163} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_585_5435} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2771} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4425} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U383} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_431_5526} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_575_5671} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7059} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81707} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5471} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1701} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4515} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5617} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1236} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U479} {AND2X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82987} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_256_inst_43356} {DELLN3X2_HVT}
#@ size_cell {I_BLENDER_1/U5693} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_64_inst_28944} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U3171} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U680} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82591} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2938} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1179} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3443} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6016} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1760} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3510} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1045} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2745} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4625} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1302} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37751} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_308_inst_79520} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3060} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_351_5494} {IBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U5089} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5912} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4046} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U917} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2084} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2729} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4955} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U238} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2881} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U5199} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2299} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1113} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5680} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1301} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3461} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5367} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5587} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_236_5931} {INVX1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U11} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_111_5172} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5667} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U5820} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5484} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4672} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2473} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_209_5885} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2727} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U719} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42639} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3029} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2755} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U166} {OR3X1_HVT}
#@ size_cell {I_PCI_TOP/U1866} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U484} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5828} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2725} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_108_5868} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_89_5059} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5228} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U792} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40371} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2721} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38424} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2466} {NOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6565} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3767} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4478} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83293} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/U5718} {AO21X2_HVT}
#@ size_cell {I_PCI_TOP/U5150} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_43461} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_132_5607} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U940} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U4956} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2444} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5316} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3380} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3062} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2678} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U3759} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3676} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4015} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_49_591} {INVX2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U10} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37730} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_48281} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80994} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5302} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3560} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5799} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U1554} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5287} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6133} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_63_inst_83140} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U694} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U420} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U667} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U4036} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U541} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U165} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U2812} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_5812} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U761} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_95_5606} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U4443} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U599} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3300} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3208} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5353} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U752} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4724} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1893} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6670} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5891} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6167} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U6789} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42096} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_224_5981} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_234_5306} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U7121} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_136_5604} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U2741} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U552} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U5440} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5352} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40392} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_90_5656} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42326} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U746} {MUX21X1_HVT}
#@ size_cell {I_PCI_TOP/U4602} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5784} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U5554} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3480} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5837} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5572} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5713} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6397} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80748} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80586} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U127} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38246} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U1490} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2813} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U4715} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U5211} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3446} {OR2X1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ctmTdsLR_1_37423} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3763} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U1623} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U3111} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3990} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1156} {OA221X1_HVT}
#@ size_cell {I_BLENDER_0/U3331} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_110_4866} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6088} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U312} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U7186} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5206} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82030} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3379} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U345} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_115_inst_30435} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37592} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1274} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4890} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5145} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U1095} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U5569} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5487} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_57_inst_48338} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4858} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_45_inst_35586} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U4544} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U2295} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U4813} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/U6473} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_240_4972} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5521} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5522} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39667} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U7195} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42751} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4538} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_30128} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_23_5027} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U2283} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_67_564} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6150} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4958} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3216} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U7164} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3718} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4537} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_226_5935} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U6656} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_4894} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_73_inst_49039} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1625} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5363} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5379} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2799} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U1756} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U3765} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5782} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4042} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U4434} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40214} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40690} {NAND2X1_HVT}
#@ size_cell {I_CLOCKING/sys_2x_rst_n_testctl} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U87} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U778} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U1605} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3511} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U5441} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_29044} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U199} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2658} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4204} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5875} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40387} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_27255} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/U5117} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3556} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U791} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_866} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U4722} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3823} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_46261} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_127_4994} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_6540} {NBUFFX2_HVT}
#@ size_cell {ZBUF_94_inst_27752} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80642} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U529} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82081} {AND2X1_HVT}
#@ size_cell {ZBUF_43_inst_27627} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_117_inst_27610} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80747} {INVX4_HVT}
#@ size_cell {ZBUF_113_inst_27624} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U244} {NBUFFX32_HVT}
#@ size_cell {U180} {INVX2_HVT}
#@ size_cell {ZBUF_118_inst_27515} {NBUFFX16_HVT}
#@ size_cell {ZBUF_49_inst_27620} {NBUFFX16_HVT}
#@ size_cell {ZBUF_54_inst_27513} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U235} {NBUFFX32_HVT}
#@ size_cell {I_CONTEXT_MEM/U241} {NBUFFX32_HVT}
#@ size_cell {ZBUF_80_inst_27619} {NBUFFX16_HVT}
#@ size_cell {ZBUF_230_inst_27510} {NBUFFX16_HVT}
#@ size_cell {ZBUF_73_inst_27526} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U239} {NBUFFX32_HVT}
#@ size_cell {ZBUF_113_inst_27615} {NBUFFX16_HVT}
#@ size_cell {ZBUF_53_inst_27522} {NBUFFX16_HVT}
#@ size_cell {ZBUF_73_inst_79695} {NBUFFX16_HVT}
#@ size_cell {ZBUF_56_inst_27532} {NBUFFX16_HVT}
#@ size_cell {ZBUF_57_inst_27509} {NBUFFX16_HVT}
#@ size_cell {ZBUF_87_inst_27520} {NBUFFX16_HVT}
#@ size_cell {ZBUF_72_inst_27614} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/U183} {XOR2X1_HVT}
#@ size_cell {ZBUF_269_inst_27508} {NBUFFX16_HVT}
#@ size_cell {ZBUF_47_inst_27518} {NBUFFX16_HVT}
#@ size_cell {ZBUF_54_inst_27528} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_148_4441} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_88_2084} {INVX1_HVT}
#@ size_cell {ZBUF_49_inst_27516} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_78_1121} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1113} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_14_inst_37266} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_174_4489} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1198} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_84_828} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_918} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_818} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/U205} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_865} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1192} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_2727} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1422} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_74_861} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1188} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_1138} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2076} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_84_741} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_76_840} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1144} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U106} {XOR3X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_1337} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_886} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_785} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_51_1189} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_61_1098} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_875} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1174} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_61_1090} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1196} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_765} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_1004} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1340} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1382} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1409} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1291} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1141} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1168} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_19_1274} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_71_1316} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_1281} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_41_1053} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1042} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_93_974} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_891} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_910} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_73_1183} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1244} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_938} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_925} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83171} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_928} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_70_1243} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_26_1408} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_79_1406} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_808} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56_1285} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_81_734} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_48_1083} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U94} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_62_2373} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_779} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_100_907} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2398} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_87_2384} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_1007} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_69_2393} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5630} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U549} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U2767} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2804} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_3143_4023} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2965} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_212_5987} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U739} {MUX21X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_572_5852} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U3222} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U6245} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_124_inst_45570} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U1052} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U175} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2669} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U90} {XNOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3298} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6305} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3188} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3466} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39725} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U2552} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3052} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6294} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2756} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81469} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U91} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4999} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U934} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39243} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5145} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U399} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5021} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U7246} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38349} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5154} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6039} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_4960} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_79_inst_27314} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U2580} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U542} {OA21X2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_45961} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4028} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3957} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5308} {OR2X4_HVT}
#@ size_cell {I_PCI_TOP/U1847} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_371_inst_49661} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U2141} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1855} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_32445} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4833} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U2790} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2883} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_391_inst_29045} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U5512} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5603} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_29041} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_35978} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5444} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5886} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38107} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U6615} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U203} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U5537} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_132_6094} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4476} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5123} {INVX0_HVT}
#@ size_cell {I_CONTEXT_MEM/U2} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38245} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42851} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U264} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4467} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2936} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80598} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2357_inst_36845} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5101} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1681} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5867} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_35500} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_5821} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U483} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_153_5002} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5789} {NOR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U115} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_35509} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4938} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5858} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6730} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_32381} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U1393} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U1768} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U3771} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U242} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U4708} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3170} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_88_5089} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_4999} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U777} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_4935} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U5189} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_223_5317} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5890} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38537} {XOR2X1_HVT}
#@ size_cell {ZINV_745_inst_79999} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40512} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3283} {NAND2X0_HVT}
#@ size_cell {HFSBUF_11_388} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/U2986} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4294} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U120} {OA22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_572_3089} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4329} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79260} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4856} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2263} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_35_2944} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_70_6013} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_328_5373} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U325} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_1039_inst_49267} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_144_inst_79533} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_8_409} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_59_6060} {DELLN2X2_HVT}
#@ size_cell {I_PCI_TOP/U6244} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U32} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_670_inst_79067} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_282_inst_79879} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_411_inst_79465} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_551_inst_79485} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_61_inst_36825} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U1648} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_96_inst_26961} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5729} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39246} {NOR2X2_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_598_inst_32224} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1490_4616} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U1410} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_329_5326} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_30_6063} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82691} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_25_inst_79981} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1048} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U146} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_1134_inst_79063} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U4336} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_903_inst_83341} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_47_6140} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_149_inst_79216} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_114_2618} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_739_inst_6470} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_420} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_79264} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_77_inst_79246} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_491_5673} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5841} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_220_inst_79106} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2098} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_106_5151} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_65_5540} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_247_inst_29550} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_43_inst_79370} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_44287} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_428_5519} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_482_5524} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7343} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_164_inst_6211} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_405} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_305_5150} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_102_inst_83070} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_273_inst_29565} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_199_inst_49060} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1173_3131} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_624_5189} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_310_5257} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_498_5661} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1563} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U1389} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_361_5210} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_53_2773} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_522_5726} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_43580} {DELLN2X2_HVT}
#@ size_cell {I_PCI_TOP/U4332} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_44_6137} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_590_5566} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_404} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U419} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5383} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_145_inst_79144} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_399} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U2647} {NBUFFX32_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_62_inst_80305} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_585_5731} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_382_4495} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_32_5865} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5364} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38187} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_494_5129} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37954} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3161} {NBUFFX32_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_559_5798} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2256} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_199_6046} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_543_5269} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_347_inst_31998} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_2834} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5665} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7353} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83245} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82266} {MUX21X1_HVT}
#@ size_cell {I_PCI_TOP/U4851} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_93_inst_79583} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U204} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_2487_4503} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_506_5664} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_79123} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1220} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_371_5188} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_482_5562} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42702} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38729} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1154} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_106_inst_35660} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_366_5659} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_570_5856} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_6057} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U4717} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35304} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79466} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_27159} {DELLN2X2_HVT}
#@ size_cell {I_PCI_TOP/U2064} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_367_5118} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_151_inst_35467} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_52_inst_79265} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_89_inst_79548} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_397_5191} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_498_5623} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_389} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_518_inst_32220} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_9_inst_27175} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_48_inst_79579} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U401} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39484} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6044} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42006} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_268_inst_29549} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_185_inst_27079} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_70_inst_79491} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_79600} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_169_inst_44232} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2379} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_207_inst_35838} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42327} {NOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1561} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1604} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_641_3080} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_437_5742} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U5873} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U3561} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_216_inst_28765} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_319_5665} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_491_5724} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_166_inst_79740} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U5365} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_83_inst_80161} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U1127} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_79342} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U317} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_94_inst_6524} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_342_inst_79540} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_28954} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_324_5863} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_37_inst_79844} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_91_6027} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_304_inst_79075} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_79585} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_68_2615} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_2551} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_80_inst_79275} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U3615} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1293} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_377_5196} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_661_5271} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U2576} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1854} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2395} {NBUFFX32_HVT}
#@ size_cell {I_PCI_TOP/U1110} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_184_inst_79351} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U415} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1796} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_83_inst_79356} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_408} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U872} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_655_2694} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U2543} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_799_6084} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_298_inst_79228} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_176_inst_29551} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_426_5521} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_98_2950} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_44_inst_79513} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_80_inst_79320} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_218_inst_79165} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U3178} {NOR2X4_HVT}
#@ size_cell {I_PCI_TOP/U1480} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U846} {OR2X1_HVT}
#@ size_cell {I_PARSER/HFSBUF_32_4681} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82692} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U5372} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_349_5481} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_39_inst_79279} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_96_inst_79467} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U1384} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_41877} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5328} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_421} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_434_5854} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_486_inst_28788} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_244_5133} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U5367} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_401} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_1144_inst_79471} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_6460} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_246_inst_79073} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2528_4502} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1023_5899} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1254} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_459_5265} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7348} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_420_5431} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_820_5756} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_225_inst_29559} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_137_inst_79311} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_83257} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_85_2814} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_544_inst_27150} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2612} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1937} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_448_5261} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U560} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_6097} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_128_6050} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_166_inst_79309} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_44_3202} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U88} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_427_5137} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_359_5429} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_523_5192} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_6163} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1266} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_83240} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5848} {HADDX1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_348_5721} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81087} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U2354} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_596_3968} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5232} {HADDX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_158_inst_44319} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_90_3128} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_415} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41680} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2147} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U7355} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_37_inst_79847} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_474_5669} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_83166} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81274} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_79489} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_302_5260} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_51_inst_79172} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_30_inst_79231} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2931} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_53_3926} {INVX1_HVT}
#@ size_cell {U692} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_111_inst_30340} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_286_5292} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_418_5325} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_374_5322} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_438_5259} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1468} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U812} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_424_5375} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_64_inst_27078} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_792_6130} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_50632} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_79345} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_3201} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_28_inst_28846} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_70_5754} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5368} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_154_inst_6521} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2380} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2623} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1831} {INVX4_HVT}
#@ size_cell {ZINV_98_inst_36708} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_6024} {INVX4_HVT}
#@ size_cell {ZBUF_24_inst_31750} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_126_inst_83324} {NBUFFX4_HVT}
#@ size_cell {ZINV_98_inst_36706} {INVX4_HVT}
#@ size_cell {ZBUF_70_inst_30982} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U7378} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_113_inst_80160} {NBUFFX4_HVT}
#@ size_cell {ZBUF_7_inst_79959} {NBUFFX8_HVT}
#@ size_cell {ZBUF_39_inst_30681} {NBUFFX8_HVT}
#@ size_cell {I_PARSER/U39} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_387_inst_79591} {DELLN1X2_HVT}
#@ size_cell {HFSBUF_11_418} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_189_6129} {IBUFFX2_HVT}
#@ size_cell {ZBUF_17_inst_79584} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1523_inst_79505} {NBUFFX8_HVT}
#@ size_cell {HFSBUF_11_414} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_35255} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_332_5525} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4719} {NAND2X0_HVT}
#@ size_cell {HFSBUF_11_411} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_287_inst_79251} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U1955} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4721} {AND2X2_HVT}
#@ size_cell {HFSBUF_11_403} {NBUFFX16_HVT}
#@ size_cell {HFSBUF_11_386} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_95_inst_79843} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_6160} {IBUFFX2_HVT}
#@ size_cell {HFSBUF_11_397} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_225_inst_29554} {NBUFFX4_HVT}
#@ size_cell {HFSBUF_11_395} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_115_inst_35179} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1022_inst_36776} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_251_5753} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U773} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38595} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81543} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_127_inst_36818} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_719_inst_6586} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4774} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_650_6150} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_29547} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U5335} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_170_inst_79605} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_265_inst_35181} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_115_inst_79318} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_391} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U1399} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U702} {NAND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ropt_mt_inst_83410} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_19_inst_79606} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1611} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_493_5663} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1137_4496} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_654_inst_28874} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_522_inst_79358} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_324_5802} {INVX1_HVT}
#@ size_cell {I_PARSER/HFSINV_68_681} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_188_inst_79532} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_60_inst_34935} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_416} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_423_inst_36777} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_110_6004} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_486_5591} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1926} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7334} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_406} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_486_6120} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_5322_inst_79464} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_112_inst_79244} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_455_5263} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_171_inst_45524} {DELLN2X2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5476} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37956} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_76_inst_29544} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_106_inst_31266} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_533_inst_79137} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_428_5564} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_89_6103} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_6069} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U88} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80109} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1447} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_660_6020} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_79582} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_79333} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U429} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_408_5797} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_108_inst_83132} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2754} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79515} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1103_inst_79492} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_377_5658} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_207_5816} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_76_2825} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_178_inst_34967} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2905} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_41_inst_79112} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_156_inst_79498} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1624} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_548_5947} {IBUFFX2_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_584_2699} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79607} {DELLN2X2_HVT}
#@ size_cell {I_BLENDER_1/U848} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_79504} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_254_inst_6423} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5134} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_100_inst_27253} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U5788} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_636_6032} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_204_6161} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U5864} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_127_inst_35461} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_432_5377} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U1871} {OR2X4_HVT}
#@ size_cell {I_PCI_TOP/U307} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U4845} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_79_inst_79308} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5236} {HADDX1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_522_2697} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_419} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_150_inst_28769} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_1251_5862} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_300_5323} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_95_inst_79616} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2420_inst_79368} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_133_inst_35837} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_72_inst_79739} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_393} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U1334} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_486_5590} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_83149} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2665_inst_35657} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_452_5944} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U868} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U7333} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_511_5374} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_93_inst_27092} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_25_6131} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/U4517} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2489} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6303} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2555} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80569} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4945} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5019} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6032} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1553} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2218} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38273} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4996} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5645} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_658_5737} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_35510} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41745} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6624} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2242} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5371} {INVX2_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_602_2693} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U5179} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38600} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U122} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4533} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U124} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6320} {OR3X4_HVT}
#@ size_cell {I_BLENDER_0/U5439} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5905} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3074} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U54} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_437_6064} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2636} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5100} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_625_5803} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U79} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U3215} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6142} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6923} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3650} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4966} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4691} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5971} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5519} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U131} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5442} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3106} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5881} {HADDX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38185} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5483} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U313} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U765} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U7029} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39997} {AND2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41969} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4468} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5491} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5868} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5439} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U4820} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5603} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1241} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6055} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U512} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5951} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U2577} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U4510} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6169} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5529} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6919} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U5861} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U7162} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30393} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3034} {AND2X1_HVT}
#@ size_cell {occ_int2/U_gf_mux_2/U7} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_0/U3220} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3276} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6157} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_574_5997} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5842} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3054} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5671} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_531_3088} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U1682} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6591} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3796} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82690} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_384_inst_79057} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1354} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1128} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U4687} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37968} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42433} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6583} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_281_6145} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4656} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_63_inst_79221} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3105} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_555_3967} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U4963} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81331} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_248_5291} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U6192} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5428} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_6051} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U4422} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2751} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5506} {AND2X2_HVT}
#@ size_cell {I_BLENDER_1/U4727} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1013} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_402_5433} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U677} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1392} {AND4X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_543_5662} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7054} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3182} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6022} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6749} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4942} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2208} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2742} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4445} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1069} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4770} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U129} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U3489} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4530} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5627} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5170} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U6747} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3139} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6750} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81649} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5855} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6537} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6023} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5972} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6532} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4764} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_841_inst_79150} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U2595} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5856} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_19_2549} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38594} {MUX21X2_HVT}
#@ size_cell {I_BLENDER_1/U5571} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_461_6156} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3281} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6836} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6189} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3245} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5880} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3050} {NOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6536} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6014} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4423} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6892} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6141} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6054} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U508} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_314_5523} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1610} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5328} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6015} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80619} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U422} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U4930} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_642_5674} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_622_5672} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_435_6104} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U3274} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U911} {AND4X1_HVT}
#@ size_cell {I_BLENDER_0/U1210} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U1966} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2985} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U408} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2997} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1063} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2491} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5829} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_517_5436} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4585} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_530_5804} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U4831} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5103} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3080} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U7055} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4961} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2488} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U150} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6735} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5513} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3364} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5913} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_80185} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U231} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U5866} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U2534} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40693} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_187_3898} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5629} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6169} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5634} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_372_5135} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_60_5839} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U6864} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U3351} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2933} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5020} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2001_inst_35180} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5190} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1357} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2678} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1170} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_145_3103} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_72_1030} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_21_inst_79536} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_170_4488} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_inst_45929} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_109_842} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2765} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_1054} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82_2762} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_104_inst_79495} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2087} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_44_inst_37267} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_60_2273} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_66_3677} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_103_inst_43536} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_103_2758} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U110} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_1084} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_114_2293} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_131_2757} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_949_inst_79866} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83181} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_116_inst_6622} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_829} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83013} {DELLN2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_2281} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83009} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_37072} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_106_919} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_83007} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_66_2759} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83026} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_83_786} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_135_2078} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_75_790} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_2374} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83012} {DELLN2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U81} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_91_inst_83179} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_29462} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_69_inst_46231} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_83174} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_113_1200} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_115_2085} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_109_2476} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_2766} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_35623} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_133_1006} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_316_inst_35440} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_140_2399} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_129_911} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_96_inst_79560} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_2728} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_80_inst_50600} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_89_1193} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_106_inst_43486} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_120_1341} {INVX1_HVT}
#@ size_cell {I_RISC_CORE/ZINV_27_inst_35253} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_122_1097} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1361} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_341_5136} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_141_3232} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_97_inst_36498} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_63_2763} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_57_62} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_217_4487} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37094} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_58_inst_34698} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_2_inst_35244} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_551_5725} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_885_inst_79159} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/U133} {XNOR2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_400} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_154_inst_28778} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_108_inst_35243} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6131} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_272_5442} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_369_5190} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_670_3970} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5670} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U151} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_173_inst_26947} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_136_6079} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_159_inst_79245} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1419_inst_79506} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_178_5919} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_392} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZINV_32_inst_36985} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_8_inst_80083} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_107_inst_43312} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_79257} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_281_inst_79210} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U192} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U715} {MUX21X1_HVT}
#@ size_cell {I_PCI_TOP/U5354} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_407} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_35439} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_34_412} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U4638} {NOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1875} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2594} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_121_inst_79230} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/U3327} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1267} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U124} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3194} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4989} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39242} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5433} {AND2X4_HVT}
#@ size_cell {I_PCI_TOP/U4662} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_81678} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6590} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5690} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_5932} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U7034} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80783} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1761} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6139} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U776} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5511} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_128_inst_79222} {NBUFFX2_HVT}
#@ size_cell {I_PARSER/U41} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U6716} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2567} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5434} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_6025} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5440} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U671} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4938} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3515} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_189_inst_83285} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5453} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2915} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2219} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U7036} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3315} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4568} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3059} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U3406} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U718} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6673} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43610} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U172} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U986} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U6702} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U544} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U359} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5666} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5621} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36819} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_820_5270} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_22_inst_79093} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_941_6155} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_48_6052} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_199_4216} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37953} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5482} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6077} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3070} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1359} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1358} {AND2X1_HVT}
#@ size_cell {ZINV_890_inst_80001} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80507} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40082} {AO22X1_HVT}
#@ size_cell {HFSBUF_43539_4215} {NBUFFX8_HVT}
#@ size_cell {HFSINV_27324_4583} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4720} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3118} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3378} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37753} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2675} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1461_inst_6593} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_257_inst_83092} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3140} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6939} {MUX21X1_HVT}
#@ size_cell {U699} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U118} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3142} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6956} {MUX21X2_HVT}
#@ size_cell {ZINV_6_inst_6640} {INVX16_HVT}
#@ size_cell {I_BLENDER_0/U2454} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3150} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_48} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/U29} {NOR2X1_HVT}
#@ size_cell {U288} {AND3X1_HVT}
#@ size_cell {ZINV_6_inst_6636} {INVX16_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_46} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_62} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_39} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_118} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_44} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_43_inst_29990} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_38} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_60} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_37} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_114_inst_31774} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_136_inst_30983} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/sram_fixcell_32} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_107_929} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_87_inst_29564} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_28_inst_79731} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_287_4217} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_948} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_172_4524} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_68_904} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/U180} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2287} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_16712_4022} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U581} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3017} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_5105} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1767} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43354} {DELLN2X2_HVT}
#@ size_cell {HFSINV_19296_4591} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/U21} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U5479} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_323_inst_37062} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4828} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3384} {NAND2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_13224_3424} {INVX16_HVT}
#@ size_cell {U448} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_20526_3385} {INVX8_HVT}
#@ size_cell {U454} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_23_179} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_31_inst_35423} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_6208_3343} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_9103_3470} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/U145} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U77} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_10387_3475} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_53708_3521} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U3130} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3502_3504} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_93753_3653} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U5789} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_5120_3471} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U741} {XNOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1557} {NAND3X0_HVT}
#@ size_cell {I_SDRAM_TOP/U71} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_17_4946} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U7194} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2806} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_29820} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2027} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5530} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5173} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6553} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4694} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_81362} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3338} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5783} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U3312} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6063} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1078} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_11_38257} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U600} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U7571} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38028} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3093} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5961} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81575} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U21} {NAND4X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38399} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U3353} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2288} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_172_3962} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U1458} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5687} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5233} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_17_5155} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4605} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1953} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5833_4551} {IBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4639} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3262} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_4_inst_31182} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U3958} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U8611} {AO222X1_HVT}
#@ size_cell {I_BLENDER_0/U3367} {AOI21X2_HVT}
#@ size_cell {I_BLENDER_1/U5994} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U3256} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3976} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39244} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6561} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37508} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5515} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_292_5536} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5550} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/U454} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U2025} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U389} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U3093} {AO22X1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U12} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5757} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5772} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4714} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4210} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U493} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U4573} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U648} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3659} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40312} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_131_inst_79285} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5277} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30072} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3268} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4640} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2795} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_47406} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2663} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4521} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40482} {OR2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_334_inst_6257} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5696} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_352_3931} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2723} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2513} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3390} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5885} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5519} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5088} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3287} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U4784} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_38261} {NAND4X0_HVT}
#@ size_cell {I_PCI_TOP/U2808} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1806_3268} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U4900} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5780} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7398} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_4641} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5469} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81828} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_83_4737} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_91_4759} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_30_inst_79415} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U4628} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2691_3951} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2702_3259} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U5580} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2385_3270} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5458} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38670} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U935} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38694} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5614} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_228_inst_30028} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1796_3914} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_124_5819} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5702} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2629_4588} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3294} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U5327} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_16654_4590} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5866} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_32446} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_29014} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_45_4608} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5602} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U3417} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38282} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39795} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_20057_4593} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2062} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U128} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5696} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U52} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3756} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1265_3945} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3333} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38101} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_891_3954} {INVX4_HVT}
#@ size_cell {I_PARSER/U776} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/HFSINV_1534_2707} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U5629} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_29018} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_535_3942} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U3935} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1126} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U7088} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_88_5809} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_891_3265} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U3033} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U7253} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38397} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5825} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3163} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6064} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4889} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3504} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42334} {XOR2X1_HVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32950} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3132} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5576} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U5056} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U3699} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5928} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U5559} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37546} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4447} {NOR2X4_HVT}
#@ size_cell {I_BLENDER_0/U173} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_4927} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U574} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U6202} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U1441} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_474_3909} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U3447} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U6254} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42378} {IBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U1678} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_358_3293} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/U139} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U3325} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U5740} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3395} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39120} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3264} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U5527} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3307} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U9194} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5106} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U1479} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3477} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5694} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2735} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U4706} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1083_4447} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U3185} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41850} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2991} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2836} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5491} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3223} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37682} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3184} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U5524} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U8608} {AOI222X2_HVT}
#@ size_cell {I_BLENDER_1/U6037} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3001} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3716} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5601} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6306} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3319} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81644} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2260} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U228} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3479} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U578} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2388} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2600} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5705} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_145_4741} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U3213} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3305} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_901_5558} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_23_5045} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2766} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5839} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3884} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U3284} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2641} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3058} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5052} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1108} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3176} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5104} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2779} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5232} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U89} {NAND4X0_HVT}
#@ size_cell {I_PCI_TOP/U4408} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3530} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3995} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U563} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3546} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5142} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38275} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2387} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U348} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42951} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2242} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U255} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U4994} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_457_3023} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4416} {AND2X4_HVT}
#@ size_cell {I_PCI_TOP/U4752} {FADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/U31} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U3812} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6040} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6319} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U6124} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38415} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5246} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U4903} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1308} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40687} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_565_inst_83352} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U4710} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42714} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_277_inst_6239} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U2853} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U43} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U4725} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_8503_4548} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_358_3961} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2807} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5534} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42016} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7100} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2680} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U3230} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4039} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5591} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U1460} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_9363_4549} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1331} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6201} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5094} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39458} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_21_inst_29217} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U4511} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5496} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2146} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U2976} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39995} {AOI21X1_HVT}
#@ size_cell {I_PCI_TOP/U3751} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5084} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5791} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_291_inst_79286} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5041} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U8787} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U3168} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5919} {NOR2X4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7990_4547} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6310} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U2761} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3252} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11382_4554} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4891} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5985} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2294} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5695} {OA22X1_HVT}
#@ size_cell {I_BLENDER_0/U7309} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3113} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39993} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3088} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5820} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U5611} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1056} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5652} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U3332} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U6763} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U730} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5759} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U4826} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U1114} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3085} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2996} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3337} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2661} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5717} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_21_inst_29832} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_71_4831} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U756} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U117} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_10560_4546} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U637} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4415} {NOR2X2_HVT}
#@ size_cell {I_BLENDER_0/U3435} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_50_inst_32453} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3415} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3444} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_47075} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U4681} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2232} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5105} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81485} {OR3X1_HVT}
#@ size_cell {I_BLENDER_0/U3122} {OA21X2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_35611} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3939} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2472} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5707} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5166} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3314} {XOR3X2_HVT}
#@ size_cell {I_PCI_TOP/U2751} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5765} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5543} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5580} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_9249_3988} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/U8605} {AO222X1_HVT}
#@ size_cell {I_PCI_TOP/U4576} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5588} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_6668_4553} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1261} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82910} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81864} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U171} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6115} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39119} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4927_4552} {INVX4_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U12} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5883} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4824} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U5486} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U4285} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3529} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38019} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U4526} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39490} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5082} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5915} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5810} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_4904} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5600} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U371} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5110} {OR2X1_HVT}
#@ size_cell {I_PARSER/U773} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U3480} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1951} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3251} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5683} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U4754} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U4508} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2815} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_49044} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3027} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3449} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U4967} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2274} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5544} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_146_5010} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_89_5236} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U195} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5433} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8680} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39560} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8278} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8413} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4473} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_1/U4733} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_122_5538} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5562} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2606} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5756} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3143} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U7388} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5520} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U7342} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3083} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_2634} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U3320} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U3960} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_203_5830} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4646} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6498} {AND3X2_HVT}
#@ size_cell {I_PCI_TOP/U4990} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3302} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6207} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3348} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U8275} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1765} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_670_3237} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U8276} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38668} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82080} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43130} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U5107} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_1/U4829} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U6509} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_57_207} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U3124} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U2731} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40651} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U25} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U1121} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_98208_3629} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U23} {OA21X2_HVT}
#@ size_cell {I_BLENDER_1/U4851} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U166} {XOR3X1_HVT}
#@ size_cell {U273} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_91504_3648} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_382_inst_44623} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_765_3502} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_2124_3501} {NBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88454_3652} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_70074_3639} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_92735_3659} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39116} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_17032_3371} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U4837} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1497_3503} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_54234_3532} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_72803_3587} {INVX8_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_45616_3541} {INVX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_363_inst_45205} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_503_3286} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U5544} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3998} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/U3069} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_20403_4592} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U3456} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_585_3958} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_179_4794} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_324_inst_83354} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_43056} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3003} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5535} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4784} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4641} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1704} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_2790_3248} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U3337} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_3016_3273} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5561} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3370} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_958_5618} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4613} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5542} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_103_3024} {NBUFFX4_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_904_inst_29424} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_17536_4586} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5502} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U635} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U5654} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U5420} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81966} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_581} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5185} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3332} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U6327} {FADDX1_HVT}
#@ size_cell {I_CONTEXT_MEM/U131} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/U3079} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2079} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U1514} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1175_3288} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5995} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U5963} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3289} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U107} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1629} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40039} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2821} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4540} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U5528} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U4084} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8271} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8450} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38868} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5601} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3238} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U247} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U489} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4758} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U5687} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_1750_inst_35432} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U3336} {XOR3X2_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U6972} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7310} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2308} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U7139} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_83358} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4805} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3203} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U7457} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3041} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U3273} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3488} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39837} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U3929} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2804} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U7490} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3662} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U160} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_1/U7868} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7505} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1769} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5762} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3376} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3808} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_37934} {MUX21X1_HVT}
#@ size_cell {I_PCI_TOP/U846} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31035} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U4787} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4453} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U5924} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U7038} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_96_inst_28964} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U7273} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7343} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U8260} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U608} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4773} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U3360} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5710} {AO21X2_HVT}
#@ size_cell {I_PCI_TOP/U1622} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1454} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/U3058} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/HFSBUF_23_214} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U7497} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3001} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U8305} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5826} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U7576} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U8461} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5809} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3457} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2050} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36964} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U7212} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1374} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U8269} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6967} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4628} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4502} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U8272} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_30035} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5870} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U7234} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_38_4900} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U3067} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_30033} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3158} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_0/U5008} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U3440} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5703} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8473} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U7143} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_75_5937} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U4093} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4451} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U250} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_116_inst_49035} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3470} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U5611} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U6669} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5824} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5637} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42377} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/U6043} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U2300} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U3468} {OA22X1_HVT}
#@ size_cell {I_PCI_TOP/U2464} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5714} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2857} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5687} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4438} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_32546} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5030} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_232_4813} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_244_inst_37061} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U3964} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3831} {XOR3X2_HVT}
#@ size_cell {I_PCI_TOP/U1505} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3666} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/U44} {OA221X2_HVT}
#@ size_cell {I_CONTEXT_MEM/U144} {AO22X2_HVT}
#@ size_cell {I_CONTEXT_MEM/U143} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U5886} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_72_inst_83046} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U7183} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5039} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U466} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5087} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38540} {XNOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4547} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5138} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U6792} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1774_4587} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43050} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42691} {AO22X2_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_2_inst_79830} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_81480} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_21537_4594} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38274} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5996} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3206} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U6219} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_5388} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37780} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U135} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U2546} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_295_inst_27215} {NBUFFX16_HVT}
#@ size_cell {I_PCI_TOP/U2323} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U5150} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1888} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4542} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U5759} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U6038} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U835} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U5212} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1460} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39838} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2796} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3207} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81856} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5351} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5493} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_35139} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U4638} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U4320} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6164} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2688_3271} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U2992} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38269} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U8610} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U127} {AO22X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_628_3908} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U4050} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_4832} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_274_3261} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U731} {AOI21X1_HVT}
#@ size_cell {I_PCI_TOP/U4275} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1834_3953} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/U4281} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81474} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3680} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38858} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U151} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/U5766} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U6372} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2819} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_570_3262} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3231} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5558} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U3375} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2749} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4785} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_434_3263} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U840} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4200} {NAND3X0_HVT}
#@ size_cell {I_CONTEXT_MEM/U147} {AO22X2_HVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_289_inst_80018} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U843} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_0/U3196} {OAI21X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U123} {AO22X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_115_5813} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U3002} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5832} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U2799} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2758} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80564} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38669} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U3280} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U859} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U8743} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_9262_3976} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U3309} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5292} {HADDX2_HVT}
#@ size_cell {I_PCI_TOP/U5098} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40478} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1338_3267} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5917} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11966_3977} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U6941} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39186} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5618} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1691_3292} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U1340} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U7021} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5689} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_3988_4556} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3206} {XOR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4893} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U7187} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2862} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2492_3246} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U3361} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1575_3309} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2314_3285} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U638} {OAI21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_683_3287} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81483} {OR3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4924} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1401} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2941_3272} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U4986} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4186} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3522} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_223_inst_29598} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_15604_4589} {INVX4_HVT}
#@ size_cell {I_RISC_CORE/ZINV_6_inst_32574} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3487} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1426_3956} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U3138} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40080} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_620_3930} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_164_3269} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5015} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5450} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U544} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2969} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_84_5071} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5626} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_5545} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U7217} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1195} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1643} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U607} {NAND2X4_HVT}
#@ size_cell {I_BLENDER_1/U4626} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2810} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2092_3952} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7390} {NAND2X2_HVT}
#@ size_cell {I_BLENDER_0/U1055} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4827} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_39501} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3152} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5947} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3362} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1489} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_144_inst_79872} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U4574} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2069} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_49047} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3311} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1540_3964} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U6603} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5205} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U1403} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U2802} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U3000} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1371_3291} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_6587_4561} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U6070} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U58} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3467} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_113_inst_79287} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1215_inst_30139} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U257} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_15_81368} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_964_3290} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7068} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1689_3947} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U413} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_803_3264} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U1461} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3689} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39840} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39507} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5847} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80446} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U344} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6864} {FADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/U35} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2547} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1051_3266} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U3141} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4708} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3371} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U7181} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3242} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_353_inst_83356} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6632} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4819} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6042} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3501} {XOR3X2_HVT}
#@ size_cell {I_BLENDER_1/U62} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1576_3963} {IBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U6238} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4030} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4829} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39104} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U767} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4047} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U6196} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2747} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U6705} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U729} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_260_5470} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7032} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_231_5294} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38251} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U4575} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3593} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2619} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U1457} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U925} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5475} {OAI22X1_HVT}
#@ size_cell {I_BLENDER_0/U3760} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_92_5715} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_240_inst_79629} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5438} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U3149} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/U33} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2705} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U2664} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40382} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3303} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5573} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_940_2590} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U1085} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_1976_inst_30711} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_1/U5286} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U696} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U435} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3645} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3400} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_186_5453} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U4439} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U2413} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U1720} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_0/U5692} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4918} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U2989} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U4569} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5793} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/U5914} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6152} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6172} {AOI21X1_HVT}
#@ size_cell {I_PCI_TOP/U2835} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U4817} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1852} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U338} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U9017} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5952} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U7008} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_69_5878} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5694} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4685} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U1286} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80815} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U6855} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_30703} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U1338} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_47_5364} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6803} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39530} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38733} {NOR2X0_HVT}
#@ size_cell {ZBUF_414_inst_29078} {NBUFFX8_HVT}
#@ size_cell {HFSBUF_26800_4597} {NBUFFX8_HVT}
#@ size_cell {ZBUF_200_inst_35756} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U5454} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42941} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42191} {NAND2X0_HVT}
#@ size_cell {HFSINV_15628_4575} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/U3217} {AND2X1_HVT}
#@ size_cell {HFSINV_3962_3998} {INVX4_HVT}
#@ size_cell {U451} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U6818} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3292} {AND2X1_HVT}
#@ size_cell {HFSINV_27420_4567} {INVX16_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_46271} {NBUFFX2_HVT}
#@ size_cell {HFSBUF_14218_4083} {NBUFFX2_HVT}
#@ size_cell {U421} {AOI22X2_HVT}
#@ size_cell {U445} {AO22X1_HVT}
#@ size_cell {HFSINV_2937_3997} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/U29} {AND2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_56238_3565} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_1381_inst_44356} {NBUFFX16_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_184_3461} {NBUFFX16_HVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_62_inst_27302} {NBUFFX8_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_19_inst_27606} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U2180} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_11_inst_35057} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U117} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38973} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3587} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5619} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3098} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3706} {NAND2X4_HVT}
#@ size_cell {I_PCI_TOP/U6237} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1607} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1612} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42466} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_167_5609} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81858} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1079} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2809} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5202} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U3296} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U127} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2551} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U770} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U7244} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2968_3295} {INVX8_HVT}
#@ size_cell {I_PCI_TOP/U5524} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3028} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5843} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4734} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1990} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80782} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3673} {AOI22X1_HVT}
#@ size_cell {I_BLENDER_1/U5869} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5681} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5222} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U1809} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18459_4004} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40079} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6051} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6138} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U222} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3144} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5617} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5824} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U4736} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2780} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5480} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3063} {AOI21X1_HVT}
#@ size_cell {I_PCI_TOP/U5643} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_38258} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2803} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5032} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U267} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_228_5632} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6058} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2626} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U6692} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82724} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U918} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_156_5469} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5049} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5698} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3703} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4888} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_21523_4577} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U7116} {FADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/U30} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U3393} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U4058} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_61_4983} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40286} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4918} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5791} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31304} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4988} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6217} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5650} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U5664} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81815} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3453} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1952} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31295} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U3011} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U4814} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2446} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U2140} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3330} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U634} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U2346} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2325} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U541} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_66_5452} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81112} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6076} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1673} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42569} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4518} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40344} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5910} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U3351} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U7198} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U438} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5835} {AND2X1_HVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2364} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4181} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4513} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4730} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U4286} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U3419} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5702} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42399} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U255} {OR3X1_HVT}
#@ size_cell {I_PCI_TOP/U1954} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3381} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_132_4827} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5770} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_81366} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_1549_4462} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_1265_2662} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/U4830} {NOR2X4_HVT}
#@ size_cell {I_BLENDER_0/U5903} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U3141} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_4860} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U4655} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2774} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80568} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/U3254} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U2402} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4433} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80610} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_161_5683} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U5530} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U631} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5887} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4041} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2737_inst_36846} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U7044} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40230} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41936} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_81_5288} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3474} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5738} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1502} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5769} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38869} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1500} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1318} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5862} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5676} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37606} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U3527} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U522} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5223} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3870} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_173_5318} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U1125} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81166} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5504} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_6043} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5532} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U1718} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4739} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4699} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80542} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2840} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_79_2553} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U1510} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_70_5167} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U5775} {AO21X2_HVT}
#@ size_cell {I_PCI_TOP/U4718} {NOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2411} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5714} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1200} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U300} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5416} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4471} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3143} {AO21X2_HVT}
#@ size_cell {I_PCI_TOP/U6012} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5700} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U3617} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3398} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U64} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U452} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U448} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5445} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U612} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U2279} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U5466} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_137_inst_79522} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_18512_4018} {INVX4_HVT}
#@ size_cell {I_CONTEXT_MEM/U108} {NAND4X1_HVT}
#@ size_cell {I_BLENDER_0/U2523} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2456} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U2152} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3843} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_14_5013} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U7050} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_4896} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_188_4614} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4468} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2100} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U4746} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2807} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U758} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U770} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6030} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U5610} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_133_5579} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4653} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U6114} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U5563} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2856} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5072} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3176} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_77_5778} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1022} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U340} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1708} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3248} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2495} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U4859} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U4821} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U471} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1009} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_5369} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_125_5286} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5718} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_273_5455} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5388} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82480} {OR2X2_HVT}
#@ size_cell {I_BLENDER_1/U589} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5299} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5435} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5982} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5102} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U2768} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_4990} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5888} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U6757} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38704} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81855} {INVX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_177_5978} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3249} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2397} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6177} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_160_inst_79383} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U2748} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5090} {INVX4_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_92_5411} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U3235} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1196} {OR2X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37417} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6596} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U310} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5083} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U4376} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42165} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39187} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4480} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U151} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5824} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4711} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/U6034} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_34_5206} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U598} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_29611} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U1014} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U3473} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5608} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1317} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39489} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U2646} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2102} {AND3X1_HVT}
#@ size_cell {I_BLENDER_0/U4685} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2792} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3484} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_90_5556} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U2670} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2535} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2757} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5412} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37796} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/U5646} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2111} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U1723} {OR2X2_HVT}
#@ size_cell {I_PCI_TOP/U4440} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5284} {AO222X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5399} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U1686} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U3378} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_3974_4021} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39488} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3241} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_112_5307} {INVX1_HVT}
#@ size_cell {occ_int2/U_gf_mux_1/ctmTdsLR_1_37454} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_4757} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_223_5063} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/U5073} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1703} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5465} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U451} {OR2X2_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_293_5653} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U4246} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_5207} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5692} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U4716} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U5656} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4567} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_324_inst_6503} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U2734} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U575} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38549} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_63_inst_79382} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U385} {MUX21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_23_5574} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U442} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U7102} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1262} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40194} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_5903} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U2791} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_95_4934} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U480} {NAND2X0_HVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82986} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U5693} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3385} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5096} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4823} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U4777} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1289} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U5034} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_157_5343} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4892} {IBUFFX2_HVT}
#@ size_cell {HFSINV_12022_4566} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U3204} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U3825} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U2551} {AND2X1_HVT}
#@ size_cell {U418} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U1758} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4768} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U210} {XOR3X1_HVT}
#@ size_cell {HFSBUF_2_440} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80690} {OA21X1_HVT}
#@ size_cell {I_SDRAM_TOP/U191} {XOR3X1_HVT}
#@ size_cell {HFSBUF_2_468} {NBUFFX4_HVT}
#@ size_cell {U345} {INVX0_HVT}
#@ size_cell {HFSBUF_2_439} {NBUFFX4_HVT}
#@ size_cell {HFSBUF_2_467} {NBUFFX4_HVT}
#@ size_cell {HFSINV_7284_3430} {INVX8_HVT}
#@ size_cell {HFSBUF_2_448} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U159} {XOR2X1_HVT}
#@ size_cell {HFSBUF_2_218} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_531_inst_29060} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_5642_3474} {INVX2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_9508_3483} {NBUFFX4_HVT}
#@ size_cell {I_SDRAM_TOP/U94} {XOR2X2_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_23804_3519} {INVX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_31_2754} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39996} {INVX0_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4391_3473} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U5515} {NAND2X0_HVT}
#@ size_cell {I_SDRAM_TOP/U70} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U3792} {FADDX1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U84} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4747} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U771} {XOR2X1_HVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_54952_3533} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_175_5441} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5393} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_36073} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U7150} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2538} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2816} {XOR2X2_HVT}
#@ size_cell {I_PCI_TOP/U4757} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3318} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4909} {AND2X2_HVT}
#@ size_cell {I_PCI_TOP/U693} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U6296} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3723} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5785} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3788} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U156} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1835} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5280} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3414} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30123} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37775} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U627} {NAND4X0_HVT}
#@ size_cell {I_PCI_TOP/U3043} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U348} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81676} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2247_3915} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U1701} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40233} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2777} {XOR3X2_HVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_312_4483} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/U4037} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4588} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1986} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3491} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U4008} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U6638} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6028} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U699} {OA21X1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U_or_tree_i/U2} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3365} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_215_5789} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U2713} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6133} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3486} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_91_5615} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4944} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3495} {FADDX1_HVT}
#@ size_cell {I_PARSER/U774} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38249} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U5863} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U1333} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U1626} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3626} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3092} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38400} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U2809} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2396} {NAND3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2442_4576} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U3421} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4901} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U565} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_38260} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40081} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1555} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5522} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_671_5933} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U3641} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5769} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3797} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U175} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6228} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3115} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2798} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6741} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U5567} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3462} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40744} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/U5148} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_170_inst_30604} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U171} {AND3X1_HVT}
#@ size_cell {I_BLENDER_1/U5535} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40479} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2135} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4828} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2941_3960} {IBUFFX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81857} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7306_4550} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U2753} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2881} {AND2X4_HVT}
#@ size_cell {I_BLENDER_1/U5568} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5708} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42299} {AND2X1_HVT}
#@ size_cell {I_PARSER/U775} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U1497} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4731} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U4179} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U122} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3221} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40343} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_2464_3950} {IBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U2329} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U1643} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5558} {OA21X1_HVT}
#@ size_cell {I_BLENDER_1/U5271} {HADDX2_HVT}
#@ size_cell {I_BLENDER_1/U8609} {AOI222X2_HVT}
#@ size_cell {I_BLENDER_1/U6036} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5831} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4754} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37591} {XNOR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5287} {XOR2X2_HVT}
#@ size_cell {I_PCI_TOP/U276} {OA22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5909} {INVX2_HVT}
#@ size_cell {I_PCI_TOP/U3179} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U1336} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43146} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4744} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5714} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_84_5537} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U5505} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6755} {AOI222X1_HVT}
#@ size_cell {I_PCI_TOP/U3476} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U3102} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U4555} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U4992} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81756} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U1352} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3129} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5461} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5797} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5478} {OA21X1_HVT}
#@ size_cell {I_PCI_TOP/U4983} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U3401} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U2323} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U8602} {AOI222X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_522_inst_83343} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U831} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6096} {AOI22X1_HVT}
#@ size_cell {I_PCI_TOP/U4148} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U6833} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6342} {AO21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37925} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38293} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U3418} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_4815} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40481} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/U626} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_4830} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_3292_3274} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42335} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U3797} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U1047} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U256} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U5764} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U4934} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/ZBUF_170_inst_30897} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U7067} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_4036_4545} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38398} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4456} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4996} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_13470_4555} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_128_5297} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_35785} {DELLN1X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_23_4965} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U3321} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U459} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U8870} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5449} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/U2431} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5076} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U2536} {AND4X2_HVT}
#@ size_cell {I_PCI_TOP/U2107} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_137_5571} {INVX0_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_127_4673} {INVX1_HVT}
#@ size_cell {HFSBUF_2_161} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_0/U8846} {XNOR2X2_HVT}
#@ size_cell {HFSINV_22065_4595} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/U5472} {OR3X1_HVT}
#@ size_cell {I_PCI_TOP/U388} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5605} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3277} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U5090} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2679} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U4476} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6062} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_0/U956} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2477} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U8419} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U393} {XOR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4623} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U3300} {AO22X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U45} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5578} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4431} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U6257} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/U1642} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5701} {NAND2X1_HVT}
#@ size_cell {I_PCI_TOP/U2994} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U6304} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81094} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/U5514} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2760} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1682} {NOR2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1327_4448} {NBUFFX16_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38244} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81574} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U3721} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U819} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5710} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81645} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U1412} {NAND3X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5154} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_20035_4006} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U5785} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5722} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U6035} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U9156} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1826} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U3100} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5146} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U7048} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U6774} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_4967} {INVX0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_5488} {INVX1_HVT}
#@ size_cell {I_BLENDER_0/U3481} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4753} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U602} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U5509} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U90} {NAND2X0_HVT}
#@ size_cell {I_CONTEXT_MEM/HFSINV_320_3081} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82573} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U5068} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U4001} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4882} {AND2X4_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_40232} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U4991} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U2967} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82834} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5096} {INVX0_HVT}
#@ size_cell {I_PCI_TOP/U6252} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_501_inst_79413} {NBUFFX4_HVT}
#@ size_cell {I_PCI_TOP/U506} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U2348} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U5030} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6527} {FADDX1_HVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U12} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U2966} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3341} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35598} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5091} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2162} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U4982} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_312_inst_30692} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_138_3278} {INVX16_HVT}
#@ size_cell {I_CONTEXT_MEM/U3} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_52_inst_30026} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_170_inst_30993} {NBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U5478} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3322} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4082} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_0/U5777} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U4935} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U4453} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_818_5699} {IBUFFX2_HVT}
#@ size_cell {I_PCI_TOP/U82} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U118} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1662} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3121} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39300} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U2997} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5617} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5717} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6221} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U7243} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_2095_2591} {INVX8_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40595} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4519} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81436} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5149} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40588} {INVX1_HVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_88_inst_79849} {NBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40689} {AOI21X1_HVT}
#@ size_cell {I_PCI_TOP/U973} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3215} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U4161} {AND2X1_HVT}
#@ size_cell {I_CONTEXT_MEM/U80} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U6769} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_216_4997} {INVX4_HVT}
#@ size_cell {I_BLENDER_1/U4061} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82054} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U3255} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/U3193} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U5682} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_1472_4446} {INVX4_HVT}
#@ size_cell {I_PCI_TOP/U6540} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U3959} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U3366} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U4078} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40480} {IBUFFX2_HVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_26522_3425} {NBUFFX8_HVT}
#@ size_cell {I_BLENDER_1/U5699} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42693} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_131_5295} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U6228} {NAND3X0_HVT}
#@ size_cell {I_PCI_TOP/U2875} {AO22X1_HVT}
#@ size_cell {I_BLENDER_1/U5960} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1298} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U2215} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U5762} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U2802} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_0/U3113} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U5446} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1487} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_1/U4086} {NAND3X1_HVT}
#@ size_cell {I_PCI_TOP/U5191} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U2597} {NAND2X1_HVT}
#@ size_cell {I_BLENDER_1/U2757} {XNOR2X2_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_116_5439} {INVX1_HVT}
#@ size_cell {I_PCI_TOP/U3685} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5719} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_47404} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U7290} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_43_inst_30107} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U7185} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5647} {NAND2X0_HVT}
#@ size_cell {I_PARSER/U772} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_1609_inst_30459} {NBUFFX8_HVT}
#@ size_cell {I_PCI_TOP/U318} {NOR2X0_HVT}
#@ size_cell {I_PCI_TOP/U4441} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U3999} {NAND4X1_HVT}
#@ size_cell {I_BLENDER_0/U4897} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U4253} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3890} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U2999} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U4970} {AO22X1_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_103_inst_32020} {DELLN1X2_HVT}
#@ size_cell {I_PCI_TOP/U7047} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5830} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_301_3279} {INVX8_HVT}
#@ size_cell {I_BLENDER_1/U4766} {NAND2X0_HVT}
#@ size_cell {I_PCI_TOP/U1175} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/U168} {AND3X1_HVT}
#@ size_cell {I_PCI_TOP/U5763} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_128_5164} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5492} {INVX2_HVT}
#@ size_cell {I_BLENDER_0/U3348} {AO21X1_HVT}
#@ size_cell {I_BLENDER_0/U4130} {NAND3X2_HVT}
#@ size_cell {I_BLENDER_1/U5964} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4826} {INVX1_HVT}
#@ size_cell {I_BLENDER_1/U5457} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/ZBUF_333_inst_29695} {NBUFFX4_HVT}
#@ size_cell {I_BLENDER_1/U5671} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U1321} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U4673} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2828} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U1189} {AOI21X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41538} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U3793} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/U5873} {OA21X1_HVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4936} {IBUFFX2_HVT}
#@ size_cell {I_BLENDER_0/U254} {NAND2X0_HVT}
#@ size_cell {I_BLENDER_0/U57} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6964} {OR2X1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80597} {AND2X1_HVT}
#@ size_cell {I_BLENDER_1/U6179} {AND2X1_HVT}
#@ size_cell {I_BLENDER_0/U2816} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U3317} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/U5594} {AND2X1_HVT}
#@ size_cell {I_PCI_TOP/U6795} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_0/HFSBUF_215_4463} {NBUFFX8_HVT}
#@ size_cell {I_SDRAM_TOP/U42} {NOR2X0_HVT}
#@ size_cell {I_BLENDER_1/U5298} {HADDX2_HVT}
#@ size_cell {I_PCI_TOP/U3095} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U7086} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2642} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_39841} {OR2X1_HVT}
#@ size_cell {I_PCI_TOP/U6696} {XOR3X1_HVT}
#@ size_cell {I_BLENDER_1/U7030} {AO22X2_HVT}
#@ size_cell {I_PCI_TOP/U5734} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U2829} {FADDX1_HVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42791} {XOR2X1_HVT}
#@ size_cell {I_PCI_TOP/U5661} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U3408} {XOR3X1_HVT}
#@ size_cell {I_PCI_TOP/U3306} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38972} {AO21X1_HVT}
#@ size_cell {I_PCI_TOP/U4018} {FADDX1_HVT}
#@ size_cell {I_PCI_TOP/U3643} {AO22X1_HVT}
#@ size_cell {I_PCI_TOP/U2401} {FADDX1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42017} {OR2X1_HVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80750} {INVX1_HVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_lkg_comb_opt.tcl.26158.1

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.0

#@ size_cell {I_BLENDER_1/U4159} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_719_inst_6586} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80466} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2028} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_792_6130} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81169} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81843} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81645} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82602} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6919} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81391} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40214} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_127_inst_36818} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U1682} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39725} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39777} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_61_inst_36825} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80994} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4147} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8954} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4092} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U8630} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42648} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6892} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8927} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42639} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40387} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_216_inst_28765} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1523_inst_79505} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39776} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1871} {OR2X4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_136_6079} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8623} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42759} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80849} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U32} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_184_inst_79351} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81575} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8625} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2679} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81857} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U89} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81858} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81856} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82717} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82076} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38600} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5808} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80598} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_225_inst_29559} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_199_6046} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4878} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_128_6050} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80597} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1718} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82601} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82690} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82007} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_80855} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81304} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42011} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40181} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_6451} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81644} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_47404} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U6226} {OAI222X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37796} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_670_inst_79067} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_282_inst_79879} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37953} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U923} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_903_inst_83341} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U6214} {OAI222X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_63_inst_79221} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_411_inst_79465} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U6956} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U6939} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6320} {OR3X4_RVT}
#@ size_cell {I_BLENDER_1/U5110} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_159_inst_79245} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_83240} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_40_6169} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39685} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4405} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80853} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6433} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38293} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2240} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80848} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_22_inst_83280} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U715} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U79} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_107_inst_43312} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_6509} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82126} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6282} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_6069} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1720} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2684} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2646} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4384} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1768} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U8928} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39321} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_83_inst_79356} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_95_inst_79616} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1756} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_76_inst_43357} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U454} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3561} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_132_6094} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6258} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U6213} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4401} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_128_inst_79222} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_30240} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42119} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41745} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_37_inst_79127} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37523} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41840} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_64_inst_27078} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43439} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42579} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U2455} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U698} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U5190} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82815} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4469} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U131} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1210} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_6163} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U4} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_224_5981} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43412} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_739_inst_6470} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37804} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6964} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41538} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U125} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4376} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_65_inst_28923} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3477} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8687} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6575} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82642} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82230} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80852} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80850} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82675} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_91_6027} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3959} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37667} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39197} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U64} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2263} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79525} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38874} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2675} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_660_6020} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U956} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4008} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81331} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2323} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1848} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_150_inst_28769} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41916} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2564} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82015} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81966} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U281} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41939} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5875} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2737} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41522} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U127} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_55_5772} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_151_inst_35467} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5775} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_90_2897} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2678} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40022} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1701} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39688} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43189} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38115} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9156} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1955} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82266} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_8_37672} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39348} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_220_inst_79106} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42728} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42372} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U272} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U508} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U183} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U57} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1144_inst_79471} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_48_inst_83105} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_130_5925} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_533_inst_79137} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U62} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1908} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82258} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42613} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U9006} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5785} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4012} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U173} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80854} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6296} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81404} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_37587} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82591} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_43026} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U436} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2300} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_178_5919} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_41513} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9007} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4161} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82066} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37478} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81609} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_83365} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U413} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_80932} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_97_inst_79333} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U8835} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_551_inst_79485} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U356} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_49_inst_80244} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81918} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82944} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_6507} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_6043} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_10_37674} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42702} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40535} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U512} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U106} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U767} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6705} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38282} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8655} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_5837} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_82609} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8560} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U739} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U90} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42830} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_12_inst_37023} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_6028} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1639} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U9017} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81610} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_70_inst_79491} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_63_inst_83140} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U519} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_80156} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_226_5935} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U2593} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U626} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3964} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U589} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_43424} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U2816} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8451} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_83139} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U289} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U58} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8424} {AO222X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80968} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U850} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/U770} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U195} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U638} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U731} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1374} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39844} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_177_5978} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U255} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_88_5809} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U235} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2799} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U196} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38733} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U8846} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U112} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37576} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_95_5606} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42921} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6763} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_5932} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_171_inst_45524} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U2802} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_435_6104} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3475} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3428} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42886} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U2761} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_161_5683} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42399} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U542} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39300} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U416} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U2881} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_25_inst_80221} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_371_inst_49661} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81483} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_81033} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_121_5909} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4204} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8907} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80689} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_37058} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_293_5653} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8568} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_40514} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3796} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8452} {AO222X1_RVT}
#@ size_cell {I_BLENDER_1/U840} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1416} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8528} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_35785} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U5059} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U95} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_72_inst_83046} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2809} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3760} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U435} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U843} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U635} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1988} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2724} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U474} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1643} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_768_inst_27220} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_28954} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2958} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2551} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40601} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5732} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5910} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1626} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39981} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_43413} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39117} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_295_inst_27215} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U257} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4210} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U8545} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_165_inst_27250} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82644} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1976_inst_30711} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U3788} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80785} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_9_37673} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40603} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5698} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_672_6109} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U985} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2709} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2140} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U741} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6118} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2301} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_223_inst_29598} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_101_inst_36904} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_454_inst_79289} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U132} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U6119} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2597} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U846} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8671} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8660} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U229} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U467} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6029} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_158_inst_44319} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43171} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_28_inst_35500} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_35_inst_36976} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_123_inst_35487} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U749} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1987} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_100_inst_27253} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U8450} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1157} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42716} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37031} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8546} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U882} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_244_inst_37061} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8406} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_44_inst_80129} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_80192} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6104} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U852} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U2406} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41871} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1157} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U920} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U9168} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37577} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1686} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_344_inst_27222} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40304} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42549} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42085} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U8789} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80109} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_143_5643} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U2418} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U541} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_132_5607} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38263} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83114} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U258} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_236_5931} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4358} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_92_inst_80342} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42032} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82098} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U652} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_79706} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3111} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U6122} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6091} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6013} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U601} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1372} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42380} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39279} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1055} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6094} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_43041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2756} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3496} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5216} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_65_5601} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40089} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1299_inst_28960} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39280} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40510} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U8407} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3337} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6014} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6095} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U8509} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U552} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31921} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U7341} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40447} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5348} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U3109} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6009} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U6426} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_170_inst_79605} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_482_5562} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_268_inst_29549} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U3688} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U6323} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1581} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U706} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6252} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5988} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U473} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4397} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U881} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U162} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8868} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U453} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6248} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6153} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8712} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3143} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40561} {XNOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4003} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6141} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U3420} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1459} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38176} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3338} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U607} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_83278} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82806} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80933} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U827} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8550} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81209} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U2575} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_115_inst_35179} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1156} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4400} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_651_5338} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U8583} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8663} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3709} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_26_5586} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_240_inst_79629} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U715} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_199_5545} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_83060} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5664} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2554} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_316_inst_35440} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5465} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U522} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38418} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U355} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_52_inst_79128} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8780} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38754} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6380} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U6386} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U8739} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_399_inst_35287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U782} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U6008} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4048} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U778} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U6127} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5724} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U604} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2661} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4721} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U566} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_625_6015} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6190} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U8708} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2539} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U795} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U8779} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U2745} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_16_inst_83258} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_428_5564} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_495_inst_35284} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8709} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U676} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U610} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6322} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2523} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U910} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1693} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1036} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4002} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8772} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U461} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U800} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_157_4825} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U600} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6005} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_75_5937} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_133_inst_43287} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U6747} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_42853} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U975} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_37030} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3711} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40444} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_8_inst_83286} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U1308} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82208} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4699} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U793} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2782} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81716} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37989} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_81936} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U2313} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U780} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1006} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U636} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U961} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1579} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U485} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U4012} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U2743} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4435} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39437} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2747} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_29547} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U8905} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1831} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_1/U644} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37467} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39506} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_434_inst_43220} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U2525} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8989} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38548} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40306} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2748} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82915} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U754} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1670} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2377} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U7305} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2751} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3810} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5324} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8408} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_83_inst_80161} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38630} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U571} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5985} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2378} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42097} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U990} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U694} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U1023} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U321} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1827} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/U661} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8873} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40223} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42769} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U657} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4042} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2519} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U777} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U199} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4722} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81933} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1564} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2509} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6981} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8507} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3138} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5788} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U555} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U487} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4656} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U873} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_166_inst_79740} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U2506} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U568} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1233} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U647} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1034} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2328} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3451} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2515} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81189} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U2072} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5347} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37603} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U8669} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U898} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40305} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U802} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8924} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6290} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5791} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4095} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3260} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2735} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42905} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U403} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U476} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1097} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4824} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80708} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U933} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_498_5623} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U653} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1273} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4764} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U9172} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2400} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_207_inst_79489} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_37019} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5027} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_21_inst_79709} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6960} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6114} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82732} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82175} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42299} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5530} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U6742} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U467} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3939} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4585} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2511} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39763} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U1300} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82580} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_185_inst_27079} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36937} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1350} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U310} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4380} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1123} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4727} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1271} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U996} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_186_5453} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8501} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4043} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3812} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U714} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1033} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U1170} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5334} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U857} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U620} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U734} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_0/U941} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_79771} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_66_5452} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5807} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1052} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4762} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U670} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_169_inst_44232} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1134_inst_79063} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_225_inst_29554} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U989} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_4_inst_36908} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_590_5566} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U3605} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U648} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U4011} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4046} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U649} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2577} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U721} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2128} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2944} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U507} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40416} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8769} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5220} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37503} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U1566} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_149_inst_83344} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U5200} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1826} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1121} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_352_inst_80069} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5750} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U3617} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2126} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_281_inst_79210} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U662} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1060} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U6413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_292_5536} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5756} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U3282} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1259} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4054} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U965} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3261} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8713} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U7492} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2652} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_37374} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U163} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U4720} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39061} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_522_inst_79358} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5398} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U739} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8449} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_189_6129} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4028} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_83310} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39030} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4731} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3912} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1065} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4725} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U823} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3886} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4294} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U5278} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5767} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5350} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U938} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5411} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42259} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2480} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82506} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43309} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U735} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40154} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4049} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5270} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81048} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_22_inst_79093} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U5236} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8478} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_61_inst_83166} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2010} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2926} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5726} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U7085} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4512} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80707} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81825} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U653} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U3284} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40667} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U690} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81308} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82640} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_312_5274} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U1234} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2691} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1041} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2706} {OR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5329} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6011} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U9180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U379} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_35740} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4829} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2005} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_247_inst_29550} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U6425} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40445} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U831} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2948} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5316} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6402} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5267} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U5299} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U832} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1112} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_0/U2767} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U708} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4813} {AND4X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1271_6159} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6916} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5825} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5257} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_176_inst_29551} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39040} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U898} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1068} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U8630} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4830} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_80587} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2514} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4568} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4510} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5471} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_81531} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1401} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5030} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4073} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4828} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5214} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5241} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38109} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_5176} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1733} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U885} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37780} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3760} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U179} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40682} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U5506} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U4041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4515} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U737} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39737} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3861} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4059} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_1284_inst_43360} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U4328} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5229} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U1338} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U5433} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U1104} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_37_inst_79844} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81991} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZINV_29_inst_80139} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39007} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5249} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_913_5450} {INVX16_RVT}
#@ size_cell {I_BLENDER_0/U5322} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4719} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4088} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2900} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2506} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5290} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5224} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_115_5813} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_35439} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5268} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U865} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5421} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_80174} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82176} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U656} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1191} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4758} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U821} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1086} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5234} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42016} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1072} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4820} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U976} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6003} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_576_inst_43219} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/U1144} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1051} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39210} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_79607} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U4053} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U643} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5145} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39098} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82746} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36982} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4191} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8837} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8703} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3927} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5242} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U630} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3149} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6093} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42906} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U800} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_37959} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1875} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5276} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40219} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U554} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3371} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_49_inst_80068} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3917} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6138} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1832} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81027} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6287} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_121_inst_79230} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U4583} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5337} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5275} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81530} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_80103} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38355} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8874} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1842} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5295} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36878} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5414} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39392} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4766} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4730} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3330} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40185} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5274} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4035} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42100} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39997} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5209} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1418} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_20_inst_6273} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U1049} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8626} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U2546} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38356} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5263} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U4582} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U3292} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5586} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4468} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5083} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U2409} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U553} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_186_5456} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5511} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6908} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42017} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5233} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5288} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1990} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U677} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1530} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4027} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5415} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4036} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2899} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U381} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5515} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5566} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5293} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2704} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2705} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1366} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82894} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5287} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_44345} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U5154} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4569} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3574} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4451} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5208} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U157} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3097} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4001} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5258} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40242} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4518} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U4591} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2055} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1168} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5305} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6440} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3276} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4918} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6251} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4471} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38546} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4517} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5405} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5303} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4832} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40380} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82843} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1567} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82947} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U4856} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5277} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2263} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4573} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5491} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5150} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_256_5347} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_38411} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5004} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5231} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4780} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5285} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5571} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3146} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3245} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6150} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4444} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6362} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8549} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5237} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U2959} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1362} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5128} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42099} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4902} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4581} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38410} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U799} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41695} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1015} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_36772} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U287} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1172} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U623} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4897} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39787} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4047} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_38940} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4817} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1101} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43333} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4787} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5228} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3235} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2894} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5428} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_36975} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5471} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5834} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5141} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U4838} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5498} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_80818} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4954} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3048} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3274} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3671} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5519} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82747} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5578} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5587} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5562} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2816} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3332} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37787} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_13_80821} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42858} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5828} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8582} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80811} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_4920} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6293} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4540} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5554} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5466} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1389} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_41700} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2804} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2153} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5485} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4903} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3208} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5531} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2807} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1074} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5843} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4050} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_207_inst_35838} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4578} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4901} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1817} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_103_5228} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3363} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3328} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40403} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5569} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5535} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5528} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4733} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1064} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5804} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4511} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5472} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_36918} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5519} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43054} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_37029} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_17_5090} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5782} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5453} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4697} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_89_5059} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5496} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4913} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3380} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5240} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4900} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43084} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_80814} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38110} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5775} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U6140} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5526} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U6228} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U728} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5877} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5913} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5835} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6393} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5591} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5596} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5463} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3371} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U663} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_25_6131} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U4737} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5607} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6028} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_38942} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5250} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38829} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1390} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1448} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1103} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3140} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1165} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5882} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5572} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U830} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42101} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_7_5014} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5438} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5540} {OA21X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39561} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2799} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5561} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3268} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3630} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4685} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42755} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3170} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1449} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3171} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3210} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5873} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42192} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80810} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5138} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5769} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6843} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5385} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2810} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5757} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5583} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U937} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38490} {OAI22X2_RVT}
#@ size_cell {I_BLENDER_1/U5390} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5830} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37502} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5433} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3334} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3241} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4486} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3150} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U309} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2346} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3248} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5505} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5148} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5491} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5912} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5512} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39077} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3072} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5880} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5520} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40744} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3231} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2262} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5050} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5568} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80690} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38933} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3188} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8678} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8524} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3297} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3230} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82431} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5637} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5885} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6243} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5521} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39502} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U6282} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5064} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_36958} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U5225} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5634} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5827} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3144} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39119} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6025} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_93_inst_27092} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8860} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4588} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5008} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U2812} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5286} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5993} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3173} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81992} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5475} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U3398} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3147} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5839} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2986} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2264} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5793} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5542} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_223_5063} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3411} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4817} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_80820} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3399} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3255} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39328} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8234} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6041} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4826} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2813} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U1457} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U849} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4589} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5486} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4454} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40595} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3393} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37754} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5883} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6214} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3051} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5643} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3228} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_101_4751} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_38087} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5583} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_109_5082} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37755} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1468} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4715} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3193} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2838} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5479} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43014} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_347_inst_31998} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4576} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_21_inst_79652} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42326} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5440} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U5494} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3062} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5530} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5457} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3369} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_41697} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3204} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3111} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5351} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5550} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U3266} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2933} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3318} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4646} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5772} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5266} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4447} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/U3330} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5762} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3178} {NOR2X4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_31304} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U5832} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4879} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3351} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U654} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U5018} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2815} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3025} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5785} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5886} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5645} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5723} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5848} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40082} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5007} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3168} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5559} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37799} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2819} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5617} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38101} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43350} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43012} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40194} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3628} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2997} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_5047} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39837} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U2495} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3449} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4914} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5015} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4867} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3143} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U3182} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3298} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3470} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3203} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U3149} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U646} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5174} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_69_4938} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3107} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41936} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3206} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5851} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38413} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5662} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6285} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2806} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42077} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37591} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5654} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3314} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5780} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39500} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5576} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5000} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U6193} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3367} {AOI21X2_RVT}
#@ size_cell {I_BLENDER_1/U6179} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5573} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3098} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5542} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5653} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5028} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3361} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3196} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3662} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6213} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_1/U5544} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5543} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1175} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3443} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5770} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5450} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U7110} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U6400} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3362} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5891} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3158} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4846} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38459} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3336} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5911} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3023} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5914} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38896} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5580} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6058} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3176} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5925} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_40729} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U5988} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U4870} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_41699} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6846} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3273} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5010} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3085} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3109} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_163_5388} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5595} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5948} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5862} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5789} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5766} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81094} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3419} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_164_inst_6211} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5143} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_496_5666} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3317} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3185} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43053} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39244} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5857} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U7461} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5657} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5522} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_256_inst_43356} {DELLN3X2_RVT}
#@ size_cell {I_BLENDER_1/U1464} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5085} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3122} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U2413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3360} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42826} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38460} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5552} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3390} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42964} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U8911} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5822} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38246} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3400} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3079} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5956} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6026} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37805} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1076} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5646} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41867} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3242} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U6082} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_42025} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2824} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U5003} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5514} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3184} {OA21X2_RVT}
#@ size_cell {I_PCI_TOP/U1399} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5630} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4868} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3466} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42191} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6246} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_83284} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U4706} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_112_5307} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_106_inst_35660} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42949} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3316} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2803} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6184} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7168} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U5866} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3338} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U995} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2840} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3157} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3131} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5089} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38547} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3461} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U2980} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3303} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_103_inst_32020} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_42026} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4639} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_59_6060} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U1430} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3088} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6139} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3319} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3435} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3365} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5652} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5917} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5604} {OA22X2_RVT}
#@ size_cell {I_BLENDER_0/U3083} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6907} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U2821} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_522_inst_83343} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3292} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8446} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3138} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3113} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3388} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5858} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3026} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_72_inst_79739} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2985} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5608} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_387_inst_79591} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U5803} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42598} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5694} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38830} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4933} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6067} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2401} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38269} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3406} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3522} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7044} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5023} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5006} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_181_4892} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_226_4950} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_43050} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3115} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5080} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U8488} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5664} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6376} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3092} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5619} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5564} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5990} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5015} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5701} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5051} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_5039} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40371} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4890} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5960} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5680} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7195} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5650} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40727} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3462} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4936} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2357_inst_36845} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40656} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5060} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_117_5404} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6044} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_4993} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5683} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5734} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2152} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3029} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38274} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5705} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5093} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6543} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_4904} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_1039_inst_49267} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4979} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_575_5671} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40478} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3479} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5692} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3424} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5696} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5711} {FADDX2_RVT}
#@ size_cell {I_BLENDER_0/U5086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5716} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1134} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39104} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5603} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5094} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4710} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40548} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4086} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3165} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5041} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3332} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2808} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3488} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/U5687} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38244} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3093} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5016} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3121} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5106} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5114} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U8652} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5738} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3468} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U5040} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3960} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42024} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5588} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5228} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2883} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3632} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U2279} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U6178} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5264} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5994} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U3129} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5715} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5984} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1466} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_43013} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6202} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6184} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3501} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/U2967} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6135} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6113} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5102} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6146} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5626} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2283} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38540} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_32243} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3486} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40475} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3060} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2777} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U3484} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/U5763} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U6876} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5699} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U5052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3481} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3141} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6303} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4743} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U5073} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38400} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4738} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5681} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3067} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U7134} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5620} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3504} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U5671} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3533} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6074} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_452_5944} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/U5617} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6347} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6034} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U3376} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U6084} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2309} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38668} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U6076} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6081} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_598_inst_32224} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37730} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7047} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5940} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5971} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U33} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3285} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U154} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U5973} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_80934} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1007} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5738} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5942} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6086} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5158} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5909} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5367} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3011} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U8526} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4655} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4468} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3280} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5692} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5812} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3401} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5902} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5039} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4082} {NAND3X2_RVT}
#@ size_cell {I_PCI_TOP/U5056} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U4967} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6057} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5762} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_0/U6133} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6111} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5861} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5814} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4807} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U5751} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6196} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4935} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6035} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5740} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5753} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5411} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5394} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5401} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5703} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6149} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_47_6140} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8870} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5367} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6148} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2411} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40238} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4746} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3001} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2215} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5382} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U177} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/U3729} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/U5710} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5712} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5258} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_42365} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3310} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_6460} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/U4754} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5618} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5521} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3378} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3324} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5708} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_46_5399} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2999} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2043} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5707} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5424} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4575} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40651} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5878} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4747} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_7_5316} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1462} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5873} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37761} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5795} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_41868} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4715} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37599} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37605} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5396} {XOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U4715} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6833} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8459} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38937} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6068} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6062} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6052} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6008} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3491} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5265} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_4990} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U3560} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U5695} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U1854} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U6050} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6204} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U631} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6062} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5625} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82932} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4653} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5694} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5718} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_96_inst_26961} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/U2062} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_548_5805} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8484} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2466} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8764} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8747} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/U4579} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2779} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5358} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4456} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4984} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6055} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5648} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37601} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_518_inst_32220} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U870} {AND4X1_RVT}
#@ size_cell {I_BLENDER_1/U6043} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4681} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U7243} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3939} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U8491} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U6133} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8413} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3041} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37763} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5717} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U5678} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6553} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1126} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42334} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U637} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5785} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6183} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4005} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30446} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5107} {OAI22X1_RVT}
#@ size_cell {I_PCI_TOP/U1480} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5759} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_555_5735} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8576} {NAND2X2_RVT}
#@ size_cell {I_PCI_TOP/U2308} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U2989} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U5714} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U168} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U3348} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3001} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3456} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_5123} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_820_5270} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6036} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3764} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2661} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_32445} {DELLN1X2_RVT}
#@ size_cell {I_PCI_TOP/U4990} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5691} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U151} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U752} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6201} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38537} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3792} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_94_inst_6524} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5710} {AO21X2_RVT}
#@ size_cell {I_BLENDER_1/U6038} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_125_5233} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3431} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U565} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_29018} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_109_4889} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3646} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U4654} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U7030} {AO22X2_RVT}
#@ size_cell {I_BLENDER_0/U5084} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5353} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5142} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5701} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5216} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1607} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1605} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7021} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4443} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_628_5131} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_18_5254} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U3453} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3556} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_459_5265} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5719} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8490} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_506_5664} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_687_5730} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42791} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3808} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U7401} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82911} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5712} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3793} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_17_4946} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4851} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4508} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6327} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5696} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8419} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U1767} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5628} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4281} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U3409} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_134_4745} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U7012} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3658} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1170} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80517} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U129} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3287} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5989} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6565} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3831} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_94_5088} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_522_5726} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5717} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1626} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5623} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U819} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3759} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42165} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5700} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5764} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U99} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_130_4991} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U178} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U549} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3888} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3031} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6566} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40405} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3716} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U2680} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/U6037} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3746} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5965} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4329} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_28_4949} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1682} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4132} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3776} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4680} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6536} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U699} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_273_inst_29565} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/U31} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U5856} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5687} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1765} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U267} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2811} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U325} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2329} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4285} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3033} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3767} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_319_5665} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4674} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3659} {NAND3X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_624_5189} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U3138} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_80235} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5864} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2796} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U30} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_123_4935} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_87_5709} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_81_5288} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U6615} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3721} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3113} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2612} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3689} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U846} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_43354} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_0/U5059} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_374_5322} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3511} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U3538} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2146} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1809} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_341_5136} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_27773} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_90_5656} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1359} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_119_5185} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U6069} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_4704} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6583} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6076} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6582} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_42553} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U3673} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_418_5325} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39582} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U493} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2795} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37592} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1561} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5689} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3396} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U705} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U29} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6075} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5211} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U6063} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5722} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6584} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U43} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U3417} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38667} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5972} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5941} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3756} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5860} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5813} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5328} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5824} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3744} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5739} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5199} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_26522_3425} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U6056} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2881} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5713} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1403} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/U40} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5820} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U39} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4286} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4467} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2313} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/U42} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U3359} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U576} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_382_inst_44623} {NBUFFX16_RVT}
#@ size_cell {I_PCI_TOP/U3498} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1022_inst_36776} {DELLN2X2_RVT}
#@ size_cell {I_SDRAM_TOP/U159} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U371} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_230_inst_29877} {NBUFFX16_RVT}
#@ size_cell {I_SDRAM_TOP/U134} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_105_4744} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1560} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/U133} {XNOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3905} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3676} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3807} {INVX1_RVT}
#@ size_cell {ZBUF_70_inst_30982} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U7442} {AND4X1_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_62_inst_27302} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_5_4786} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5822} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3329} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5308} {OR2X4_RVT}
#@ size_cell {I_BLENDER_1/U8615} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1549_4462} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_27159} {DELLN2X2_RVT}
#@ size_cell {I_PCI_TOP/U2355} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_423_inst_36777} {DELLN2X2_RVT}
#@ size_cell {I_BLENDER_1/U5354} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2433} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_4742} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_26_4453} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U627} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U2565} {INVX0_RVT}
#@ size_cell {ZBUF_39_inst_30681} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U3688} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U8607} {OA21X1_RVT}
#@ size_cell {I_PARSER/HFSBUF_32_4681} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U389} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_6208_3343} {INVX8_RVT}
#@ size_cell {I_CONTEXT_MEM/U154} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/HFSBUF_170_4488} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_1381_inst_44356} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U8606} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_382_4495} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U8619} {OA221X1_RVT}
#@ size_cell {I_BLENDER_0/U8750} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3941} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1401} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U8614} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U166} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_28_inst_30128} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U383} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U479} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U52} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U8610} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U625} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U2645} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U130} {AO22X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U150} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_64_4641} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U935} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U388} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8609} {AOI222X2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4623} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U4033} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/U180} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U578} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U149} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/U600} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U125} {OR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U146} {AO22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U89} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_17_inst_43580} {DELLN2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U142} {AO22X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U134} {AO22X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U138} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3802} {INVX1_RVT}
#@ size_cell {U454} {NAND3X0_RVT}
#@ size_cell {I_SDRAM_TOP/U183} {XOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U21} {NAND4X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U140} {AO22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U132} {AO22X2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_79_inst_27314} {NBUFFX8_RVT}
#@ size_cell {I_CONTEXT_MEM/U145} {OR2X2_RVT}
#@ size_cell {I_CONTEXT_MEM/U136} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/U8613} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1555} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U124} {AO22X2_RVT}
#@ size_cell {U445} {AO22X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U153} {OR2X2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_25_inst_79981} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_136_inst_30983} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/HFSINV_287_4217} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U35} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_277_inst_6239} {NBUFFX4_RVT}
#@ size_cell {ZBUF_140_inst_35421} {NBUFFX8_RVT}
#@ size_cell {ZBUF_302_inst_31697} {NBUFFX8_RVT}
#@ size_cell {ZBUF_276_inst_31919} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4694} {INVX1_RVT}
#@ size_cell {I_PARSER/U768} {NAND4X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4613} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_363_inst_45205} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_238_6170} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/ZBUF_31_inst_35423} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/U210} {XOR3X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3206} {NBUFFX4_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_2_inst_79830} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_57_207} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_333_inst_29695} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_103_3024} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_13224_3424} {INVX16_RVT}
#@ size_cell {I_SDRAM_TOP/U84} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7285} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12037} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5294} {AO222X1_RVT}
#@ size_cell {I_CONTEXT_MEM/U108} {NAND4X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10594} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12039} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7279} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7281} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8066} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12124} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9631} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6893} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8306} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12006} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8206} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6888} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10566} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10187} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10590} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11348} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7851} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8068} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41380} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11347} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11631} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10412} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7105} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10562} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41463} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8740} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10521} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41309} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5648} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41304} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9343} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11343} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9756} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7271} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41332} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8742} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5280} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8381} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5640} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40862} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11933} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8745} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5271} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41213} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U444} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41372} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41270} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7896} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41077} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10523} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7900} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5292} {HADDX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41435} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41411} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41310} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6186} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_116_inst_6622} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7028} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U495} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9489} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6173} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8702} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_37094} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8498} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7635} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6257} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5286} {FADDX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41136} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40785} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9900} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8228} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40768} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10279} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41438} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40993} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6647} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9790} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7874} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6276} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7973} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41318} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8197} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40873} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9149} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U5843} {FADDX2_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_28_inst_28846} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U2994} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2380} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2713} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_127_inst_35461} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U7186} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6177} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3626} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3043} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_517_5436} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4672} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2218} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3723} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4673} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3593} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2835} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5041} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3305} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6294} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3063} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/U4982} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2444} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2111} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6142} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3300} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7246} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1195} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2456} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2208} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3962} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1954} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6143} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2664} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4441} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2107} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_495_5670} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4691} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U199} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U4686} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4692} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4687} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7048} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5613} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4685} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7150} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6157} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U667} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U5797} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3143} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1022} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U7185} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3814} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6319} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7290} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6088} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3414} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6237} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6864} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4716} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1200} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1014} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1392} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U6253} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6254} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2364} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6249} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5887} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5034} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1673} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U203} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U2294} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2487} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6730} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2488} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3179} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5809} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2388} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2491} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5098} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2965} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4018} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7059} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5465} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4440} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6152} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U340} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2513} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U345} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5756} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6248} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3457} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4826} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6131} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3381} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4542} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6527} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6656} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2141} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2161} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4565} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5483} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3685} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6655} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5563} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4772} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U696} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5166} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6572} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4451} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2663} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7008} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6059} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_622_5672} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U6055} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7053} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3476} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7054} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4718} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U6657} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5484} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U868} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6023} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5702} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U876} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U6022} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1852} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4422} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2600} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U222} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5682} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4423} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U312} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U973} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2626} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1235} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2162} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2734} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5189} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U671} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1953} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2966} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4476} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3249} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U471} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5535} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1612} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U1236} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6187} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2001} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6748} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6674} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6673} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6124} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6749} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2079} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U6252} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2751} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3366} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2753} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3718} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2548} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U86} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U367} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U5478} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6675} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6750} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U563} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1114} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U778} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U3262} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U103} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U879} {NAND4X0_RVT}
#@ size_cell {I_PCI_TOP/U1317} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6727} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U552} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U234} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U911} {AND4X1_RVT}
#@ size_cell {I_PCI_TOP/U422} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U6696} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1321} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U233} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6245} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4526} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4431} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5661} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2397} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U677} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1951} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2757} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_393_5134} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U231} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U1110} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U541} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U235} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_448_5261} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3774} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6603} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1128} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2828} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3449} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1065} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_397_5191} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3439} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6233} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1331} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1357} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6741} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1734} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U192} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6077} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3958} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U2477} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3935} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7353} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1333} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2323} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4978} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U756} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1510} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1220} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U6855} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6515} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6070} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6702} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6397} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_455_5263} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U709} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5866} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U1179} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3890} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U87} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3665} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U307} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U1175} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3763} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U4453} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U608} {OAI21X1_RVT}
#@ size_cell {I_PCI_TOP/U693} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1662} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5864} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U718} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4714} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U300} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U302} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U918} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U123} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6014} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6015} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U88} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U6115} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3680} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U478} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U1127} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U122} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6787} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U835} {OA21X1_RVT}
#@ size_cell {I_PCI_TOP/U150} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3641} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U6016} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4438} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1261} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4547} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U124} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U420} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U4135} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U81} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_307_5729} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U264} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1554} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U1302} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U544} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U570} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U598} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U602} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1196} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U82} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3340} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U393} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U4530} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1823} {OA22X1_RVT}
#@ size_cell {I_PCI_TOP/U368} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U6638} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2094} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U4078} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U385} {MUX21X1_RVT}
#@ size_cell {I_PCI_TOP/U2688} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U771} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U524} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4602} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U529} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U522} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U581} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3976} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U165} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3080} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U175} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U730} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3446} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U916} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U506} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U408} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U940} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/U2771} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U1708} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1451} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1457} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1623} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_658_5737} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2944} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U171} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U166} {OR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1487} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3929} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U5971} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5972} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1489} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U1502} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U357} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1500} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U3882} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/U1497} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U191} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1775} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U934} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U4132} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/U205} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSBUF_102_209} {NBUFFX8_RVT}
#@ size_cell {I_PCI_TOP/U466} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U1777} {INVX1_RVT}
#@ size_cell {I_CONTEXT_MEM/U107} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U25} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12043} {AO22X2_RVT}
#@ size_cell {I_CONTEXT_MEM/ZBUF_88_inst_79849} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/U71} {NOR2X0_RVT}
#@ size_cell {I_SDRAM_TOP/U215} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U423} {AO222X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U474} {AO222X1_RVT}
#@ size_cell {I_CONTEXT_MEM/ZINV_11_inst_6242} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41214} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8744} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9029} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2287} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41036} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6181} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_86_2281} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40769} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7985} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41281} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_85_2766} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_81_2087} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9711} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U106} {XOR3X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_69_2088} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6974} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9502} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40959} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7591} {AO22X2_RVT}
#@ size_cell {I_SDRAM_TOP/U16} {OA21X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7442} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8530} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_88_2084} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9487} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7512} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8606} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9554} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11966} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6981} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9731} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9999} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12022} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41470} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41474} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8737} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41287} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U12064} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8344} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U466} {AO222X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41418} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8262} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9817} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9872} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_103_inst_43536} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U88} {NAND2X0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_29462} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8564} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_115_2085} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10502} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9049} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8640} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40892} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9353} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8781} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41013} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9461} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10481} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40967} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41199} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41175} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_102_2076} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11901} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41032} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9094} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8617} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40940} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8263} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7605} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9319} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6114} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41398} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U99} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5399} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6724} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40847} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_40839} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5495} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5242} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41003} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_40900} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6962} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41159} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7059} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6454} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8157} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5973} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7952} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6643} {AO22X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_109_2476} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41217} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10628} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_106_inst_43486} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41058} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9678} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10541} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U5900} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_135_2078} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7395} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9654} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_41308} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_80_inst_50600} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_131_2757} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9581} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41264} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10509} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9565} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9663} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7170} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9916} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8164} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSINV_63_2763} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_2_41015} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_44_inst_37267} {INVX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9132} {OA22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U3851} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U8354} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U9059} {AND2X1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U_or_tree_i/U2} {OR2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/U12} {AND3X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/ctmTdsLR_1_37417} {AND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U_or_tree_i/U2} {OR2X1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U12} {AND3X1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/U11} {AND2X1_RVT}
#@ size_cell {I_CLOCKING/occ_int1/U_clk_control_i_0/ctmTdsLR_1_37423} {AND2X1_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82987} {NBUFFX2_RVT}
#@ size_cell {occ_int2/U_clk_control_i_0/copt_h_inst_82986} {NBUFFX2_RVT}
#@ size_cell {ZBUF_17_inst_79584} {NBUFFX8_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238} {INVX4_RVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U12} {AND3X1_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.0

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.1

#@ size_cell {I_BLENDER_0/ZBUF_254_inst_6423} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_44287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_273_inst_83234} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39103} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39649} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2354} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42650} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2340} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_147_inst_79504} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U341} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U6918} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U6864} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6803} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39242} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_111_inst_30340} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U348} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80949} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_83314} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_574_5997} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_548_5947} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_154_inst_6521} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82724} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80783} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5117} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82480} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1758} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2555} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37679} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2597} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80619} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42691} {AO22X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5322_inst_79464} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U5454} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_246_inst_79073} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3206} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U168} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U2242} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1393} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U54} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1769} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39484} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2552} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_17_inst_6540} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39243} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36900} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_36894} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_79466} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42056} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40312} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82752} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42185} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5393} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_80_inst_79275} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_124_5819} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_69_inst_79257} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_437_6064} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_64_inst_28944} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80564} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_30_inst_79231} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2670} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82054} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U4337} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2388} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8814} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2295} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U2723} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1336} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5838} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3235} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39223} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_10_38455} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6404} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_80151} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_228_5632} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38450} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U8861} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U2043} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1268} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80155} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_38449} {AND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2594} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6448} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1642} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_5714} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_45_inst_35586} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82509} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_80101} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42057} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_82593} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U746} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_1/U774} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3823} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_12_inst_47075} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40343} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U776} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8880} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U1644} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U2204} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_80200} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_30703} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/U3706} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39344} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_37063} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42035} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_77_5778} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3745} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39608} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U6525} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_60_5839} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6572} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3771} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38058} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2731} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_41547} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_41618} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8615} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_312_inst_30692} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3825} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_106_5461} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82191} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8858} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_141_inst_79528} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81828} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSBUF_32_5369} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41613} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U707} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_189_inst_83285} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5119} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80930} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3388} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U725} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_572_5852} {INVX8_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82816} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U127} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1454} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U2045} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82016} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U4989} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1345} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39795} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2634} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U754} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39560} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40333} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2534} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1216} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3135} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3201} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U1031} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U882} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U1368} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40314} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U8670} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1275} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U883} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41795} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42197} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U560} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81278} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U544} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82866} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/U6130} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2052} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6971} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1046} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1349} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_17_5155} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U9178} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6502} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6174} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_406_5426} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U2024} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4041} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4419} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_501_5546} {INVX16_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83293} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41972} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37507} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5806} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_8_39389} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80361} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4909} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/U1040} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_41588} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42103} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U2729} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4088} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_47406} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_30009} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U332} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U1120} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U1117} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U608} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3262} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_182_5350} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4300} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2008} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38120} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5977} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_79582} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4453} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42104} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6365} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_82899} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U21} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4082} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81309} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1337} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6455} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42968} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U311} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39076} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2389} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_82605} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5235} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U5811} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5577} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3968} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2557} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1331} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_130_inst_28965} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37604} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4534} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U164} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4076} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2885} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_30882} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3924} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3288} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/U1106} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37849} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5553} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6498} {AND3X2_RVT}
#@ size_cell {I_BLENDER_1/U5442} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5392} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40255} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_131_inst_79129} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3293} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40038} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40039} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4525} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5326} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39246} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U3258} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40152} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_83169} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_135_5255} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3287} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4231} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5435} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U388} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5272} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U3320} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3200} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_41_inst_27228} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_31442} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_125_inst_43425} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_308_inst_79520} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4670} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4852} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_324_inst_6503} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40670} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5199} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2396} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U2901} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_145_4461} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4815} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5253} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4792} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5443} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37957} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4492} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5273} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4831} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5336} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5569} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U3215} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6061} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5829} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1141} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U3328} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5438} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4814} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1415} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4484} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U4666} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5197} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42967} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5784} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U4768} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42704} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5190} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5564} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_1/U5547} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4633} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39882} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81990} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40254} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4669} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5191} {AND2X4_RVT}
#@ size_cell {I_BLENDER_0/U3220} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5029} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4761} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4564} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U3118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1461_inst_6593} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U6134} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/U5186} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38421} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5445} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3217} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42407} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5444} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4575} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_2_inst_29014} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U4455} {OAI21X2_RVT}
#@ size_cell {I_BLENDER_0/U2247} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4987} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_190_5198} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4490} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5767} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3300} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42703} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5189} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5264} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4494} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3322} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5559} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40286} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1451} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5781} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42327} {NOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6248} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4705} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1146} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U5458} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5603} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5771} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5132} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43185} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U5867} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5369} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5187} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38397} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U6245} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4598} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/U6239} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5100} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40689} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U5582} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80916} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U5568} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/U4464} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5212} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5449} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5262} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5964} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4674} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4519} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3415} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5402} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39466} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3331} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U6142} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5378} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5265} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3930} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5870} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5170} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5243} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4716} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3666} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_82277} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5509} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3252} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4843} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U3660} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81447} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U4609} {XNOR2X2_RVT}
#@ size_cell {I_PCI_TOP/U3176} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U4545} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5619} {OA21X2_RVT}
#@ size_cell {I_BLENDER_0/U3264} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U4959} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U4921} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5069} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_31_5145} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/U6236} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80801} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5524} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4635} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5637} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5791} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5765} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5647} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4608} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80558} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42465} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3100} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40690} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4924} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6155} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5081} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5847} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5668} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4845} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39497} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U4465} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_453_inst_37039} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5469} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4828} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5033} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4457} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80557} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43134} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_39562} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5549} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_126_inst_83324} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U4955} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U3311} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5460} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4986} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3298} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/U6180} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5171} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5924} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U4628} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3447} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5869} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3251} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U4497} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4837} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U149} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82275} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3141} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5636} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82278} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40201} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38833} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_207_5816} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U5036} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42377} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U4980} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_39760} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5185} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5532} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U5528} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5035} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4971} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U5626} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U6261} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U3244} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U4871} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3283} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_31_inst_83155} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U9082} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3223} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_80099} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42747} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U5826} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1181} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4920} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5995} {XOR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41824} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_42_4841} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39055} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_39056} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5825} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3384} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_1/U7239} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38931} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U5560} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_40728} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U6217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U6235} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41581} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_27_4860} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40480} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5947} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5011} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6039} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5070} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/U5584} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38922} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3925} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_42746} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4462} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5915} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_47_5445} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5693} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_82276} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_86_5256} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U6301} {AO21X1_RVT}
#@ size_cell {I_PCI_TOP/U2780} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38972} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40339} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5714} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5095} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4544} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_38670} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82737} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4665} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U5594} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5100} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5101} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U5027} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42762} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_4_5072} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_41_4853} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U4960} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_168_inst_80206} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3019} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_42_5302} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_4706} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4644} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U3421} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7240} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U5099} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U5963} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3226} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5715} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5527} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2878} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38831} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U429} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5014} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_37472} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U5601} {FADDX1_RVT}
#@ size_cell {I_BLENDER_0/U4692} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5704} {NAND2X2_RVT}
#@ size_cell {I_BLENDER_0/U5624} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40040} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5707} {AOI22X1_RVT}
#@ size_cell {I_PCI_TOP/U7027} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_196_4806} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37616} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3440} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U7028} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7029} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U1553} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U5998} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_361_inst_43289} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_432_5377} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U8486} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_359_5429} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_37772} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81711} {INVX0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_300_5323} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5698} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U3998} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37972} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_38275} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U7034} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_82959} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_494_5129} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/U5515} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43188} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7036} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U5019} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42827} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6079} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_413_6118} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5374} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_11_4434} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_41_5414} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_131_5305} {INVX0_RVT}
#@ size_cell {I_SDRAM_TOP/U104} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U145} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_37771} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_4_4493} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U8754} {NAND2X0_RVT}
#@ size_cell {I_CONTEXT_MEM/U29} {AND2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U37} {XOR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/U94} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_32_inst_36985} {INVX1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U10593} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_298_inst_79228} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_384_inst_79057} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_361_5210} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1103_inst_79492} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1937} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1966} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_178_inst_34967} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2567} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_199_inst_49060} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_124_inst_45570} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_24_inst_32446} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82030} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_46_inst_79468} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U3302} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_44_inst_79513} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_486_inst_28788} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_144_inst_79872} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_82_inst_79099} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82078} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_37579} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2551} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_841_inst_79150} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_80887} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81112} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2402} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80542} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_106_5151} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U517} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_1244_inst_28961} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_268_5199} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_1327_4448} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U972} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U3339} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1689} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U756} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4638} {AND3X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_96_inst_28964} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U2757} {XNOR2X2_RVT}
#@ size_cell {I_BLENDER_0/U8796} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_93_inst_79583} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_544_inst_27150} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1344} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_287_inst_79251} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_212_inst_35255} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39895} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2665_inst_35657} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5009} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2553} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1615} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U3896} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_80354} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42031} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_40_inst_79147} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2001_inst_35180} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_426_6047} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6254} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4285} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2454} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_87_inst_30704} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1740} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1005} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37744} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1568} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_32_inst_80072} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82458} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U966} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U4659} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U962} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_43_inst_35598} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3588} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U896} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_650_6150} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2971} {XOR3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81574} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1639} {NAND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3193} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3194} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3530} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3315} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3167} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5368} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3418} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3216} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7086} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2804} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_431_5526} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5520} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2678} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U3416} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3010} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_570_5856} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U2756} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U5522} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3223} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2583} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U3337} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_583_5801} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_530_5804} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U7217} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3002} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5810} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U5611} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5558} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5617} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_479_5722} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5371} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U2242} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3495} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U7067} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3370} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2100} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U3645} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3221} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U925} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6795} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U5789} {NOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5488} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7116} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3238} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2387} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U2348} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_370_5432} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3278} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5707} {AND3X1_RVT}
#@ size_cell {I_PCI_TOP/U348} {NAND2X0_RVT}
#@ size_cell {I_PCI_TOP/U2147} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U4032} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U4744} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U318} {NOR2X0_RVT}
#@ size_cell {I_PCI_TOP/U773} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6860} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_523_5736} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U228} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_108_inst_35243} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U1340} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U6533} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U7333} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U401} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U1704} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4966} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U2472} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_302_5260} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6537} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U6389} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_310_5257} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6262} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_424_5375} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5156} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2325} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3667} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U5212} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1389} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_629_5434} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U986} {INVX8_RVT}
#@ size_cell {I_PCI_TOP/U6054} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4631} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U4502} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U5091} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_474_5669} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U4991} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U1009} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U6172} {AOI21X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_526_5479} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1458} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U583} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U4663} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5863} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_387_5520} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U6669} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U7355} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U459} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U128} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U5335} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1460} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U812} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U1410} {INVX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U7283} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_139_inst_6275} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/ZBUF_74_inst_37072} {NBUFFX2_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U11667} {AO22X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_114_2293} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U6277} {OR2X1_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16272_4278} {NBUFFX4_RVT}
#@ size_cell {I_SDRAM_TOP/I_SDRAM_IF/U94} {XOR2X1_RVT}
#@ size_cell {I_CONTEXT_MEM/HFSBUF_2_3207} {NBUFFX4_RVT}
#@ size_cell {I_CONTEXT_MEM/U90} {NAND2X0_RVT}
#@ size_cell {occ_int2/U_clk_control_i_2/U10} {AND2X1_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.1

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.2

#@ size_cell {I_BLENDER_0/ZBUF_62_inst_80305} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38594} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39102} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80568} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_1/U336} {MUX21X2_RVT}
#@ size_cell {I_BLENDER_1/U5045} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/U6836} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5037} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1441} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_422_3064} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_79116} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80569} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_77_inst_79246} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_173_inst_26947} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U146} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U151} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39080} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_38187} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U448} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U88} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U118} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2677} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U124} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_81086} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80540} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80750} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38185} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_42715} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_5_inst_43299} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U6212} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_80510} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_14_81485} {OR3X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81474} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1429} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_9_81480} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U8513} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U256} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1683} {NAND3X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_40344} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_40233} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_92_inst_83316} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1741} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U998} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40413} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U999} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/U8838} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_39217} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_43170} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U6261} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1131} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U3219} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5194} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_7_82384} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_986_inst_28962} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_36970} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1047} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39402} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_38133} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U2542} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2574} {OR2X2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39218} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U6143} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_40500} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2584} {OA22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81436} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6665} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1353} {MUX21X1_RVT}
#@ size_cell {I_BLENDER_0/U940} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1293} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U2997} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U859} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/U1348} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U982} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1834} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U4253} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_99_inst_79202} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U618} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81279} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81630} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1346} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U312} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U727} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U1819} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/U2873} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81864} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2804} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8837} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1339} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U1384} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39683} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_49_5516} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U483} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82080} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1057} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U794} {NAND2X1_RVT}
#@ size_cell {I_BLENDER_0/U438} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_2_inst_43460} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1356} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39964} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U1835} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1218} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42792} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82895} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_0/U2267} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3919} {AO21X2_RVT}
#@ size_cell {I_BLENDER_0/U351} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2984} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U1066} {AND3X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_304_inst_79075} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/U208} {NAND2X4_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38422} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_5493} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1119} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_5_82898} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_351_5494} {IBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_1810_inst_6592} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_43416} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U1019} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U720} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6649} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1148} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U716} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4020} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U2066} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U8840} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2566} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U345} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U829} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U412} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U8577} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/ZINV_56_inst_43213} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81597} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4051} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82914} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1417} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/U1142} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1150} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5412} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U5816} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2507} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1067} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U7087} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U9077} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42059} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U4040} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1147} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2259} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U317} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2144} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82902} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1372} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U327} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1225} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1149} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U4081} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U295} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1235} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5483} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5600} {FADDX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40079} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U324} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1571} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U1507} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81434} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1238} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2136} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40406} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3073} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5464} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42815} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81585} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3931} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_81432} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_39995} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U5535} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_7_43162} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U1446} {AOI21X1_RVT}
#@ size_cell {I_BLENDER_1/U3738} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1454} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39305} {OA22X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_43090} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1416} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5513} {AOI22X1_RVT}
#@ size_cell {I_BLENDER_1/U1447} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5558} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1220} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5534} {OAI21X1_RVT}
#@ size_cell {I_BLENDER_0/U1179} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_39062} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_40383} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U2741} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U3501} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_27255} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U5473} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_37925} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U5735} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3263} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_112_inst_83312} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1471} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5532} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U1460} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1452} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5503} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_41589} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5824} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U249} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/U8833} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41785} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1450} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5611} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3054} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1455} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_65_5540} {NBUFFX16_RVT}
#@ size_cell {I_BLENDER_1/U4524} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37753} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U3074} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_4_inst_43610} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1462} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_43161} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_286_5292} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/U3348} {AO21X1_RVT}
#@ size_cell {I_BLENDER_1/U5951} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3395} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_4944} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U274} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80913} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4496} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3337} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3294} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U6206} {XNOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U2884} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40407} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3333} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3325} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40027} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_223_5317} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZINV_14_inst_83107} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/U3401} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3110} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U333} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42378} {IBUFFX16_RVT}
#@ size_cell {I_BLENDER_0/U3102} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U407} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U3322} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U3448} {AO22X1_RVT}
#@ size_cell {I_BLENDER_1/U4606} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U4090} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_39120} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_127_4927} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_31_5166} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_248_5291} {INVX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40479} {NAND3X1_RVT}
#@ size_cell {I_BLENDER_0/U3186} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3313} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U5195} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5928} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3482} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5296} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_108_4829} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38694} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U3480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4633} {NOR3X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_84_5071} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_41866} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_46_5052} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U4626} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5644} {INVX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_5_4819} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38245} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5105} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_0/U2846} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U3472} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5991} {XOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4566} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_42748} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U4680} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5961} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42742} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U3320} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSBUF_70_5754} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42950} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U4887} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/U4015} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_42909} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_6_43025} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_47_inst_79345} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_43_4707} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U5996} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_0/U6005} {XOR2X1_RVT}
#@ size_cell {I_BLENDER_1/U5392} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81109} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_228_inst_30028} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U1150} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_170_inst_30993} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U3979} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5773} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1195} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1142} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1141} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1192} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_96_inst_79467} {DELLN1X2_RVT}
#@ size_cell {I_BLENDER_1/U1241} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_60_inst_34935} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U2917} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U2967} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U1147} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80657} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U1189} {NOR2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_170_inst_79288} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_63_5381} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1267} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1325} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_34993} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_1/U2578} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38349} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_265_inst_35181} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U2577} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/U2595} {OA21X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_131_inst_79285} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_291_inst_79286} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U3480} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_102_inst_30035} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1575_3309} {INVX4_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_113_inst_79287} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_1576_3963} {IBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1286} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_501_inst_79413} {NBUFFX4_RVT}
#@ size_cell {I_PCI_TOP/U2809} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U2807} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/ZBUF_133_inst_35837} {NBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U3307} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U3321} {XOR3X1_RVT}
#@ size_cell {I_PCI_TOP/U7068} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/U1629} {XOR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1557} {NAND3X0_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_767_5738} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U3529} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3515} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U5524} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U3289} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/U2288} {XOR3X2_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_584_5806} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_625_5803} {INVX1_RVT}
#@ size_cell {I_PCI_TOP/U2905} {INVX2_RVT}
#@ size_cell {I_PCI_TOP/U6164} {FADDX1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_543_5662} {INVX4_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.2

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.3

#@ size_cell {I_BLENDER_0/ZBUF_154_inst_28778} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82834} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U8624} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2376} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_15_inst_83257} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42433} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1760} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_342_inst_79540} {NBUFFX4_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_95_inst_79843} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_212_5987} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42006} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_52_inst_30026} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_82128} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U41} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_81153} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2431} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U4179} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_799_6084} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U6436} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6270} {INVX0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_4_39322} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_80402} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_80929} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_9_inst_43459} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U399} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U8852} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U648} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_80345} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U977} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U912} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U681} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U678} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U917} {OR2X2_RVT}
#@ size_cell {I_BLENDER_0/U397} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/U872} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U664} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1383} {OAI22X1_RVT}
#@ size_cell {I_BLENDER_1/U617} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U988} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1341} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U965} {AO21X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_72_5408} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U2314} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U780} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U974} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2781} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U877} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U353} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U615} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U984} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U895} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_24_inst_83236} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U973} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1022} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_42875} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U779} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_40685} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ZINV_369_inst_43225} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U1258} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U289} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U5799} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U484} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_37741} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U352} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U1239} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U437} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5772} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42793} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_37850} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U5759} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_82_5179} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_11_5382} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U8515} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U444} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_117_5243} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U445} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U2167} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_1_40432} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_3_41696} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1458} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1467} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_5_inst_80383} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_175_5474} {INVX0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_5_82178} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_39840} {NAND3X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_27_inst_43344} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U4760} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U4311} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U2766} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U5850} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U6442} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_52_5011} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_90_5556} {INVX4_RVT}
#@ size_cell {I_BLENDER_0/U3227} {AO22X1_RVT}
#@ size_cell {I_BLENDER_0/U3453} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U502} {INVX1_RVT}
#@ size_cell {I_BLENDER_1/U5068} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U1391} {OA21X1_RVT}
#@ size_cell {I_BLENDER_0/U2367} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U6011} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_149_inst_79216} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_1/U1396} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U1300} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/U1128} {OR2X1_RVT}
#@ size_cell {I_BLENDER_1/HFSINV_83_4916} {IBUFFX2_RVT}
#@ size_cell {I_BLENDER_0/U766} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_82795} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U304} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_3_80748} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/U529} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/U4416} {AND2X4_RVT}
#@ size_cell {I_BLENDER_1/U4415} {NOR2X2_RVT}
#@ size_cell {I_BLENDER_1/U4181} {AND2X1_RVT}
#@ size_cell {I_PCI_TOP/U344} {OR2X1_RVT}
#@ size_cell {I_PCI_TOP/U1678} {AO22X1_RVT}
#@ size_cell {I_PCI_TOP/HFSINV_314_5523} {INVX4_RVT}
#@ size_cell {I_PCI_TOP/U5328} {NAND2X0_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.3

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.4

#@ size_cell {I_BLENDER_0/ctmTdsLR_4_81274} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_81757} {INVX2_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_9_inst_80133} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/U1402} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U1378} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_42814} {AND2X1_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_40068} {AND2X2_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_42460} {OR2X1_RVT}
#@ size_cell {I_BLENDER_0/U1960} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U396} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2891} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1243} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/U759} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_1_38713} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_2_81288} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U2640} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U386} {INVX1_RVT}
#@ size_cell {I_BLENDER_0/ZBUF_50_inst_35509} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_156_inst_79498} {NBUFFX2_RVT}
#@ size_cell {I_BLENDER_1/ZBUF_84_inst_80185} {NBUFFX8_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_941_6155} {IBUFFX2_RVT}
#@ size_cell {I_PCI_TOP/U5858} {NAND2X0_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.4

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.5

#@ size_cell {I_BLENDER_0/ctmTdsLR_3_38499} {AND2X1_RVT}
#@ size_cell {I_BLENDER_0/U2572} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/U1725} {NAND2X0_RVT}
#@ size_cell {I_BLENDER_0/HFSINV_25_5044} {INVX2_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.5

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.6

#@ size_cell {I_BLENDER_0/ctmTdsLR_2_38430} {AND2X1_RVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixC1.26158.6

#@ # -- Starting source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixFinalC1.26158.0

#@ size_cell {I_BLENDER_1/ctmTdsLR_1_38282} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_12_81483} {OR3X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_6_39649} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_0/U5241} {NAND3X0_LVT}
#@ size_cell {I_BLENDER_1/ctmTdsLR_4_80916} {NOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U849} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/U1362} {INVX1_LVT}
#@ size_cell {I_BLENDER_1/U4544} {INVX1_LVT}
#@ size_cell {I_BLENDER_0/U5717} {INVX2_LVT}
#@ size_cell {I_BLENDER_0/U995} {XOR2X2_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40689} {AOI21X1_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_80785} {NAND4X0_LVT}
#@ size_cell {I_BLENDER_0/ctmTdsLR_2_40445} {AND2X1_LVT}
#@ size_cell {I_BLENDER_1/HFSINV_190_5198} {INVX0_LVT}
#@ size_cell {I_CONTEXT_MEM/U39} {NAND2X0_LVT}
#@ size_cell {I_PCI_TOP/U821} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2481} {FADDX1_LVT}
#@ size_cell {I_PCI_TOP/U2957} {XOR3X2_LVT}
#@ size_cell {I_PCI_TOP/U725} {FADDX1_LVT}
#@ # -- End source /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/work/.eco_change.tcl.lkgfixFinalC1.26158.0

snpsExit
