[2025-09-16 21:15:18] START suite=cs trace=classification_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2477685 heartbeat IPC: 4.036 cumulative IPC: 4.036 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5753453 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5753453 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5753454 heartbeat IPC: 3.053 cumulative IPC: 5 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 17167381 heartbeat IPC: 0.8761 cumulative IPC: 0.8761 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 29564378 heartbeat IPC: 0.8066 cumulative IPC: 0.84 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 42825806 heartbeat IPC: 0.7541 cumulative IPC: 0.8092 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 56707525 heartbeat IPC: 0.7204 cumulative IPC: 0.785 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 71099880 heartbeat IPC: 0.6948 cumulative IPC: 0.7652 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 85819017 heartbeat IPC: 0.6794 cumulative IPC: 0.7494 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 101154391 heartbeat IPC: 0.6521 cumulative IPC: 0.7337 (Simulation time: 00 hr 10 min 23 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000024 cycles: 117101705 heartbeat IPC: 0.6271 cumulative IPC: 0.7185 (Simulation time: 00 hr 11 min 56 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 129750700 heartbeat IPC: 0.7906 cumulative IPC: 0.7258 (Simulation time: 00 hr 13 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 136010851 cumulative IPC: 0.7352 (Simulation time: 00 hr 14 min 24 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 136010851 cumulative IPC: 0.7352 (Simulation time: 00 hr 14 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7352 instructions: 100000000 cycles: 136010851
CPU 0 Branch Prediction Accuracy: 99.89% MPKI: 0.00329 Average ROB Occupancy at Mispredict: 6.323e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00116
BRANCH_INDIRECT: 0.00166
BRANCH_CONDITIONAL: 0.00047
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 628572
LQ_STALL: 4199
SQ_STALL: 80485


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.66992
REPLAY_LOAD: 73.62849
NON_REPLAY_LOAD: 12.42562

== Total ==
ADDR_TRANS: 98990
REPLAY_LOAD: 200564
NON_REPLAY_LOAD: 329018

== Counts ==
ADDR_TRANS: 1024
REPLAY_LOAD: 2724
NON_REPLAY_LOAD: 26479

cpu0->cpu0_STLB TOTAL        ACCESS:     633037 HIT:     426345 MISS:     206692 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     633037 HIT:     426345 MISS:     206692 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 137.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1313538 HIT:     365585 MISS:     947953 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     754750 HIT:     173351 MISS:     581399 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43455 HIT:      27736 MISS:      15719 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      60377 HIT:      60069 MISS:        308 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     454956 HIT:     104429 MISS:     350527 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 71.86 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6312463 HIT:    6302006 MISS:      10457 MSHR_MERGE:       3730
cpu0->cpu0_L1I LOAD         ACCESS:    6312463 HIT:    6302006 MISS:      10457 MSHR_MERGE:       3730
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 95.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11782592 HIT:   10210533 MISS:    1572059 MSHR_MERGE:     325624
cpu0->cpu0_L1D LOAD         ACCESS:    9615981 HIT:    8648392 MISS:     967589 MSHR_MERGE:     219565
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1684136 HIT:    1534940 MISS:     149196 MSHR_MERGE:     105741
cpu0->cpu0_L1D TRANSLATION  ACCESS:     482475 HIT:      27201 MISS:     455274 MSHR_MERGE:        318
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 62.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5114946 HIT:    5112757 MISS:       2189 MSHR_MERGE:       1296
cpu0->cpu0_ITLB LOAD         ACCESS:    5114946 HIT:    5112757 MISS:       2189 MSHR_MERGE:       1296
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 152.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11247743 HIT:   10430817 MISS:     816926 MSHR_MERGE:     184782
cpu0->cpu0_DTLB LOAD         ACCESS:   11247743 HIT:   10430817 MISS:     816926 MSHR_MERGE:     184782
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 48.79 cycles
cpu0->LLC TOTAL        ACCESS:     972143 HIT:     434186 MISS:     537957 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     581399 HIT:     243415 MISS:     337984 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      15719 HIT:        202 MISS:      15517 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      24498 HIT:      24339 MISS:        159 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     350527 HIT:     166230 MISS:     184297 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.84 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7893
  ROW_BUFFER_MISS:     529904
  AVG DBUS CONGESTED CYCLE: 7.241
Channel 0 WQ ROW_BUFFER_HIT:       6337
  ROW_BUFFER_MISS:      16902
  FULL:          0
Channel 0 REFRESHES ISSUED:      11334

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       330518        46671        64340        50523
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1254         9787        18762        30000
  STLB miss resolved @ L2C                0         4167        35787        51808        75775
  STLB miss resolved @ LLC                0         3765        33407        78424       106685
  STLB miss resolved @ MEM                0         1319        12034        88728       141301

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                468           28          298           57          356
---------------------------------------------------------------
  STLB miss resolved @ L1D                5            1            1            9          127
  STLB miss resolved @ L2C                2            1            0            3           19
  STLB miss resolved @ LLC                3            2            1           19           52
  STLB miss resolved @ MEM               27            6           11           61          777
[2025-09-16 21:29:43] END   suite=cs trace=classification_phase3_core1 (rc=0)
