[
    {
        "name": "_Z17systolic_top_uartbbbbbbbbRbS_S_S_S_S_S_S_",
        "df_function": "%F638",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 340,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 530,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 340,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 530,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 systolic_top_uart) BB 'codeRepl' [Atomic] 'Outline_T3_F638_R2_Atomic'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 383,
                        "column": 14
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 386,
                        "column": 29
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 382,
                                    "column": 0
                                },
                                "id": "VId_1691_!c?(?,?)",
                                "name": "opcode",
                                "display_name": "opcode_t opcode"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 341,
                                    "column": 0
                                },
                                "id": "VId_1433_!c?(?,?)",
                                "name": "opcode_in0",
                                "display_name": "bool opcode_in0"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 342,
                                    "column": 0
                                },
                                "id": "VId_1434_!c?(?,?)",
                                "name": "opcode_in1",
                                "display_name": "bool opcode_in1"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 343,
                                    "column": 0
                                },
                                "id": "VId_1435_!c?(?,?)",
                                "name": "opcode_in2",
                                "display_name": "bool opcode_in2"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 344,
                                    "column": 0
                                },
                                "id": "VId_1436_!c?(?,?)",
                                "name": "opcode_in3",
                                "display_name": "bool opcode_in3"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 3
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1
                },
                "subregions": [
                    {
                        "id": "%F647_R1",
                        "description": "<function entry>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 383,
                                "column": 14
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 386,
                                "column": 29
                            }
                        }
                    }
                ],
                "subdataflow": []
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 systolic_top_uart) BB 'codeRepl1' [Switch,Atomic] 'Outline_T4_F638_R3_Switch'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 410,
                        "column": 23
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 427,
                        "column": 61
                    }
                },
                "display_name": "Process 2",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 350,
                                    "column": 0
                                },
                                "id": "VId_1441_*0(0,8)arg",
                                "name": "done_out",
                                "display_name": "bool &done_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 426,
                                        "column": 17
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 8
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 351,
                                    "column": 0
                                },
                                "id": "VId_1442_*0(0,8)arg",
                                "name": "busy_out",
                                "display_name": "bool &busy_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 426,
                                        "column": 33
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 9
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 352,
                                    "column": 0
                                },
                                "id": "VId_1443_*0(0,8)arg",
                                "name": "rx_out",
                                "display_name": "bool &rx_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 426,
                                        "column": 47
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 10
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 353,
                                    "column": 0
                                },
                                "id": "VId_1444_*0(0,8)arg",
                                "name": "out4",
                                "display_name": "bool &out4"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 427,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 11
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 354,
                                    "column": 0
                                },
                                "id": "VId_1445_*0(0,8)arg",
                                "name": "out5",
                                "display_name": "bool &out5"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 427,
                                        "column": 25
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 12
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 355,
                                    "column": 0
                                },
                                "id": "VId_1446_*0(0,8)arg",
                                "name": "out6",
                                "display_name": "bool &out6"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 427,
                                        "column": 37
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 13
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 356,
                                    "column": 0
                                },
                                "id": "VId_1447_*0(0,8)arg",
                                "name": "out7",
                                "display_name": "bool &out7"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 427,
                                        "column": 49
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 14
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 357,
                                    "column": 0
                                },
                                "id": "VId_1448_*0(0,8)arg",
                                "name": "out8",
                                "display_name": "bool &out8"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 427,
                                        "column": 61
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 15
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1702_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 348,
                                    "column": 0
                                },
                                "id": "VId_1440_!c?(?,?)",
                                "name": "rst_in",
                                "display_name": "bool rst_in"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 7
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 393,
                                    "column": 0
                                },
                                "id": "VId_10_.A0(0,32)",
                                "name": "sys_state.state",
                                "display_name": "state_enum systolic_state_t::state"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 410,
                                        "column": 23
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 403,
                                    "column": 0
                                },
                                "id": "VId_16_!c?(?,?)",
                                "name": "fsm_state",
                                "display_name": "<unknown> fsm_state"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 416,
                                        "column": 18
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 404,
                                    "column": 0
                                },
                                "id": "VId_17_!c?(?,?)",
                                "name": "load_count",
                                "display_name": "unsigned int load_count"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 417,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 404,
                                    "column": 0
                                },
                                "id": "VId_18_!c?(?,?)",
                                "name": "send_count",
                                "display_name": "unsigned int send_count"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 417,
                                        "column": 33
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 405,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "internal_busy",
                                "display_name": "bool internal_busy"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 418,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 405,
                                    "column": 0
                                },
                                "id": "VId_20_!c?(?,?)",
                                "name": "internal_done",
                                "display_name": "bool internal_done"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 418,
                                        "column": 43
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 397,
                                    "column": 0
                                },
                                "id": "VId_12_.A0(0,8)",
                                "name": "rx_st.active",
                                "display_name": "bool UartRxState::active"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 420,
                                        "column": 21
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 397,
                                    "column": 0
                                },
                                "id": "VId_12_.A1(32,32)",
                                "name": "rx_st.bitcount",
                                "display_name": "unsigned int UartRxState::bitcount"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 420,
                                        "column": 43
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 399,
                                    "column": 0
                                },
                                "id": "VId_14_!c?(?,?)",
                                "name": "rx_data",
                                "display_name": "unsigned int rx_data"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 421,
                                        "column": 16
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 400,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "rx_valid",
                                "display_name": "bool rx_valid"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 421,
                                        "column": 28
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A0(0,8)",
                                "name": "tx_st.active",
                                "display_name": "bool UartTxState::active"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 423,
                                        "column": 21
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A1(32,32)",
                                "name": "tx_st.bitcount",
                                "display_name": "unsigned int UartTxState::bitcount"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 423,
                                        "column": 43
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A4(104,8)",
                                "name": "tx_st.tx_out",
                                "display_name": "bool UartTxState::tx_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 424,
                                        "column": 40
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A5(112,8)",
                                "name": "tx_st.data_latched",
                                "display_name": "bool UartTxState::data_latched"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 424,
                                        "column": 65
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 393,
                                    "column": 0
                                },
                                "id": "VId_10_.A3(96,288)[?(?,32)]",
                                "name": "sys_state.partial_sum[*]",
                                "display_name": "acc_t systolic_state_t::partial_sum[9]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 48,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 389,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,32)]",
                                "name": "A[*]",
                                "display_name": "data_t A[9]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 389,
                                    "column": 0
                                },
                                "id": "VId_8_[?(?,32)]",
                                "name": "B[*]",
                                "display_name": "data_t B[9]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 390,
                                    "column": 0
                                },
                                "id": "VId_9_[?(?,32)]",
                                "name": "C[*]",
                                "display_name": "acc_t C[9]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 24
                },
                "subregions": [
                    {
                        "id": "%F648_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 410,
                                "column": 23
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 427,
                                "column": 61
                            }
                        }
                    },
                    {
                        "id": "%F648_R13",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 9,
                            "max": 9
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 9,
                            "max": 9
                        },
                        "tc": {
                            "min": 9,
                            "max": 9
                        },
                        "ureg_id": "%L27",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 412,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 415,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "A",
                                    "display_name": "A",
                                    "id": "7",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 389,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "B",
                                    "display_name": "B",
                                    "id": "8",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 389,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "C",
                                    "display_name": "C",
                                    "id": "9",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 390,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "sys_state",
                                    "display_name": "sys_state",
                                    "id": "10",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 393,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "5": {
                "id": "5",
                "name": "Region<OutlineCall(R4 systolic_top_uart) BB 'codeRepl2' [Switch,Atomic] 'Outline_T5_F638_R20_Call'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 436,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 436,
                        "column": 59
                    }
                },
                "display_name": "Process 3",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1702_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1706_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 346,
                                    "column": 0
                                },
                                "id": "VId_1438_!c?(?,?)",
                                "name": "tx_in",
                                "display_name": "bool tx_in"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 5
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 400,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "rx_valid",
                                "display_name": "bool rx_valid"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 236,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 268,
                                        "column": 25
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 397,
                                    "column": 0
                                },
                                "id": "VId_12_.A0(0,8)",
                                "name": "rx_st.active",
                                "display_name": "bool UartRxState::active"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 243,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 266,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 245,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 397,
                                    "column": 0
                                },
                                "id": "VId_12_.A2(64,32)",
                                "name": "rx_st.sample_count",
                                "display_name": "unsigned int UartRxState::sample_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 252,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 252,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 263,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 397,
                                    "column": 0
                                },
                                "id": "VId_12_.A1(32,32)",
                                "name": "rx_st.bitcount",
                                "display_name": "unsigned int UartRxState::bitcount"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 255,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 264,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 264,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 246,
                                        "column": 43
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 397,
                                    "column": 0
                                },
                                "id": "VId_12_.A3(96,8)",
                                "name": "rx_st.shift_reg",
                                "display_name": "unsigned char UartRxState::shift_reg"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 259,
                                        "column": 57
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 267,
                                        "column": 28
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 259,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 399,
                                    "column": 0
                                },
                                "id": "VId_14_!c?(?,?)",
                                "name": "rx_data",
                                "display_name": "unsigned int rx_data"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 267,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 15
                },
                "subregions": [
                    {
                        "id": "%F649_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 59
                            }
                        }
                    },
                    {
                        "id": "%F649_R4",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F639",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 59
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 13,
                            "max": 13
                        },
                        "ureg_id": "%F639",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 59
                            }
                        }
                    }
                ]
            },
            "6": {
                "id": "6",
                "name": "Region<OutlineCall(R5 systolic_top_uart) BB 'codeRepl4' [Switch,Atomic] 'Outline_T6_F638_R21_Call'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 439,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 439,
                        "column": 62
                    }
                },
                "display_name": "Process 4",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1706_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 0,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 352,
                                    "column": 0
                                },
                                "id": "VId_1443_*0(0,8)arg",
                                "name": "rx_out",
                                "display_name": "bool &rx_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 334,
                                        "column": 11
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 10
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1710_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A4(104,8)",
                                "name": "tx_st.tx_out",
                                "display_name": "bool UartTxState::tx_out"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 334,
                                        "column": 15
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 307,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 317,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 319,
                                        "column": 23
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A0(0,8)",
                                "name": "tx_st.active",
                                "display_name": "bool UartTxState::active"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 297,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 324,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A5(112,8)",
                                "name": "tx_st.data_latched",
                                "display_name": "bool UartTxState::data_latched"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 308,
                                        "column": 28
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 326,
                                        "column": 32
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A2(64,32)",
                                "name": "tx_st.sample_count",
                                "display_name": "unsigned int UartTxState::sample_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 311,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 311,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 313,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A1(32,32)",
                                "name": "tx_st.bitcount",
                                "display_name": "unsigned int UartTxState::bitcount"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 314,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 314,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 325,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A3(96,8)",
                                "name": "tx_st.shift_reg",
                                "display_name": "unsigned char UartTxState::shift_reg"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 316,
                                        "column": 28
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 318,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 12
                },
                "subregions": [
                    {
                        "id": "%F650_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 439,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 439,
                                "column": 62
                            }
                        }
                    },
                    {
                        "id": "%F650_R5",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F640",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 439,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 439,
                                "column": 62
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 9,
                            "max": 9
                        },
                        "ureg_id": "%F640",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 439,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 439,
                                "column": 62
                            }
                        }
                    }
                ]
            },
            "7": {
                "id": "7",
                "name": "Region<OutlineCall(R6 systolic_top_uart) BB 'codeRepl6' [Switch,Atomic] 'Outline_T7_F638_R22_Switch'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 442,
                        "column": 12
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 516,
                        "column": 30
                    }
                },
                "display_name": "Process 5",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1710_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 382,
                                    "column": 0
                                },
                                "id": "VId_1691_!c?(?,?)",
                                "name": "opcode",
                                "display_name": "opcode_t opcode"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1715_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 345,
                                    "column": 0
                                },
                                "id": "VId_1437_!c?(?,?)",
                                "name": "start_in",
                                "display_name": "bool start_in"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 4
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 403,
                                    "column": 0
                                },
                                "id": "VId_16_!c?(?,?)",
                                "name": "fsm_state",
                                "display_name": "<unknown> fsm_state"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 442,
                                        "column": 12
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 464,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 445,
                                        "column": 22
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 481,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 494,
                                        "column": 22
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 514,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 400,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "rx_valid",
                                "display_name": "bool rx_valid"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 455,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 472,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 399,
                                    "column": 0
                                },
                                "id": "VId_14_!c?(?,?)",
                                "name": "rx_data",
                                "display_name": "unsigned int rx_data"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 456,
                                        "column": 49
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 473,
                                        "column": 49
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 404,
                                    "column": 0
                                },
                                "id": "VId_17_!c?(?,?)",
                                "name": "load_count",
                                "display_name": "unsigned int load_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 456,
                                        "column": 15
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 473,
                                        "column": 15
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 461,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 463,
                                        "column": 27
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 446,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 478,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 480,
                                        "column": 27
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 389,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,32)]",
                                "name": "A[*]",
                                "display_name": "data_t A[9]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 3
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 186,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 405,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "internal_busy",
                                "display_name": "bool internal_busy"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 447,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 515,
                                        "column": 30
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 405,
                                    "column": 0
                                },
                                "id": "VId_20_!c?(?,?)",
                                "name": "internal_done",
                                "display_name": "bool internal_done"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 448,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 516,
                                        "column": 30
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 389,
                                    "column": 0
                                },
                                "id": "VId_8_[?(?,32)]",
                                "name": "B[*]",
                                "display_name": "data_t B[9]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 142,
                                        "column": 47
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 186,
                                        "column": 41
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 393,
                                    "column": 0
                                },
                                "id": "VId_10_.A0(0,32)",
                                "name": "sys_state.state",
                                "display_name": "state_enum systolic_state_t::state"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 110,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 216,
                                        "column": 20
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 120,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 127,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 147,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 394,
                                    "column": 0
                                },
                                "id": "VId_11_!c?(?,?)",
                                "name": "done_array",
                                "display_name": "bool done_array"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 493,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 214,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 112,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 393,
                                    "column": 0
                                },
                                "id": "VId_10_.A2(64,8)",
                                "name": "sys_state.busy",
                                "display_name": "bool systolic_state_t::busy"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 9,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 113,
                                        "column": 29
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 9,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 215,
                                        "column": 19
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 9,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 114,
                                        "column": 24
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 393,
                                    "column": 0
                                },
                                "id": "VId_10_.A1(32,32)",
                                "name": "sys_state.k",
                                "display_name": "int systolic_state_t::k"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 133,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 121,
                                        "column": 25
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 145,
                                        "column": 20
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 393,
                                    "column": 0
                                },
                                "id": "VId_10_.A3(96,288)[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                                "name": "sys_state.partial_sum[*].V.VAL",
                                "display_name": "ValType systolic_state_t::ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 48,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 141,
                                        "column": 46
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 48,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 48,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 48,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 141,
                                        "column": 46
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 390,
                                    "column": 0
                                },
                                "id": "VId_9_[?(?,32)]",
                                "name": "C[*]",
                                "display_name": "acc_t C[9]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 65,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 180,
                                        "column": 42
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 8
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 197,
                                        "column": 43
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 206,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 8
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 8
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 9
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 8
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 36,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 8
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 22,
                                    "column": 0
                                },
                                "id": "VId_6_!c?(?,?)",
                                "name": "LR",
                                "display_name": "const acc_t LR"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 404,
                                    "column": 0
                                },
                                "id": "VId_18_!c?(?,?)",
                                "name": "send_count",
                                "display_name": "unsigned int send_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 505,
                                        "column": 49
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 495,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 508,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A0(0,8)",
                                "name": "tx_st.active",
                                "display_name": "bool UartTxState::active"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 504,
                                        "column": 19
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 398,
                                    "column": 0
                                },
                                "id": "VId_13_.A5(112,8)",
                                "name": "tx_st.data_latched",
                                "display_name": "bool UartTxState::data_latched"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 504,
                                        "column": 36
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 390,
                                    "column": 0
                                },
                                "id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)",
                                "name": "C[*].V.VAL",
                                "display_name": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 505,
                                        "column": 46
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 2946
                },
                "subregions": [
                    {
                        "id": "%F651_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 442,
                                "column": 12
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 516,
                                "column": 30
                            }
                        }
                    },
                    {
                        "id": "%F651_R49",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F641",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 492,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 492,
                                "column": 75
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 2937,
                            "max": 2937
                        },
                        "ureg_id": "%F641",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 492,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 492,
                                "column": 75
                            }
                        }
                    }
                ]
            },
            "8": {
                "id": "8",
                "name": "Region<OutlineCall(R7 systolic_top_uart) BB 'codeRepl8' [Switch,Atomic] 'Outline_T8_F638_R69_Atomic'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 526,
                        "column": 14
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 529,
                        "column": 57
                    }
                },
                "display_name": "Process 6",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1715_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 350,
                                    "column": 0
                                },
                                "id": "VId_1441_*0(0,8)arg",
                                "name": "done_out",
                                "display_name": "bool &done_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 526,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 8
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 351,
                                    "column": 0
                                },
                                "id": "VId_1442_*0(0,8)arg",
                                "name": "busy_out",
                                "display_name": "bool &busy_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 527,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 9
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 353,
                                    "column": 0
                                },
                                "id": "VId_1444_*0(0,8)arg",
                                "name": "out4",
                                "display_name": "bool &out4"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 529,
                                        "column": 9
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 11
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 354,
                                    "column": 0
                                },
                                "id": "VId_1445_*0(0,8)arg",
                                "name": "out5",
                                "display_name": "bool &out5"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 529,
                                        "column": 21
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 12
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 355,
                                    "column": 0
                                },
                                "id": "VId_1446_*0(0,8)arg",
                                "name": "out6",
                                "display_name": "bool &out6"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 529,
                                        "column": 33
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 13
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 356,
                                    "column": 0
                                },
                                "id": "VId_1447_*0(0,8)arg",
                                "name": "out7",
                                "display_name": "bool &out7"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 529,
                                        "column": 45
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 14
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 357,
                                    "column": 0
                                },
                                "id": "VId_1448_*0(0,8)arg",
                                "name": "out8",
                                "display_name": "bool &out8"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 529,
                                        "column": 57
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 15
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 405,
                                    "column": 0
                                },
                                "id": "VId_20_!c?(?,?)",
                                "name": "internal_done",
                                "display_name": "bool internal_done"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 526,
                                        "column": 16
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 405,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "internal_busy",
                                "display_name": "bool internal_busy"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 527,
                                        "column": 16
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 3
                },
                "subregions": [
                    {
                        "id": "%F652_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 526,
                                "column": 14
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 529,
                                "column": 57
                            }
                        }
                    },
                    {
                        "id": "%F652_R4",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": []
            }
        },
        "channels": {
            "opcode_in0_RAW_1_3_#0": {
                "name": "opcode_in0_RAW_1_3_#0",
                "variable_id": "VId_1433_!c?(?,?)",
                "variable_name": "opcode_in0",
                "declaration": "bool opcode_in0",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 341,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_in1_RAW_1_3_#1": {
                "name": "opcode_in1_RAW_1_3_#1",
                "variable_id": "VId_1434_!c?(?,?)",
                "variable_name": "opcode_in1",
                "declaration": "bool opcode_in1",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 342,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_in2_RAW_1_3_#2": {
                "name": "opcode_in2_RAW_1_3_#2",
                "variable_id": "VId_1435_!c?(?,?)",
                "variable_name": "opcode_in2",
                "declaration": "bool opcode_in2",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 343,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_in3_RAW_1_3_#3": {
                "name": "opcode_in3_RAW_1_3_#3",
                "variable_id": "VId_1436_!c?(?,?)",
                "variable_name": "opcode_in3",
                "declaration": "bool opcode_in3",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 344,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "3"
            },
            "rst_in_RAW_1_4_#4": {
                "name": "rst_in_RAW_1_4_#4",
                "variable_id": "VId_1440_!c?(?,?)",
                "variable_name": "rst_in",
                "declaration": "bool rst_in",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 348,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "4"
            },
            "A[*]_WAW_1_4_#5": {
                "name": "A[*]_WAW_1_4_#5",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "B[*]_WAW_1_4_#6": {
                "name": "B[*]_WAW_1_4_#6",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "C[*]_WAW_1_4_#7": {
                "name": "C[*]_WAW_1_4_#7",
                "variable_id": "VId_9_[?(?,32)]",
                "variable_name": "C[*]",
                "declaration": "acc_t C[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 390,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "sys_state.state_WAW_1_4_#8": {
                "name": "sys_state.state_WAW_1_4_#8",
                "variable_id": "VId_10_.A0(0,32)",
                "variable_name": "sys_state.state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 353,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "sys_state.partial_sum[*].V.VAL_WAW_1_4_#9": {
                "name": "sys_state.partial_sum[*].V.VAL_WAW_1_4_#9",
                "variable_id": "VId_10_.A3(96,288)[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "sys_state.partial_sum[*].V.VAL",
                "declaration": "ValType systolic_state_t::ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 353,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_st.active_WAW_1_4_#10": {
                "name": "rx_st.active_WAW_1_4_#10",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 73,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_st.bitcount_WAW_1_4_#11": {
                "name": "rx_st.bitcount_WAW_1_4_#11",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 73,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.active_WAW_1_4_#12": {
                "name": "tx_st.active_WAW_1_4_#12",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.bitcount_WAW_1_4_#13": {
                "name": "tx_st.bitcount_WAW_1_4_#13",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.tx_out_WAW_1_4_#14": {
                "name": "tx_st.tx_out_WAW_1_4_#14",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.data_latched_WAW_1_4_#15": {
                "name": "tx_st.data_latched_WAW_1_4_#15",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_data_WAW_1_4_#16": {
                "name": "rx_data_WAW_1_4_#16",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 399,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_valid_WAW_1_4_#17": {
                "name": "rx_valid_WAW_1_4_#17",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 400,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "fsm_state_WAW_1_4_#18": {
                "name": "fsm_state_WAW_1_4_#18",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 403,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "load_count_WAW_1_4_#19": {
                "name": "load_count_WAW_1_4_#19",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "send_count_WAW_1_4_#20": {
                "name": "send_count_WAW_1_4_#20",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "internal_busy_WAW_1_4_#21": {
                "name": "internal_busy_WAW_1_4_#21",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "internal_done_WAW_1_4_#22": {
                "name": "internal_done_WAW_1_4_#22",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_in_RAW_1_5_#23": {
                "name": "tx_in_RAW_1_5_#23",
                "variable_id": "VId_1438_!c?(?,?)",
                "variable_name": "tx_in",
                "declaration": "bool tx_in",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 346,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "5"
            },
            "{Return Token}_RAW_4_5_#24": {
                "name": "{Return Token}_RAW_4_5_#24",
                "variable_id": "VId_1702_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.active_RAW_4_5_#25": {
                "name": "rx_st.active_RAW_4_5_#25",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.bitcount_RAW_4_5_#26": {
                "name": "rx_st.bitcount_RAW_4_5_#26",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.sample_count_RAW_1_5_#27": {
                "name": "rx_st.sample_count_RAW_1_5_#27",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "1",
                "sink": "5"
            },
            "rx_st.shift_reg_RAW_1_5_#28": {
                "name": "rx_st.shift_reg_RAW_1_5_#28",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 16,
                    "channel_rate": 5.431093007467753E-3
                },
                "source": "1",
                "sink": "5"
            },
            "rx_st.active_WAW_4_5_#29": {
                "name": "rx_st.active_WAW_4_5_#29",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.bitcount_WAW_4_5_#30": {
                "name": "rx_st.bitcount_WAW_4_5_#30",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.sample_count_WAW_1_5_#31": {
                "name": "rx_st.sample_count_WAW_1_5_#31",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "1",
                "sink": "5"
            },
            "rx_st.shift_reg_WAW_1_5_#32": {
                "name": "rx_st.shift_reg_WAW_1_5_#32",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "1",
                "sink": "5"
            },
            "rx_data_WAW_4_5_#33": {
                "name": "rx_data_WAW_4_5_#33",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 399,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "rx_valid_WAW_4_5_#34": {
                "name": "rx_valid_WAW_4_5_#34",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 400,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "{Return Token}_RAW_5_6_#35": {
                "name": "{Return Token}_RAW_5_6_#35",
                "variable_id": "VId_1706_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "5",
                "sink": "6"
            },
            "tx_st.active_RAW_4_6_#36": {
                "name": "tx_st.active_RAW_4_6_#36",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.bitcount_RAW_4_6_#37": {
                "name": "tx_st.bitcount_RAW_4_6_#37",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.sample_count_RAW_1_6_#38": {
                "name": "tx_st.sample_count_RAW_1_6_#38",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.shift_reg_RAW_1_6_#39": {
                "name": "tx_st.shift_reg_RAW_1_6_#39",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 2.7155465037338763E-3
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.tx_out_RAW_4_6_#40": {
                "name": "tx_st.tx_out_RAW_4_6_#40",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "4",
                "sink": "6"
            },
            "rx_out_WAW_4_6_#41": {
                "name": "rx_out_WAW_4_6_#41",
                "variable_id": "VId_1443_*0(0,8)arg",
                "variable_name": "rx_out",
                "declaration": "bool &rx_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 352,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.active_WAW_4_6_#42": {
                "name": "tx_st.active_WAW_4_6_#42",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.bitcount_WAW_4_6_#43": {
                "name": "tx_st.bitcount_WAW_4_6_#43",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.sample_count_WAW_1_6_#44": {
                "name": "tx_st.sample_count_WAW_1_6_#44",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.shift_reg_WAW_1_6_#45": {
                "name": "tx_st.shift_reg_WAW_1_6_#45",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.tx_out_WAW_4_6_#46": {
                "name": "tx_st.tx_out_WAW_4_6_#46",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.data_latched_WAW_4_6_#47": {
                "name": "tx_st.data_latched_WAW_4_6_#47",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "start_in_RAW_1_7_#48": {
                "name": "start_in_RAW_1_7_#48",
                "variable_id": "VId_1437_!c?(?,?)",
                "variable_name": "start_in",
                "declaration": "bool start_in",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 345,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "7"
            },
            "{Return Token}_RAW_6_7_#49": {
                "name": "{Return Token}_RAW_6_7_#49",
                "variable_id": "VId_1710_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "6",
                "sink": "7"
            },
            "opcode_RAW_3_7_#50": {
                "name": "opcode_RAW_3_7_#50",
                "variable_id": "VId_1691_!c?(?,?)",
                "variable_name": "opcode",
                "declaration": "opcode_t opcode",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 382,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 2.7155465037338763E-3
                },
                "source": "3",
                "sink": "7"
            },
            "LR_RAW_1_7_#51": {
                "name": "LR_RAW_1_7_#51",
                "variable_id": "VId_6_!c?(?,?)",
                "variable_name": "LR",
                "declaration": "const acc_t LR",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 22,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "1",
                "sink": "7"
            },
            "A[*]_RAW_4_7_#52": {
                "name": "A[*]_RAW_4_7_#52",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "metrics": {
                    "volume": 384,
                    "channel_rate": 1.3034623217922606E-1
                },
                "source": "4",
                "sink": "7"
            },
            "B[*]_RAW_4_7_#53": {
                "name": "B[*]_RAW_4_7_#53",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "metrics": {
                    "volume": 576,
                    "channel_rate": 1.955193482688391E-1
                },
                "source": "4",
                "sink": "7"
            },
            "C[*]_RAW_4_7_#54": {
                "name": "C[*]_RAW_4_7_#54",
                "variable_id": "VId_9_[?(?,32)]",
                "variable_name": "C[*]",
                "declaration": "acc_t C[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 390,
                    "column": 0
                },
                "metrics": {
                    "volume": 2304,
                    "channel_rate": 7.820773930753564E-1
                },
                "source": "4",
                "sink": "7"
            },
            "sys_state.state_RAW_4_7_#55": {
                "name": "sys_state.state_RAW_4_7_#55",
                "variable_id": "VId_10_.A0(0,32)",
                "variable_name": "sys_state.state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "4",
                "sink": "7"
            },
            "sys_state.k_RAW_1_7_#56": {
                "name": "sys_state.k_RAW_1_7_#56",
                "variable_id": "VId_10_.A1(32,32)",
                "variable_name": "sys_state.k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "1",
                "sink": "7"
            },
            "sys_state.busy_RAW_1_7_#57": {
                "name": "sys_state.busy_RAW_1_7_#57",
                "variable_id": "VId_10_.A2(64,8)",
                "variable_name": "sys_state.busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "7"
            },
            "sys_state.partial_sum[*].V.VAL_RAW_4_7_#58": {
                "name": "sys_state.partial_sum[*].V.VAL_RAW_4_7_#58",
                "variable_id": "VId_10_.A3(96,288)[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "sys_state.partial_sum[*].V.VAL",
                "declaration": "ValType systolic_state_t::ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 576,
                    "channel_rate": 1.955193482688391E-1
                },
                "source": "4",
                "sink": "7"
            },
            "done_array_RAW_1_7_#59": {
                "name": "done_array_RAW_1_7_#59",
                "variable_id": "VId_11_!c?(?,?)",
                "variable_name": "done_array",
                "declaration": "bool done_array",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 394,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "1",
                "sink": "7"
            },
            "tx_st.active_RAW_6_7_#60": {
                "name": "tx_st.active_RAW_6_7_#60",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "6",
                "sink": "7"
            },
            "tx_st.data_latched_RAW_6_7_#61": {
                "name": "tx_st.data_latched_RAW_6_7_#61",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "6",
                "sink": "7"
            },
            "rx_data_RAW_5_7_#62": {
                "name": "rx_data_RAW_5_7_#62",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 399,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "5",
                "sink": "7"
            },
            "rx_valid_RAW_5_7_#63": {
                "name": "rx_valid_RAW_5_7_#63",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 400,
                    "column": 0
                },
                "metrics": {
                    "volume": 2,
                    "channel_rate": 6.788866259334691E-4
                },
                "source": "5",
                "sink": "7"
            },
            "fsm_state_RAW_4_7_#64": {
                "name": "fsm_state_RAW_4_7_#64",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 403,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "4",
                "sink": "7"
            },
            "load_count_RAW_4_7_#65": {
                "name": "load_count_RAW_4_7_#65",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "4",
                "sink": "7"
            },
            "send_count_RAW_4_7_#66": {
                "name": "send_count_RAW_4_7_#66",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "4",
                "sink": "7"
            },
            "A[*]_WAW_4_7_#67": {
                "name": "A[*]_WAW_4_7_#67",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "B[*]_WAW_4_7_#68": {
                "name": "B[*]_WAW_4_7_#68",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "C[*]_WAW_4_7_#69": {
                "name": "C[*]_WAW_4_7_#69",
                "variable_id": "VId_9_[?(?,32)]",
                "variable_name": "C[*]",
                "declaration": "acc_t C[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 390,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "sys_state.state_WAW_4_7_#70": {
                "name": "sys_state.state_WAW_4_7_#70",
                "variable_id": "VId_10_.A0(0,32)",
                "variable_name": "sys_state.state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "sys_state.k_WAW_1_7_#71": {
                "name": "sys_state.k_WAW_1_7_#71",
                "variable_id": "VId_10_.A1(32,32)",
                "variable_name": "sys_state.k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "1",
                "sink": "7"
            },
            "sys_state.busy_WAW_1_7_#72": {
                "name": "sys_state.busy_WAW_1_7_#72",
                "variable_id": "VId_10_.A2(64,8)",
                "variable_name": "sys_state.busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "1",
                "sink": "7"
            },
            "sys_state.partial_sum[*].V.VAL_WAW_4_7_#73": {
                "name": "sys_state.partial_sum[*].V.VAL_WAW_4_7_#73",
                "variable_id": "VId_10_.A3(96,288)[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "sys_state.partial_sum[*].V.VAL",
                "declaration": "ValType systolic_state_t::ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "done_array_WAW_1_7_#74": {
                "name": "done_array_WAW_1_7_#74",
                "variable_id": "VId_11_!c?(?,?)",
                "variable_name": "done_array",
                "declaration": "bool done_array",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 394,
                    "column": 0
                },
                "source": "1",
                "sink": "7"
            },
            "fsm_state_WAW_4_7_#75": {
                "name": "fsm_state_WAW_4_7_#75",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 403,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "load_count_WAW_4_7_#76": {
                "name": "load_count_WAW_4_7_#76",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "send_count_WAW_4_7_#77": {
                "name": "send_count_WAW_4_7_#77",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "internal_busy_WAW_4_7_#78": {
                "name": "internal_busy_WAW_4_7_#78",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "internal_done_WAW_4_7_#79": {
                "name": "internal_done_WAW_4_7_#79",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "tx_st.active_RAR_6_7_#80": {
                "name": "tx_st.active_RAR_6_7_#80",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "6",
                "sink": "7"
            },
            "{Return Token}_RAW_7_8_#81": {
                "name": "{Return Token}_RAW_7_8_#81",
                "variable_id": "VId_1715_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "7",
                "sink": "8"
            },
            "internal_busy_RAW_7_8_#82": {
                "name": "internal_busy_RAW_7_8_#82",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "7",
                "sink": "8"
            },
            "internal_done_RAW_7_8_#83": {
                "name": "internal_done_RAW_7_8_#83",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "7",
                "sink": "8"
            },
            "done_out_WAW_4_8_#84": {
                "name": "done_out_WAW_4_8_#84",
                "variable_id": "VId_1441_*0(0,8)arg",
                "variable_name": "done_out",
                "declaration": "bool &done_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 350,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "busy_out_WAW_4_8_#85": {
                "name": "busy_out_WAW_4_8_#85",
                "variable_id": "VId_1442_*0(0,8)arg",
                "variable_name": "busy_out",
                "declaration": "bool &busy_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 351,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out4_WAW_4_8_#86": {
                "name": "out4_WAW_4_8_#86",
                "variable_id": "VId_1444_*0(0,8)arg",
                "variable_name": "out4",
                "declaration": "bool &out4",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 353,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out5_WAW_4_8_#87": {
                "name": "out5_WAW_4_8_#87",
                "variable_id": "VId_1445_*0(0,8)arg",
                "variable_name": "out5",
                "declaration": "bool &out5",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 354,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out6_WAW_4_8_#88": {
                "name": "out6_WAW_4_8_#88",
                "variable_id": "VId_1446_*0(0,8)arg",
                "variable_name": "out6",
                "declaration": "bool &out6",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 355,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out7_WAW_4_8_#89": {
                "name": "out7_WAW_4_8_#89",
                "variable_id": "VId_1447_*0(0,8)arg",
                "variable_name": "out7",
                "declaration": "bool &out7",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 356,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out8_WAW_4_8_#90": {
                "name": "out8_WAW_4_8_#90",
                "variable_id": "VId_1448_*0(0,8)arg",
                "variable_name": "out8",
                "declaration": "bool &out8",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 357,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "done_out_RAW_8_2_#91": {
                "name": "done_out_RAW_8_2_#91",
                "variable_id": "VId_1441_*0(0,8)arg",
                "variable_name": "done_out",
                "declaration": "bool &done_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 350,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "busy_out_RAW_8_2_#92": {
                "name": "busy_out_RAW_8_2_#92",
                "variable_id": "VId_1442_*0(0,8)arg",
                "variable_name": "busy_out",
                "declaration": "bool &busy_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 351,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "rx_out_RAW_6_2_#93": {
                "name": "rx_out_RAW_6_2_#93",
                "variable_id": "VId_1443_*0(0,8)arg",
                "variable_name": "rx_out",
                "declaration": "bool &rx_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 352,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "6",
                "sink": "2"
            },
            "out4_RAW_8_2_#94": {
                "name": "out4_RAW_8_2_#94",
                "variable_id": "VId_1444_*0(0,8)arg",
                "variable_name": "out4",
                "declaration": "bool &out4",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 353,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "out5_RAW_8_2_#95": {
                "name": "out5_RAW_8_2_#95",
                "variable_id": "VId_1445_*0(0,8)arg",
                "variable_name": "out5",
                "declaration": "bool &out5",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 354,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "out6_RAW_8_2_#96": {
                "name": "out6_RAW_8_2_#96",
                "variable_id": "VId_1446_*0(0,8)arg",
                "variable_name": "out6",
                "declaration": "bool &out6",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 355,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "out7_RAW_8_2_#97": {
                "name": "out7_RAW_8_2_#97",
                "variable_id": "VId_1447_*0(0,8)arg",
                "variable_name": "out7",
                "declaration": "bool &out7",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 356,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "out8_RAW_8_2_#98": {
                "name": "out8_RAW_8_2_#98",
                "variable_id": "VId_1448_*0(0,8)arg",
                "variable_name": "out8",
                "declaration": "bool &out8",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 357,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 3.3944331296673454E-4
                },
                "source": "8",
                "sink": "2"
            },
            "A[*]_RAW_7_2_#99": {
                "name": "A[*]_RAW_7_2_#99",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "7",
                "sink": "2"
            },
            "B[*]_RAW_7_2_#100": {
                "name": "B[*]_RAW_7_2_#100",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 1.0862186014935505E-2
                },
                "source": "7",
                "sink": "2"
            },
            "C[*]_RAW_7_2_#101": {
                "name": "C[*]_RAW_7_2_#101",
                "variable_id": "VId_9_[?(?,32)]",
                "variable_name": "C[*]",
                "declaration": "acc_t C[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 390,
                    "column": 0
                },
                "metrics": {
                    "volume": 2880,
                    "channel_rate": 9.775967413441955E-1
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.state_RAW_7_2_#102": {
                "name": "sys_state.state_RAW_7_2_#102",
                "variable_id": "VId_10_.A0(0,32)",
                "variable_name": "sys_state.state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 128,
                    "channel_rate": 4.344874405974202E-2
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.k_RAW_7_2_#103": {
                "name": "sys_state.k_RAW_7_2_#103",
                "variable_id": "VId_10_.A1(32,32)",
                "variable_name": "sys_state.k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.busy_RAW_7_2_#104": {
                "name": "sys_state.busy_RAW_7_2_#104",
                "variable_id": "VId_10_.A2(64,8)",
                "variable_name": "sys_state.busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 2,
                    "channel_rate": 6.788866259334691E-4
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.partial_sum[*]_RAW_4_2_#105": {
                "name": "sys_state.partial_sum[*]_RAW_4_2_#105",
                "variable_id": "VId_10_.A3(96,288)[?(?,32)]",
                "variable_name": "sys_state.partial_sum[*]",
                "declaration": "acc_t systolic_state_t::partial_sum[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 288,
                    "channel_rate": 9.775967413441955E-2
                },
                "source": "4",
                "sink": "2"
            },
            "sys_state.partial_sum[*].V.VAL_RAW_7_2_#106": {
                "name": "sys_state.partial_sum[*].V.VAL_RAW_7_2_#106",
                "variable_id": "VId_10_.A3(96,288)[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "sys_state.partial_sum[*].V.VAL",
                "declaration": "ValType systolic_state_t::ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "metrics": {
                    "volume": 576,
                    "channel_rate": 1.955193482688391E-1
                },
                "source": "7",
                "sink": "2"
            },
            "done_array_RAW_7_2_#107": {
                "name": "done_array_RAW_7_2_#107",
                "variable_id": "VId_11_!c?(?,?)",
                "variable_name": "done_array",
                "declaration": "bool done_array",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 394,
                    "column": 0
                },
                "metrics": {
                    "volume": 2,
                    "channel_rate": 6.788866259334691E-4
                },
                "source": "7",
                "sink": "2"
            },
            "rx_st.active_RAW_5_2_#108": {
                "name": "rx_st.active_RAW_5_2_#108",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 2,
                    "channel_rate": 6.788866259334691E-4
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.bitcount_RAW_5_2_#109": {
                "name": "rx_st.bitcount_RAW_5_2_#109",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 104,
                    "channel_rate": 3.5302104548540394E-2
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.sample_count_RAW_5_2_#110": {
                "name": "rx_st.sample_count_RAW_5_2_#110",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.shift_reg_RAW_5_2_#111": {
                "name": "rx_st.shift_reg_RAW_5_2_#111",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 2.7155465037338763E-3
                },
                "source": "5",
                "sink": "2"
            },
            "tx_st.bitcount_RAW_6_2_#112": {
                "name": "tx_st.bitcount_RAW_6_2_#112",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.sample_count_RAW_6_2_#113": {
                "name": "tx_st.sample_count_RAW_6_2_#113",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.shift_reg_RAW_6_2_#114": {
                "name": "tx_st.shift_reg_RAW_6_2_#114",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 2.7155465037338763E-3
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.tx_out_RAW_6_2_#115": {
                "name": "tx_st.tx_out_RAW_6_2_#115",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "metrics": {
                    "volume": 3,
                    "channel_rate": 1.0183299389002036E-3
                },
                "source": "6",
                "sink": "2"
            },
            "fsm_state_RAW_7_2_#116": {
                "name": "fsm_state_RAW_7_2_#116",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 403,
                    "column": 0
                },
                "metrics": {
                    "volume": 160,
                    "channel_rate": 5.431093007467753E-2
                },
                "source": "7",
                "sink": "2"
            },
            "load_count_RAW_7_2_#117": {
                "name": "load_count_RAW_7_2_#117",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "metrics": {
                    "volume": 160,
                    "channel_rate": 5.431093007467753E-2
                },
                "source": "7",
                "sink": "2"
            },
            "send_count_RAW_7_2_#118": {
                "name": "send_count_RAW_7_2_#118",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 2.172437202987101E-2
                },
                "source": "7",
                "sink": "2"
            },
            "A[*]_RAR_7_2_#119": {
                "name": "A[*]_RAR_7_2_#119",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[9]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "B[*]_RAR_7_2_#120": {
                "name": "B[*]_RAR_7_2_#120",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[9]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 389,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "C[*]_RAR_7_2_#121": {
                "name": "C[*]_RAR_7_2_#121",
                "variable_id": "VId_9_[?(?,32)]",
                "variable_name": "C[*]",
                "declaration": "acc_t C[9]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 390,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.state_RAR_7_2_#122": {
                "name": "sys_state.state_RAR_7_2_#122",
                "variable_id": "VId_10_.A0(0,32)",
                "variable_name": "sys_state.state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.k_RAR_7_2_#123": {
                "name": "sys_state.k_RAR_7_2_#123",
                "variable_id": "VId_10_.A1(32,32)",
                "variable_name": "sys_state.k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.busy_RAR_7_2_#124": {
                "name": "sys_state.busy_RAR_7_2_#124",
                "variable_id": "VId_10_.A2(64,8)",
                "variable_name": "sys_state.busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "sys_state.partial_sum[*].V.VAL_RAR_7_2_#125": {
                "name": "sys_state.partial_sum[*].V.VAL_RAR_7_2_#125",
                "variable_id": "VId_10_.A3(96,288)[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "sys_state.partial_sum[*].V.VAL",
                "declaration": "ValType systolic_state_t::ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 393,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "done_array_RAR_7_2_#126": {
                "name": "done_array_RAR_7_2_#126",
                "variable_id": "VId_11_!c?(?,?)",
                "variable_name": "done_array",
                "declaration": "bool done_array",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 394,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "rx_st.active_RAR_5_2_#127": {
                "name": "rx_st.active_RAR_5_2_#127",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.bitcount_RAR_5_2_#128": {
                "name": "rx_st.bitcount_RAR_5_2_#128",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.sample_count_RAR_5_2_#129": {
                "name": "rx_st.sample_count_RAR_5_2_#129",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.shift_reg_RAR_5_2_#130": {
                "name": "rx_st.shift_reg_RAR_5_2_#130",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 397,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "tx_st.active_RAR_7_2_#131": {
                "name": "tx_st.active_RAR_7_2_#131",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "tx_st.bitcount_RAR_6_2_#132": {
                "name": "tx_st.bitcount_RAR_6_2_#132",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.sample_count_RAR_6_2_#133": {
                "name": "tx_st.sample_count_RAR_6_2_#133",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.shift_reg_RAR_6_2_#134": {
                "name": "tx_st.shift_reg_RAR_6_2_#134",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.tx_out_RAR_6_2_#135": {
                "name": "tx_st.tx_out_RAR_6_2_#135",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.data_latched_RAR_7_2_#136": {
                "name": "tx_st.data_latched_RAR_7_2_#136",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 398,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "rx_data_RAR_7_2_#137": {
                "name": "rx_data_RAR_7_2_#137",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 399,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "rx_valid_RAR_7_2_#138": {
                "name": "rx_valid_RAR_7_2_#138",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 400,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "fsm_state_RAR_7_2_#139": {
                "name": "fsm_state_RAR_7_2_#139",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 403,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "load_count_RAR_7_2_#140": {
                "name": "load_count_RAR_7_2_#140",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "send_count_RAR_7_2_#141": {
                "name": "send_count_RAR_7_2_#141",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 404,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "internal_busy_RAR_8_2_#142": {
                "name": "internal_busy_RAR_8_2_#142",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "source": "8",
                "sink": "2"
            },
            "internal_done_RAR_8_2_#143": {
                "name": "internal_done_RAR_8_2_#143",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 405,
                    "column": 0
                },
                "source": "8",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "4",
                "sink": "5"
            },
            {
                "source": "5",
                "sink": "6"
            },
            {
                "source": "6",
                "sink": "7"
            },
            {
                "source": "7",
                "sink": "8"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "8",
                "sink": "2"
            }
        ]
    }
]