main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_flow_control_loop_pipe_sequential_init
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fadd_32ns_32ns_32_10_full_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_fmul_32ns_32ns_32_8_max_dsp_1
main_C_RAM_AUTO_1R1W
main_A_RAM_1WNR_AUTO_1R1W
main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2
main_Pipeline_VITIS_LOOP_47_4
main_Pipeline_VITIS_LOOP_13_2
main
