<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="ver2_sim2_prold_wrapper_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="ver2_sim2_prold_wrapper" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="144333333334fs"></ZoomStartTime>
      <ZoomEndTime time="6484333333335fs"></ZoomEndTime>
      <Cursor1Time time="2401000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="196"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="24" />
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/simple_reset_gen_0/sys_rstn" type="logic">
      <obj_property name="ElementShortName">sys_rstn</obj_property>
      <obj_property name="ObjectShortName">sys_rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/simple_reset_gen_0/usr_rst_in" type="logic">
      <obj_property name="ElementShortName">usr_rst_in</obj_property>
      <obj_property name="ObjectShortName">usr_rst_in</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/simple_reset_gen_0/usr_load_in" type="logic">
      <obj_property name="ElementShortName">usr_load_in</obj_property>
      <obj_property name="ObjectShortName">usr_load_in</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/simple_reset_gen_0/rstn" type="logic">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/uart_input_generate_0/inst/send_data" type="array">
      <obj_property name="ElementShortName">send_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">send_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/uart_input_generate_0/inst/idx" type="array">
      <obj_property name="ElementShortName">idx[1:0]</obj_property>
      <obj_property name="ObjectShortName">idx[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/uart_input_generate_0/inst/order" type="logic">
      <obj_property name="ElementShortName">order</obj_property>
      <obj_property name="ObjectShortName">order</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/uart_input_generate_0/inst/rx" type="logic">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[0]" type="array">
      <obj_property name="ElementShortName">[0][31:0]</obj_property>
      <obj_property name="ObjectShortName">[0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[1]" type="array">
      <obj_property name="ElementShortName">[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">[1][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[2]" type="array">
      <obj_property name="ElementShortName">[2][31:0]</obj_property>
      <obj_property name="ObjectShortName">[2][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[3]" type="array">
      <obj_property name="ElementShortName">[3][31:0]</obj_property>
      <obj_property name="ObjectShortName">[3][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[4]" type="array">
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">[4][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[5]" type="array">
      <obj_property name="ElementShortName">[5][31:0]</obj_property>
      <obj_property name="ObjectShortName">[5][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[6]" type="array">
      <obj_property name="ElementShortName">[6][31:0]</obj_property>
      <obj_property name="ObjectShortName">[6][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[7]" type="array">
      <obj_property name="ElementShortName">[7][31:0]</obj_property>
      <obj_property name="ObjectShortName">[7][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[8]" type="array">
      <obj_property name="ElementShortName">[8][31:0]</obj_property>
      <obj_property name="ObjectShortName">[8][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[9]" type="array">
      <obj_property name="ElementShortName">[9][31:0]</obj_property>
      <obj_property name="ObjectShortName">[9][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[10]" type="array">
      <obj_property name="ElementShortName">[10][31:0]</obj_property>
      <obj_property name="ObjectShortName">[10][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[11]" type="array">
      <obj_property name="ElementShortName">[11][31:0]</obj_property>
      <obj_property name="ObjectShortName">[11][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[12]" type="array">
      <obj_property name="ElementShortName">[12][31:0]</obj_property>
      <obj_property name="ObjectShortName">[12][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[13]" type="array">
      <obj_property name="ElementShortName">[13][31:0]</obj_property>
      <obj_property name="ObjectShortName">[13][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[14]" type="array">
      <obj_property name="ElementShortName">[14][31:0]</obj_property>
      <obj_property name="ObjectShortName">[14][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ver2_sim2_prold_wrapper/ver2_sim2_prold_i/inst_mem/inst/\native_mem_module.blk_mem_gen_v8_4_2_inst /memory[15]" type="array">
      <obj_property name="ElementShortName">[15][31:0]</obj_property>
      <obj_property name="ObjectShortName">[15][31:0]</obj_property>
   </wvobject>
</wave_config>
