Performing 2D convolution without padding...
Input Image:
   1    2    3    4    5 
   6    7    8    9   10 
  11   12   13   14   15 
  16   17   18   19   20 
  21   22   23   24   25 

Kernel:
   1    0    1 
   0    1    0 
   1    0    1 

Calculated Output Image without Padding:
  35   40   45 
  60   65   70 
  85   90   95 

Verifying the calculated result...
All results are correct!

D:\CodesNStuffs\Hardware_Des_Lab\project_base\cv2d\solution3\sim\vhdl>set PATH= 

D:\CodesNStuffs\Hardware_Des_Lab\project_base\cv2d\solution3\sim\vhdl>call D:/VivadoHLS/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "D:/VivadoHLS/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s conv2d -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/VivadoHLS/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VivadoHLS/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top glbl -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile D:/VivadoHLS/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2d -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/AESL_axi_slave_cv_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_cv_io'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_conv2d_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d_cv_io_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_cv_io_s_axi'
INFO: [VRFC 10-3107] analyzing entity 'conv2d_cv_io_s_axi_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d_line_buffebkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_line_buffebkb_ram'
INFO: [VRFC 10-3107] analyzing entity 'conv2d_line_buffebkb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d_mux_32_32_eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_mux_32_32_eOg'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.conv2d_cv_io_s_axi_ram [\conv2d_cv_io_s_axi_ram(depth=25...]
Compiling architecture behave of entity xil_defaultlib.conv2d_cv_io_s_axi_ram [\conv2d_cv_io_s_axi_ram(depth=9,...]
Compiling architecture behave of entity xil_defaultlib.conv2d_cv_io_s_axi [conv2d_cv_io_s_axi_default]
Compiling architecture rtl of entity xil_defaultlib.conv2d_line_buffebkb_ram [\conv2d_line_buffebkb_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.conv2d_line_buffebkb [conv2d_line_buffebkb_default]
Compiling architecture rtl of entity xil_defaultlib.conv2d_mux_32_32_eOg [\conv2d_mux_32_32_eOg(id=1,din3_...]
Compiling architecture behav of entity xil_defaultlib.conv2d [conv2d_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_cv_io [aesl_axi_slave_cv_io_default]
Compiling architecture behav of entity xil_defaultlib.apatb_conv2d_top
Built simulation snapshot conv2d

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/xsim.dir/conv2d/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 19 02:18:51 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv2d/xsim_script.tcl
# xsim {conv2d} -autoloadwcfg -tclbatch {conv2d.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv2d.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set input__kernel__output__return_group [add_wave_group input__kernel__output__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/interrupt -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_BRESP -into $input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_BREADY -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_BVALID -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_RRESP -into $input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_RDATA -into $input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_RREADY -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_RVALID -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_ARREADY -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_ARVALID -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_ARADDR -into $input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_WSTRB -into $input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_WDATA -into $input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_WREADY -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_WVALID -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_AWREADY -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_AWVALID -into $input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/s_axi_cv_io_AWADDR -into $input__kernel__output__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/ap_done -into $blocksiggroup
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/ap_idle -into $blocksiggroup
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/ap_ready -into $blocksiggroup
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_conv2d_top/AESL_inst_conv2d/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_conv2d_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_conv2d_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_conv2d_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_conv2d_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv2d_top/LENGTH_kernel -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv2d_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_input__kernel__output__return_group [add_wave_group input__kernel__output__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_conv2d_top/cv_io_INTERRUPT -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_BRESP -into $tb_input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/cv_io_BREADY -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_BVALID -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_RRESP -into $tb_input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/cv_io_RDATA -into $tb_input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/cv_io_RREADY -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_RVALID -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_ARREADY -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_ARVALID -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_ARADDR -into $tb_input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/cv_io_WSTRB -into $tb_input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/cv_io_WDATA -into $tb_input__kernel__output__return_group -radix hex
## add_wave /apatb_conv2d_top/cv_io_WREADY -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_WVALID -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_AWREADY -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_AWVALID -into $tb_input__kernel__output__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv2d_top/cv_io_AWADDR -into $tb_input__kernel__output__return_group -radix hex
## save_wave_config conv2d.wcfg
## run all
Note: simulation done!
Time: 11205 ns  Iteration: 1  Process: /apatb_conv2d_top/generate_sim_done_proc  File: D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 11205 ns  Iteration: 1  Process: /apatb_conv2d_top/generate_sim_done_proc  File: D:/CodesNStuffs/Hardware_Des_Lab/project_base/cv2d/solution3/sim/vhdl/conv2d.autotb.vhd
$finish called at time : 11205 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec 19 02:18:56 2024...
Performing 2D convolution without padding...
Input Image:
   1    2    3    4    5 
   6    7    8    9   10 
  11   12   13   14   15 
  16   17   18   19   20 
  21   22   23   24   25 

Kernel:
   1    0    1 
   0    1    0 
   1    0    1 

Calculated Output Image without Padding:
  35   40   45 
  60   65   70 
  85   90   95 

Verifying the calculated result...
All results are correct!
