$date
	Sat Aug 12 23:26:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mi_modulo_tb $end
$var wire 5 ! PO [4:0] $end
$var reg 5 " PI [4:0] $end
$var reg 1 # SI $end
$var reg 1 $ clk $end
$var reg 5 % count [4:0] $end
$var reg 1 & rst $end
$var reg 2 ' sel [1:0] $end
$scope module USR_inst $end
$var wire 5 ( PI [4:0] $end
$var wire 1 # SI $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 2 ) sel [1:0] $end
$var reg 5 * PO [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b10101 (
b0 '
1&
b0 %
0$
1#
b10101 "
bx !
$end
#10000
0&
#15000
