Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct  6 12:18:28 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file reports/fast_build_vitis_util_hier.rpt
| Design       : myproject
| Device       : 7vx690tffg1761-2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                    Instance                                    |                                   Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| myproject                                                                      |                                                                      (top) |      66386 |      66370 |       0 |   16 | 54542 |      0 |      4 |         2106 |
|   (myproject)                                                                  |                                                                      (top) |         14 |         14 |       0 |    0 |  2307 |      0 |      1 |            0 |
|   call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_175 |      myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_383  | myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s |      16322 |      16314 |       0 |    8 | 12606 |      0 |      0 |          463 |
|   grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_491  | myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s |       2201 |       2201 |       0 |    0 |  3085 |      0 |      0 |          119 |
|   grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_101   |  myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s |      16695 |      16695 |       0 |    0 | 12065 |      0 |      0 |          635 |
|   grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_243   |  myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s |      29780 |      29772 |       0 |    8 | 24032 |      0 |      0 |          757 |
|   grp_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_fu_419      |     myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s |        318 |        318 |       0 |    0 |    32 |      0 |      0 |           31 |
|   grp_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_107       |      myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s |        544 |        544 |       0 |    0 |     0 |      0 |      0 |           64 |
|   grp_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_311       |      myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s |        272 |        272 |       0 |    0 |     0 |      0 |      0 |           32 |
|   grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_fu_527    |   myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s |        245 |        245 |       0 |    0 |   415 |      0 |      3 |            5 |
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


