{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513648478110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513648478111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 20:54:37 2017 " "Processing started: Mon Dec 18 20:54:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513648478111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648478111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rhody_System -c Rhody_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rhody_System -c Rhody_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648478111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513648478860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513648478860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rhody_System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Rhody_System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rhody_System-DE1_SoC " "Found design unit 1: Rhody_System-DE1_SoC" {  } { { "Rhody_System.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_System.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rhody_System " "Found entity 1: Rhody_System" {  } { { "Rhody_System.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_System.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rhody_CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Rhody_CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rhody_CPU-Behaviour " "Found design unit 1: Rhody_CPU-Behaviour" {  } { { "Rhody_CPU.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rhody_CPU " "Found entity 1: Rhody_CPU" {  } { { "Rhody_CPU.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rhody_CPU_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Rhody_CPU_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rhody_CPU_pipe-Structural " "Found design unit 1: Rhody_CPU_pipe-Structural" {  } { { "Rhody_CPU_pipe.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rhody_CPU_pipe " "Found entity 1: Rhody_CPU_pipe" {  } { { "Rhody_CPU_pipe.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rhody_CPU_pipe_BP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Rhody_CPU_pipe_BP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rhody_CPU_pipe_BP-Structural " "Found design unit 1: Rhody_CPU_pipe_BP-Structural" {  } { { "Rhody_CPU_pipe_BP.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_BP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491111 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rhody_CPU_pipe_BP " "Found entity 1: Rhody_CPU_pipe_BP" {  } { { "Rhody_CPU_pipe_BP.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_BP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491111 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Rhody_CPU_pipe_div.vhd(261) " "VHDL syntax error at Rhody_CPU_pipe_div.vhd(261) near text \"when\";  expecting \";\"" {  } { { "Rhody_CPU_pipe_div.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_div.vhd" 261 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement Rhody_CPU_pipe_div.vhd(282) " "VHDL syntax error at Rhody_CPU_pipe_div.vhd(282) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "Rhody_CPU_pipe_div.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_div.vhd" 282 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" Rhody_CPU_pipe_div.vhd(284) " "VHDL syntax error at Rhody_CPU_pipe_div.vhd(284) near text \"case\";  expecting \"if\"" {  } { { "Rhody_CPU_pipe_div.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_div.vhd" 284 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" Rhody_CPU_pipe_div.vhd(346) " "VHDL syntax error at Rhody_CPU_pipe_div.vhd(346) near text \"process\";  expecting \"case\"" {  } { { "Rhody_CPU_pipe_div.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_div.vhd" 346 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Rhody_CPU_pipe_div.vhd(367) " "VHDL syntax error at Rhody_CPU_pipe_div.vhd(367) near text \"when\";  expecting \";\"" {  } { { "Rhody_CPU_pipe_div.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_div.vhd" 367 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491114 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" Rhody_CPU_pipe_div.vhd(368) " "VHDL syntax error at Rhody_CPU_pipe_div.vhd(368) near text \"when\";  expecting \";\"" {  } { { "Rhody_CPU_pipe_div.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/Rhody_CPU_pipe_div.vhd" 368 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rhody_CPU_pipe_div.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Rhody_CPU_pipe_div.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-keyboard " "Found design unit 1: keyboard-keyboard" {  } { { "IO/keyboard.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/keyboard.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491116 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "IO/keyboard.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vga1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vga1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga1-vga " "Found design unit 1: vga1-vga" {  } { { "IO/vga1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vga1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491118 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga1 " "Found entity 1: vga1" {  } { { "IO/vga1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vga1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vga2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vga2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga2-vga " "Found design unit 1: vga2-vga" {  } { { "IO/vga2.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vga2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491120 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga2 " "Found entity 1: vga2" {  } { { "IO/vga2.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vga2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vga3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vga3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga3-vga " "Found design unit 1: vga3-vga" {  } { { "IO/vga3.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vga3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491121 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga3 " "Found entity 1: vga3" {  } { { "IO/vga3.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vga3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-gpio " "Found design unit 1: gpio-gpio" {  } { { "IO/gpio.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/gpio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491123 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "IO/gpio.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-decoder " "Found design unit 1: sevenseg-decoder" {  } { { "IO/sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/sevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491124 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "IO/sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-repeat " "Found design unit 1: timer-repeat" {  } { { "IO/timer.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491126 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "IO/timer.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-WELLRNG512 " "Found design unit 1: random-WELLRNG512" {  } { { "IO/random.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/random.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491127 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "IO/random.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/random.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "IO/i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513648491130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file IO/i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "IO/i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491132 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "IO/i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491132 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "IO/i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "ALU.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491133 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce " "Found design unit 1: debounce-debounce" {  } { { "IO/debounce.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491135 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "IO/debounce.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_rom-SYN " "Found design unit 1: prog_rom-SYN" {  } { { "prog_rom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/prog_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491136 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_rom " "Found entity 1: prog_rom" {  } { { "prog_rom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/prog_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491137 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stack_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_mem-SYN " "Found design unit 1: stack_mem-SYN" {  } { { "stack_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/stack_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491138 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack_mem " "Found entity 1: stack_mem" {  } { { "stack_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/stack_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_rom-SYN " "Found design unit 1: sys_rom-SYN" {  } { { "sys_rom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/sys_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491139 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_rom " "Found entity 1: sys_rom" {  } { { "sys_rom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/sys_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_mem-SYN " "Found design unit 1: ext_mem-SYN" {  } { { "ext_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/ext_mem.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_mem " "Found entity 1: ext_mem" {  } { { "ext_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/ext_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buf_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_mem-SYN " "Found design unit 1: buf_mem-SYN" {  } { { "buf_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/buf_mem.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491141 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_mem " "Found entity 1: buf_mem" {  } { { "buf_mem.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/buf_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-SYN " "Found design unit 1: add_sub-SYN" {  } { { "add_sub.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/add_sub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491142 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/add_sub.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/KROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/KROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 krom-SYN " "Found design unit 1: krom-SYN" {  } { { "IO/KROM.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/KROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491143 ""} { "Info" "ISGN_ENTITY_NAME" "1 KROM " "Found entity 1: KROM" {  } { { "IO/KROM.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/KROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/VROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/VROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vrom-SYN " "Found design unit 1: vrom-SYN" {  } { { "IO/VROM.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/VROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491144 ""} { "Info" "ISGN_ENTITY_NAME" "1 VROM " "Found entity 1: VROM" {  } { { "IO/VROM.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/VROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-rtl " "Found design unit 1: vgapll-rtl" {  } { { "IO/vgapll.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vgapll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491145 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "IO/vgapll.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vgapll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll_0002 " "Found entity 1: vgapll_0002" {  } { { "IO/vgapll/vgapll_0002.v" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vgapll/vgapll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vramg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vramg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vramg-SYN " "Found design unit 1: vramg-SYN" {  } { { "IO/vramg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491147 ""} { "Info" "ISGN_ENTITY_NAME" "1 vramg " "Found entity 1: vramg" {  } { { "IO/vramg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramg.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vramg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vramg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vramg1-SYN " "Found design unit 1: vramg1-SYN" {  } { { "IO/vramg1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramg1.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491148 ""} { "Info" "ISGN_ENTITY_NAME" "1 vramg1 " "Found entity 1: vramg1" {  } { { "IO/vramg1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramg1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vramg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vramg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vramg2-SYN " "Found design unit 1: vramg2-SYN" {  } { { "IO/vramg2.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramg2.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491149 ""} { "Info" "ISGN_ENTITY_NAME" "1 vramg2 " "Found entity 1: vramg2" {  } { { "IO/vramg2.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramg2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vramt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vramt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vramt-SYN " "Found design unit 1: vramt-SYN" {  } { { "IO/vramt.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491151 ""} { "Info" "ISGN_ENTITY_NAME" "1 vramt " "Found entity 1: vramt" {  } { { "IO/vramt.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramt.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/vramt1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/vramt1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vramt1-SYN " "Found design unit 1: vramt1-SYN" {  } { { "IO/vramt1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramt1.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491152 ""} { "Info" "ISGN_ENTITY_NAME" "1 vramt1 " "Found entity 1: vramt1" {  } { { "IO/vramt1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/vramt1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/VROM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO/VROM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vrom1-SYN " "Found design unit 1: vrom1-SYN" {  } { { "IO/VROM1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/VROM1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491153 ""} { "Info" "ISGN_ENTITY_NAME" "1 VROM1 " "Found entity 1: VROM1" {  } { { "IO/VROM1.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/IO/VROM1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmdivide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpmdivide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpmdivide-SYN " "Found design unit 1: lpmdivide-SYN" {  } { { "lpmdivide.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/lpmdivide.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491154 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpmdivide " "Found entity 1: lpmdivide" {  } { { "lpmdivide.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/lpmdivide.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513648491154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/output_files/Rhody_System.map.smsg " "Generated suppressed messages file /u/ugrads/njohnson/Documents/ELE405/Rhody_System_restored/output_files/Rhody_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1303 " "Peak virtual memory: 1303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513648491419 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 20:54:51 2017 " "Processing ended: Mon Dec 18 20:54:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513648491419 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513648491419 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513648491419 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491419 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513648491558 ""}
