{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 10:18:27 2014 " "Info: Processing started: Tue Apr 29 10:18:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BCD_ADDER_TOP -c BCD_ADDER_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCD_ADDER_TOP -c BCD_ADDER_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[3\] seg1\[0\] 33.000 ns Longest " "Info: Longest tpd from source pin \"a\[3\]\" to destination pin \"seg1\[0\]\" is 33.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns a\[3\] 1 PIN PIN_34 264 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_34; Fanout = 264; PIN Node = 'a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "BCD_ADDER_TOP.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB4/BCD_ADDER_TOP/BCD_ADDER_TOP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns bcdadd:add\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[3\]~16 2 COMB SEXP9 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP9; Fanout = 1; COMB Node = 'bcdadd:add\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[3\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { a[3] bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~16 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns bcdadd:add\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[3\]~17 3 COMB LC10 10 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC10; Fanout = 10; COMB Node = 'bcdadd:add\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~16 bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 27.000 ns BCD_to_7SEG:u1\|seg\[0\]~315 4 COMB LC90 1 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC90; Fanout = 1; COMB Node = 'BCD_to_7SEG:u1\|seg\[0\]~315'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~17 BCD_to_7SEG:u1|seg[0]~315 } "NODE_NAME" } } { "BCD_ADDER_TOP.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB4/BCD_ADDER_TOP/BCD_ADDER_TOP.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 29.000 ns BCD_to_7SEG:u1\|seg\[0\]~132 5 COMB LC91 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 29.000 ns; Loc. = LC91; Fanout = 1; COMB Node = 'BCD_to_7SEG:u1\|seg\[0\]~132'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { BCD_to_7SEG:u1|seg[0]~315 BCD_to_7SEG:u1|seg[0]~132 } "NODE_NAME" } } { "BCD_ADDER_TOP.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB4/BCD_ADDER_TOP/BCD_ADDER_TOP.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 33.000 ns seg1\[0\] 6 PIN PIN_58 0 " "Info: 6: + IC(0.000 ns) + CELL(4.000 ns) = 33.000 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'seg1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { BCD_to_7SEG:u1|seg[0]~132 seg1[0] } "NODE_NAME" } } { "BCD_ADDER_TOP.v" "" { Text "S:/My Documents/DavidHouston/EE133/EE133_LABS/LAB4/BCD_ADDER_TOP/BCD_ADDER_TOP.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.000 ns ( 87.88 % ) " "Info: Total cell delay = 29.000 ns ( 87.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 12.12 % ) " "Info: Total interconnect delay = 4.000 ns ( 12.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "33.000 ns" { a[3] bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~16 bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~17 BCD_to_7SEG:u1|seg[0]~315 BCD_to_7SEG:u1|seg[0]~132 seg1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "33.000 ns" { a[3] {} a[3]~out {} bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~16 {} bcdadd:add|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|sout_node[3]~17 {} BCD_to_7SEG:u1|seg[0]~315 {} BCD_to_7SEG:u1|seg[0]~132 {} seg1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns 2.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 10:18:28 2014 " "Info: Processing ended: Tue Apr 29 10:18:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
