

================================================================
== Vitis HLS Report for 'torgb_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jul 23 15:31:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, void @empty_12"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, void @empty_13"   --->   Operation 15 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, void @empty_14"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V, void @empty_15"   --->   Operation 17 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V, void @empty_7"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V, void @empty_9"   --->   Operation 19 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_b_V_dest_V, i5 %ch_b_V_id_V, i1 %ch_b_V_last_V, i2 %ch_b_V_user_V, i4 %ch_b_V_strb_V, i4 %ch_b_V_keep_V, i32 %ch_b_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_g_V_dest_V, i5 %ch_g_V_id_V, i1 %ch_g_V_last_V, i2 %ch_g_V_user_V, i4 %ch_g_V_strb_V, i4 %ch_g_V_keep_V, i32 %ch_g_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_r_V_dest_V, i5 %ch_r_V_id_V, i1 %ch_r_V_last_V, i2 %ch_r_V_user_V, i4 %ch_r_V_strb_V, i4 %ch_r_V_keep_V, i32 %ch_r_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_v_V_dest_V, i5 %ch_v_V_id_V, i1 %ch_v_V_last_V, i2 %ch_v_V_user_V, i4 %ch_v_V_strb_V, i4 %ch_v_V_keep_V, i32 %ch_v_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_u_V_dest_V, i5 %ch_u_V_id_V, i1 %ch_u_V_last_V, i2 %ch_u_V_user_V, i4 %ch_u_V_strb_V, i4 %ch_u_V_keep_V, i32 %ch_u_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_y_V_dest_V, i5 %ch_y_V_id_V, i1 %ch_y_V_last_V, i2 %ch_y_V_user_V, i4 %ch_y_V_strb_V, i4 %ch_y_V_keep_V, i32 %ch_y_V_data_V, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%total_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total"   --->   Operation 26 'read' 'total_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 29 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 30 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln24 = icmp_slt  i32 %i_cast, i32 %total_read" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 32 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.52ns)   --->   "%add_ln24 = add i31 %i_load, i31 1" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 33 'add' 'add_ln24' <Predicate = (icmp_ln24)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln24 = store i31 %add_ln24, i31 %i" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 34 'store' 'store_ln24' <Predicate = (icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.88>
ST_2 : Operation 35 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_y_V_data_V, i4 %ch_y_V_keep_V, i4 %ch_y_V_strb_V, i2 %ch_y_V_user_V, i1 %ch_y_V_last_V, i5 %ch_y_V_id_V, i6 %ch_y_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 35 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_y_data_1 = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 36 'extractvalue' 'p_y_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_y_keep = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 37 'extractvalue' 'p_y_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_y_strb = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 38 'extractvalue' 'p_y_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_y_user = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 39 'extractvalue' 'p_y_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_y_last = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 40 'extractvalue' 'p_y_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_y_id = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 41 'extractvalue' 'p_y_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_y_dest = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/torgb.cpp:28]   --->   Operation 42 'extractvalue' 'p_y_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.51ns)   --->   "%empty_20 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_u_V_data_V, i4 %ch_u_V_keep_V, i4 %ch_u_V_strb_V, i2 %ch_u_V_user_V, i1 %ch_u_V_last_V, i5 %ch_u_V_id_V, i6 %ch_u_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 43 'read' 'empty_20' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_u_data_1 = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 44 'extractvalue' 'p_u_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_u_keep = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 45 'extractvalue' 'p_u_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_u_strb = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 46 'extractvalue' 'p_u_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_u_user = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 47 'extractvalue' 'p_u_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_u_last = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 48 'extractvalue' 'p_u_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_u_id = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 49 'extractvalue' 'p_u_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_u_dest = extractvalue i54 %empty_20" [/home/jeanleo2/yuv_tp/torgb.cpp:29]   --->   Operation 50 'extractvalue' 'p_u_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.51ns)   --->   "%empty_21 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_v_V_data_V, i4 %ch_v_V_keep_V, i4 %ch_v_V_strb_V, i2 %ch_v_V_user_V, i1 %ch_v_V_last_V, i5 %ch_v_V_id_V, i6 %ch_v_V_dest_V" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 51 'read' 'empty_21' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_v_data_1 = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 52 'extractvalue' 'p_v_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_v_keep = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 53 'extractvalue' 'p_v_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_v_strb = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 54 'extractvalue' 'p_v_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_v_user = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 55 'extractvalue' 'p_v_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_v_last = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 56 'extractvalue' 'p_v_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_v_id = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 57 'extractvalue' 'p_v_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_v_dest = extractvalue i54 %empty_21" [/home/jeanleo2/yuv_tp/torgb.cpp:30]   --->   Operation 58 'extractvalue' 'p_v_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln36 = shl i32 %p_v_data_1, i32 17" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 59 'shl' 'shl_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln36_1 = shl i32 %p_v_data_1, i32 14" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 60 'shl' 'shl_ln36_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_2 = sub i32 %shl_ln36, i32 %shl_ln36_1" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 61 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln36_2 = shl i32 %p_v_data_1, i32 10" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 62 'shl' 'shl_ln36_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln36_3 = sub i32 %sub_ln36_2, i32 %shl_ln36_2" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 63 'sub' 'sub_ln36_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln36_3 = shl i32 %p_v_data_1, i32 8" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 64 'shl' 'shl_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i32 %sub_ln36_3, i32 %shl_ln36_3" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 65 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln36_4 = shl i32 %p_v_data_1, i32 6" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 66 'shl' 'shl_ln36_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i32 %add_ln36_1, i32 %shl_ln36_4" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 67 'add' 'add_ln36_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_2)   --->   "%shl_ln38 = shl i32 %p_u_data_1, i32 18" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 68 'shl' 'shl_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_2)   --->   "%shl_ln38_1 = shl i32 %p_u_data_1, i32 16" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 69 'shl' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln38_2 = sub i32 %shl_ln38, i32 %shl_ln38_1" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 70 'sub' 'sub_ln38_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln38_2 = shl i32 %p_u_data_1, i32 13" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 71 'shl' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_1 = add i32 %sub_ln38_2, i32 %shl_ln38_2" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 72 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln38_3 = shl i32 %p_u_data_1, i32 11" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 73 'shl' 'shl_ln38_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln38_3 = sub i32 %add_ln38_1, i32 %shl_ln38_3" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 74 'sub' 'sub_ln38_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_4 = sub i32 %add_ln36_2, i32 %p_v_data_1" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 75 'sub' 'sub_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln36 = add i32 %p_y_data_1, i32 %sub_ln36_4" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 76 'add' 'add_ln36' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln36, i32 31" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %p_u_data_1, i32 4294927831" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 78 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/2] (6.91ns)   --->   "%mul_ln37_1 = mul i32 %p_v_data_1, i32 4294909236" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 79 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln38_4 = shl i32 %p_u_data_1, i32 9" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 80 'shl' 'shl_ln38_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add i32 %sub_ln38_3, i32 %shl_ln38_4" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 81 'add' 'add_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln38_5 = shl i32 %p_u_data_1, i32 6" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 82 'shl' 'shl_ln38_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln38_4 = sub i32 %add_ln38_2, i32 %shl_ln38_5" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 83 'sub' 'sub_ln38_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %add_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 84 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln36 = mul i65 %sext_ln36, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 85 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln37 = mul i32 %p_u_data_1, i32 4294927831" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 86 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln37_1 = mul i32 %p_v_data_1, i32 4294909236" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 87 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln38_6 = shl i32 %p_u_data_1, i32 4" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 88 'shl' 'shl_ln38_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_3 = add i32 %sub_ln38_4, i32 %shl_ln38_6" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 89 'add' 'add_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln38_7 = shl i32 %p_u_data_1, i32 2" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 90 'shl' 'shl_ln38_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln38_5 = sub i32 %add_ln38_3, i32 %shl_ln38_7" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 91 'sub' 'sub_ln38_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln36 = mul i65 %sext_ln36, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 92 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln36, i32 49, i32 64" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 93 'partselect' 'tmp_1_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37 = add i32 %mul_ln37, i32 %mul_ln37_1" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 94 'add' 'add_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln37_1 = add i32 %add_ln37, i32 %p_y_data_1" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 95 'add' 'add_ln37_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln37_1, i32 31" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 96 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln38_6 = sub i32 %sub_ln38_5, i32 %p_u_data_1" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 97 'sub' 'sub_ln38_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln38 = add i32 %p_y_data_1, i32 %sub_ln38_6" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 98 'add' 'add_ln38' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln38, i32 31" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 99 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 100 [1/1] (3.54ns)   --->   "%sub_ln36 = sub i65 0, i65 %mul_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 100 'sub' 'sub_ln36' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%tmp_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %sub_ln36, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 101 'partselect' 'tmp_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%tmp_1_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %mul_ln36, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 102 'partselect' 'tmp_1_cast' <Predicate = false> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%select_ln36 = select i1 %tmp, i15 %tmp_cast, i15 %tmp_1_cast" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 103 'select' 'select_ln36' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_1)   --->   "%zext_ln36 = zext i15 %select_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 104 'zext' 'zext_ln36' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln36_1 = sub i16 0, i16 %zext_ln36" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 105 'sub' 'sub_ln36_1' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.80ns)   --->   "%r = select i1 %tmp, i16 %sub_ln36_1, i16 %tmp_1_cast1" [/home/jeanleo2/yuv_tp/torgb.cpp:36]   --->   Operation 106 'select' 'r' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %add_ln37_1" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 107 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln37_2 = mul i65 %sext_ln37, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 108 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %add_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 109 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 110 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln37_2 = mul i65 %sext_ln37, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 111 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3_cast2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln37_2, i32 49, i32 64" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 112 'partselect' 'tmp_3_cast2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5629499535" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 113 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_5_cast3 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln38, i32 49, i32 64" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 114 'partselect' 'tmp_5_cast3' <Predicate = (!tmp_2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.29>
ST_9 : Operation 115 [1/1] (3.54ns)   --->   "%sub_ln37 = sub i65 0, i65 %mul_ln37_2" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 115 'sub' 'sub_ln37' <Predicate = (tmp_1)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%tmp_2_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %sub_ln37, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 116 'partselect' 'tmp_2_cast' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%tmp_3_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %mul_ln37_2, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 117 'partselect' 'tmp_3_cast' <Predicate = false> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%select_ln37 = select i1 %tmp_1, i15 %tmp_2_cast, i15 %tmp_3_cast" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 118 'select' 'select_ln37' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37_1)   --->   "%zext_ln37 = zext i15 %select_ln37" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 119 'zext' 'zext_ln37' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln37_1 = sub i16 0, i16 %zext_ln37" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 120 'sub' 'sub_ln37_1' <Predicate = (tmp_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.80ns)   --->   "%g = select i1 %tmp_1, i16 %sub_ln37_1, i16 %tmp_3_cast2" [/home/jeanleo2/yuv_tp/torgb.cpp:37]   --->   Operation 121 'select' 'g' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (3.54ns)   --->   "%sub_ln38 = sub i65 0, i65 %mul_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 122 'sub' 'sub_ln38' <Predicate = (tmp_2)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_4_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %sub_ln38, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 123 'partselect' 'tmp_4_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_5_cast = partselect i15 @_ssdm_op_PartSelect.i15.i65.i32.i32, i65 %mul_ln38, i32 49, i32 63" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 124 'partselect' 'tmp_5_cast' <Predicate = false> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38 = select i1 %tmp_2, i15 %tmp_4_cast, i15 %tmp_5_cast" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 125 'select' 'select_ln38' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%zext_ln38 = zext i15 %select_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 126 'zext' 'zext_ln38' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i16 0, i16 %zext_ln38" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 127 'sub' 'sub_ln38_1' <Predicate = (tmp_2)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.80ns)   --->   "%b = select i1 %tmp_2, i16 %sub_ln38_1, i16 %tmp_5_cast3" [/home/jeanleo2/yuv_tp/torgb.cpp:38]   --->   Operation 128 'select' 'b' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (!icmp_ln24)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 129 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 130 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %r" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 131 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i16 %g" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 132 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i16 %b" [/home/jeanleo2/yuv_tp/torgb.cpp:26]   --->   Operation 133 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.29ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_r_V_data_V, i4 %ch_r_V_keep_V, i4 %ch_r_V_strb_V, i2 %ch_r_V_user_V, i1 %ch_r_V_last_V, i5 %ch_r_V_id_V, i6 %ch_r_V_dest_V, i32 %sext_ln26, i4 %p_y_keep, i4 %p_y_strb, i2 %p_y_user, i1 %p_y_last, i5 %p_y_id, i6 %p_y_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:44]   --->   Operation 134 'write' 'write_ln44' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 135 [1/1] (1.29ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_g_V_data_V, i4 %ch_g_V_keep_V, i4 %ch_g_V_strb_V, i2 %ch_g_V_user_V, i1 %ch_g_V_last_V, i5 %ch_g_V_id_V, i6 %ch_g_V_dest_V, i32 %sext_ln26_1, i4 %p_u_keep, i4 %p_u_strb, i2 %p_u_user, i1 %p_u_last, i5 %p_u_id, i6 %p_u_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:45]   --->   Operation 135 'write' 'write_ln45' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 136 [1/1] (1.29ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_b_V_data_V, i4 %ch_b_V_keep_V, i4 %ch_b_V_strb_V, i2 %ch_b_V_user_V, i1 %ch_b_V_last_V, i5 %ch_b_V_id_V, i6 %ch_b_V_dest_V, i32 %sext_ln26_2, i4 %p_v_keep, i4 %p_v_strb, i2 %p_v_user, i1 %p_v_last, i5 %p_v_id, i6 %p_v_dest" [/home/jeanleo2/yuv_tp/torgb.cpp:46]   --->   Operation 136 'write' 'write_ln46' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [/home/jeanleo2/yuv_tp/torgb.cpp:24]   --->   Operation 137 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [58]  (1.588 ns)
	'load' operation 31 bit ('i_load', /home/jeanleo2/yuv_tp/torgb.cpp:24) on local variable 'i' [61]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', /home/jeanleo2/yuv_tp/torgb.cpp:24) [63]  (2.552 ns)
	'store' operation 0 bit ('store_ln24', /home/jeanleo2/yuv_tp/torgb.cpp:24) of variable 'add_ln24', /home/jeanleo2/yuv_tp/torgb.cpp:24 on local variable 'i' [164]  (1.588 ns)

 <State 2>: 4.889ns
The critical path consists of the following:
	axis read operation ('empty_21', /home/jeanleo2/yuv_tp/torgb.cpp:30) on port 'ch_v_V_data_V' (/home/jeanleo2/yuv_tp/torgb.cpp:30) [85]  (0.518 ns)
	'shl' operation 32 bit ('shl_ln36', /home/jeanleo2/yuv_tp/torgb.cpp:36) [93]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln36_2', /home/jeanleo2/yuv_tp/torgb.cpp:36) [95]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln36_3', /home/jeanleo2/yuv_tp/torgb.cpp:36) [97]  (4.371 ns)

 <State 3>: 6.923ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln38', /home/jeanleo2/yuv_tp/torgb.cpp:38) [132]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln38_2', /home/jeanleo2/yuv_tp/torgb.cpp:38) [134]  (2.552 ns)
	'add' operation 32 bit ('add_ln38_1', /home/jeanleo2/yuv_tp/torgb.cpp:38) [136]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln38_3', /home/jeanleo2/yuv_tp/torgb.cpp:38) [138]  (4.371 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln37', /home/jeanleo2/yuv_tp/torgb.cpp:37) [116]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln36', /home/jeanleo2/yuv_tp/torgb.cpp:36) [105]  (6.912 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln36', /home/jeanleo2/yuv_tp/torgb.cpp:36) [105]  (6.912 ns)

 <State 7>: 6.912ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln37_2', /home/jeanleo2/yuv_tp/torgb.cpp:37) [121]  (6.912 ns)

 <State 8>: 6.912ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln37_2', /home/jeanleo2/yuv_tp/torgb.cpp:37) [121]  (6.912 ns)

 <State 9>: 6.298ns
The critical path consists of the following:
	'sub' operation 65 bit ('sub_ln37', /home/jeanleo2/yuv_tp/torgb.cpp:37) [122]  (3.549 ns)
	'select' operation 15 bit ('select_ln37', /home/jeanleo2/yuv_tp/torgb.cpp:37) [127]  (0.000 ns)
	'sub' operation 16 bit ('sub_ln37_1', /home/jeanleo2/yuv_tp/torgb.cpp:37) [129]  (1.944 ns)
	'select' operation 16 bit ('g', /home/jeanleo2/yuv_tp/torgb.cpp:37) [130]  (0.805 ns)

 <State 10>: 1.290ns
The critical path consists of the following:
	axis write operation ('write_ln44', /home/jeanleo2/yuv_tp/torgb.cpp:44) on port 'ch_r_V_data_V' (/home/jeanleo2/yuv_tp/torgb.cpp:44) [161]  (1.290 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
