-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "11/29/2015 22:35:15"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ProjectRubiks IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0)
	);
END ProjectRubiks;

-- Design Ports Information
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ProjectRubiks IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~26\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~6\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ce|Add0~81_sumout\ : std_logic;
SIGNAL \ce|Add0~14\ : std_logic;
SIGNAL \ce|Add0~5_sumout\ : std_logic;
SIGNAL \ce|Add0~6\ : std_logic;
SIGNAL \ce|Add0~37_sumout\ : std_logic;
SIGNAL \ce|Add0~38\ : std_logic;
SIGNAL \ce|Add0~29_sumout\ : std_logic;
SIGNAL \ce|Add0~30\ : std_logic;
SIGNAL \ce|Add0~25_sumout\ : std_logic;
SIGNAL \ce|Add0~26\ : std_logic;
SIGNAL \ce|Add0~53_sumout\ : std_logic;
SIGNAL \ce|Add0~54\ : std_logic;
SIGNAL \ce|Add0~49_sumout\ : std_logic;
SIGNAL \ce|Add0~50\ : std_logic;
SIGNAL \ce|Add0~33_sumout\ : std_logic;
SIGNAL \ce|Equal0~1_combout\ : std_logic;
SIGNAL \ce|Equal0~4_combout\ : std_logic;
SIGNAL \ce|Equal0~5_combout\ : std_logic;
SIGNAL \ce|Equal0~2_combout\ : std_logic;
SIGNAL \ce|LessThan0~0_combout\ : std_logic;
SIGNAL \ce|LessThan0~1_combout\ : std_logic;
SIGNAL \ce|Add0~82\ : std_logic;
SIGNAL \ce|Add0~85_sumout\ : std_logic;
SIGNAL \ce|Add0~86\ : std_logic;
SIGNAL \ce|Add0~77_sumout\ : std_logic;
SIGNAL \ce|Add0~78\ : std_logic;
SIGNAL \ce|Add0~73_sumout\ : std_logic;
SIGNAL \ce|Add0~74\ : std_logic;
SIGNAL \ce|Add0~69_sumout\ : std_logic;
SIGNAL \ce|Add0~70\ : std_logic;
SIGNAL \ce|Add0~65_sumout\ : std_logic;
SIGNAL \ce|Add0~66\ : std_logic;
SIGNAL \ce|Add0~105_sumout\ : std_logic;
SIGNAL \ce|Add0~106\ : std_logic;
SIGNAL \ce|Add0~109_sumout\ : std_logic;
SIGNAL \ce|Add0~110\ : std_logic;
SIGNAL \ce|Add0~101_sumout\ : std_logic;
SIGNAL \ce|Add0~102\ : std_logic;
SIGNAL \ce|Add0~97_sumout\ : std_logic;
SIGNAL \ce|Add0~98\ : std_logic;
SIGNAL \ce|Add0~93_sumout\ : std_logic;
SIGNAL \ce|Add0~94\ : std_logic;
SIGNAL \ce|Add0~89_sumout\ : std_logic;
SIGNAL \ce|Add0~90\ : std_logic;
SIGNAL \ce|Add0~41_sumout\ : std_logic;
SIGNAL \ce|Add0~42\ : std_logic;
SIGNAL \ce|Add0~45_sumout\ : std_logic;
SIGNAL \ce|Add0~46\ : std_logic;
SIGNAL \ce|Add0~57_sumout\ : std_logic;
SIGNAL \ce|Add0~58\ : std_logic;
SIGNAL \ce|Add0~1_sumout\ : std_logic;
SIGNAL \ce|Add0~2\ : std_logic;
SIGNAL \ce|Add0~61_sumout\ : std_logic;
SIGNAL \ce|Add0~62\ : std_logic;
SIGNAL \ce|Add0~17_sumout\ : std_logic;
SIGNAL \ce|Add0~18\ : std_logic;
SIGNAL \ce|Add0~21_sumout\ : std_logic;
SIGNAL \ce|Add0~22\ : std_logic;
SIGNAL \ce|Add0~9_sumout\ : std_logic;
SIGNAL \ce|Add0~10\ : std_logic;
SIGNAL \ce|Add0~13_sumout\ : std_logic;
SIGNAL \ce|Equal0~0_combout\ : std_logic;
SIGNAL \ce|Equal0~3_combout\ : std_logic;
SIGNAL \ce|Equal0~combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \dcst|Mux8~1_combout\ : std_logic;
SIGNAL \dcst|Mux8~2_combout\ : std_logic;
SIGNAL \rtl~213_combout\ : std_logic;
SIGNAL \rtl~220_combout\ : std_logic;
SIGNAL \rtl~221_combout\ : std_logic;
SIGNAL \dcst|Mux8~4_combout\ : std_logic;
SIGNAL \dcst|Mux8~6_combout\ : std_logic;
SIGNAL \rtl~223_combout\ : std_logic;
SIGNAL \rtl~210_combout\ : std_logic;
SIGNAL \dcst|Mux2~0_combout\ : std_logic;
SIGNAL \dcc|WideOr57~3_combout\ : std_logic;
SIGNAL \rtl~209_combout\ : std_logic;
SIGNAL \dcst|Mux3~1_combout\ : std_logic;
SIGNAL \dcst|Mux2~1_combout\ : std_logic;
SIGNAL \dcst|Mux2~2_combout\ : std_logic;
SIGNAL \dcc|WideOr57~1_combout\ : std_logic;
SIGNAL \dcst|Mux3~0_combout\ : std_logic;
SIGNAL \rtl~211_combout\ : std_logic;
SIGNAL \dcst|Mux4~0_combout\ : std_logic;
SIGNAL \dcst|Mux4~1_combout\ : std_logic;
SIGNAL \dcc|Selector0~17_combout\ : std_logic;
SIGNAL \rtl~212_combout\ : std_logic;
SIGNAL \rtl~215_combout\ : std_logic;
SIGNAL \rtl~214_combout\ : std_logic;
SIGNAL \rtl~216_combout\ : std_logic;
SIGNAL \dcst|Mux8~0_combout\ : std_logic;
SIGNAL \rtl~144_combout\ : std_logic;
SIGNAL \dcst|Mux8~5_combout\ : std_logic;
SIGNAL \dcst|Mux8~3_combout\ : std_logic;
SIGNAL \dcst|Mux6~0_combout\ : std_logic;
SIGNAL \dcst|Mux6~1_combout\ : std_logic;
SIGNAL \rtl~169_combout\ : std_logic;
SIGNAL \rtl~222_combout\ : std_logic;
SIGNAL \rtl~218_combout\ : std_logic;
SIGNAL \rtl~217_combout\ : std_logic;
SIGNAL \rtl~219_combout\ : std_logic;
SIGNAL \dcc|WideOr57~0_combout\ : std_logic;
SIGNAL \dcc|WideOr57~2_combout\ : std_logic;
SIGNAL \dcc|WideOr57~6_combout\ : std_logic;
SIGNAL \dcc|WideOr57~4_combout\ : std_logic;
SIGNAL \dcc|WideOr57~5_combout\ : std_logic;
SIGNAL \dcc|WideOr57~7_combout\ : std_logic;
SIGNAL \dcc|WideOr57~8_combout\ : std_logic;
SIGNAL \dcc|WideOr58~5_combout\ : std_logic;
SIGNAL \dcc|WideOr58~7_combout\ : std_logic;
SIGNAL \dcc|WideOr58~3_combout\ : std_logic;
SIGNAL \dcc|WideOr58~1_combout\ : std_logic;
SIGNAL \dcc|WideOr58~2_combout\ : std_logic;
SIGNAL \dcc|WideOr58~0_combout\ : std_logic;
SIGNAL \dcc|WideOr58~4_combout\ : std_logic;
SIGNAL \dcc|WideOr58~6_combout\ : std_logic;
SIGNAL \dcc|position[5]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|WideOr59~0_combout\ : std_logic;
SIGNAL \dcc|WideOr59~1_combout\ : std_logic;
SIGNAL \dcc|WideOr59~2_combout\ : std_logic;
SIGNAL \dcc|WideOr59~3_combout\ : std_logic;
SIGNAL \dcc|position[4]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|WideOr60~5_combout\ : std_logic;
SIGNAL \dcc|WideOr60~7_combout\ : std_logic;
SIGNAL \dcc|WideOr60~6_combout\ : std_logic;
SIGNAL \dcc|WideOr60~8_combout\ : std_logic;
SIGNAL \dcc|WideOr60~1_combout\ : std_logic;
SIGNAL \dcc|WideOr60~2_combout\ : std_logic;
SIGNAL \dcc|WideOr60~3_combout\ : std_logic;
SIGNAL \dcc|WideOr60~0_combout\ : std_logic;
SIGNAL \dcc|WideOr60~4_combout\ : std_logic;
SIGNAL \dcc|WideOr60~9_combout\ : std_logic;
SIGNAL \dcc|position[3]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|WideOr0~0_combout\ : std_logic;
SIGNAL \dcc|WideOr0~1_combout\ : std_logic;
SIGNAL \dcc|drawY~q\ : std_logic;
SIGNAL \s0|Selector0~0_combout\ : std_logic;
SIGNAL \d0|c1|q[0]~0_combout\ : std_logic;
SIGNAL \d0|c1|q[1]~1_combout\ : std_logic;
SIGNAL \d0|c1|q[2]~3_combout\ : std_logic;
SIGNAL \d0|c1|q[3]~2_combout\ : std_logic;
SIGNAL \dcc|WideOr61~4_combout\ : std_logic;
SIGNAL \dcc|WideOr61~10_combout\ : std_logic;
SIGNAL \dcc|WideOr61~5_combout\ : std_logic;
SIGNAL \dcc|WideOr61~11_combout\ : std_logic;
SIGNAL \dcc|WideOr61~14_combout\ : std_logic;
SIGNAL \dcc|WideOr61~12_combout\ : std_logic;
SIGNAL \dcc|WideOr61~13_combout\ : std_logic;
SIGNAL \dcc|WideOr61~6_combout\ : std_logic;
SIGNAL \dcc|WideOr61~15_combout\ : std_logic;
SIGNAL \dcc|WideOr61~0_combout\ : std_logic;
SIGNAL \dcc|WideOr62~3_combout\ : std_logic;
SIGNAL \dcc|WideOr62~0_combout\ : std_logic;
SIGNAL \dcc|WideOr62~1_combout\ : std_logic;
SIGNAL \dcc|WideOr62~2_combout\ : std_logic;
SIGNAL \dcc|WideOr62~4_combout\ : std_logic;
SIGNAL \dcc|position[1]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|WideOr63~4_combout\ : std_logic;
SIGNAL \dcc|WideOr63~11_combout\ : std_logic;
SIGNAL \dcc|WideOr63~5_combout\ : std_logic;
SIGNAL \dcc|WideOr63~15_combout\ : std_logic;
SIGNAL \dcc|WideOr63~12_combout\ : std_logic;
SIGNAL \dcc|WideOr63~13_combout\ : std_logic;
SIGNAL \dcc|WideOr63~14_combout\ : std_logic;
SIGNAL \dcc|WideOr63~7_combout\ : std_logic;
SIGNAL \dcc|WideOr63~6_combout\ : std_logic;
SIGNAL \dcc|WideOr63~0_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \dcc|position[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \dcst|Mux8~7_combout\ : std_logic;
SIGNAL \dcc|WideOr1~1_combout\ : std_logic;
SIGNAL \dcc|WideOr1~0_combout\ : std_logic;
SIGNAL \dcc|WideOr1~2_combout\ : std_logic;
SIGNAL \dcc|changeX~q\ : std_logic;
SIGNAL \x0|q[5]~1_combout\ : std_logic;
SIGNAL \Add0~3_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~1_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \x0|q~2_combout\ : std_logic;
SIGNAL \x0|q~0_combout\ : std_logic;
SIGNAL \d0|Add0~2\ : std_logic;
SIGNAL \d0|Add0~6\ : std_logic;
SIGNAL \d0|Add0~10\ : std_logic;
SIGNAL \d0|Add0~14\ : std_logic;
SIGNAL \d0|Add0~18\ : std_logic;
SIGNAL \d0|Add0~22\ : std_logic;
SIGNAL \d0|Add0~25_sumout\ : std_logic;
SIGNAL \d0|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|writeEn~0_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \KEY[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \rc1|q[32]~1_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \c1|cubeout[56]~31_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \c1|cubeout[83]~18_combout\ : std_logic;
SIGNAL \c1|cubeout[56]~30_combout\ : std_logic;
SIGNAL \c1|cubeout[73]~17_combout\ : std_logic;
SIGNAL \c1|cubeout[105]~11_combout\ : std_logic;
SIGNAL \c1|cubeout[105]~12_combout\ : std_logic;
SIGNAL \c1|cubeout[47]~1_combout\ : std_logic;
SIGNAL \c1|cubeout[47]~9_combout\ : std_logic;
SIGNAL \c1|cubeout[83]~19_combout\ : std_logic;
SIGNAL \c1|Mux159~13_combout\ : std_logic;
SIGNAL \c1|Mux159~11_combout\ : std_logic;
SIGNAL \c1|Mux159~12_combout\ : std_logic;
SIGNAL \c1|cubeout[73]~16_combout\ : std_logic;
SIGNAL \c1|Mux27~0_combout\ : std_logic;
SIGNAL \c1|cubeout[47]~10_combout\ : std_logic;
SIGNAL \c1|Mux159~15_combout\ : std_logic;
SIGNAL \c1|cubeout[47]~8_combout\ : std_logic;
SIGNAL \c1|cubeout[47]~7_combout\ : std_logic;
SIGNAL \c1|Mux159~26_combout\ : std_logic;
SIGNAL \c1|Mux33~0_combout\ : std_logic;
SIGNAL \c1|Mux33~1_combout\ : std_logic;
SIGNAL \rc1|q~29_combout\ : std_logic;
SIGNAL \c1|Mux159~29_combout\ : std_logic;
SIGNAL \c1|Mux27~1_combout\ : std_logic;
SIGNAL \c1|cubeout[105]~13_combout\ : std_logic;
SIGNAL \rc1|q~21_combout\ : std_logic;
SIGNAL \c1|Mux159~30_combout\ : std_logic;
SIGNAL \c1|Mux159~23_combout\ : std_logic;
SIGNAL \c1|Mux159~2_combout\ : std_logic;
SIGNAL \c1|Mux24~0_combout\ : std_logic;
SIGNAL \c1|Mux24~1_combout\ : std_logic;
SIGNAL \c1|Mux108~0_combout\ : std_logic;
SIGNAL \c1|Mux108~1_combout\ : std_logic;
SIGNAL \rc1|q~8_combout\ : std_logic;
SIGNAL \c1|Mux159~19_combout\ : std_logic;
SIGNAL \c1|Mux159~21_combout\ : std_logic;
SIGNAL \c1|Mux159~22_combout\ : std_logic;
SIGNAL \c1|Mux159~20_combout\ : std_logic;
SIGNAL \c1|Mux99~0_combout\ : std_logic;
SIGNAL \c1|Mux99~1_combout\ : std_logic;
SIGNAL \c1|Mux45~1_combout\ : std_logic;
SIGNAL \c1|Mux45~0_combout\ : std_logic;
SIGNAL \c1|cubeout[78]~15_combout\ : std_logic;
SIGNAL \rc1|q~31_combout\ : std_logic;
SIGNAL \c1|Mux18~0_combout\ : std_logic;
SIGNAL \c1|Mux159~6_combout\ : std_logic;
SIGNAL \c1|Mux18~1_combout\ : std_logic;
SIGNAL \c1|Mux159~8_combout\ : std_logic;
SIGNAL \c1|Mux60~1_combout\ : std_logic;
SIGNAL \c1|Mux60~0_combout\ : std_logic;
SIGNAL \rc1|q~7_combout\ : std_logic;
SIGNAL \c1|Mux51~0_combout\ : std_logic;
SIGNAL \c1|Mux51~1_combout\ : std_logic;
SIGNAL \rc1|q~14_combout\ : std_logic;
SIGNAL \c1|Mux159~25_combout\ : std_logic;
SIGNAL \c1|Mux159~18_combout\ : std_logic;
SIGNAL \c1|Mux126~0_combout\ : std_logic;
SIGNAL \c1|Mux126~1_combout\ : std_logic;
SIGNAL \rc1|q~23_combout\ : std_logic;
SIGNAL \c1|Mux159~14_combout\ : std_logic;
SIGNAL \c1|Mux135~0_combout\ : std_logic;
SIGNAL \c1|Mux135~1_combout\ : std_logic;
SIGNAL \rc1|q~9_combout\ : std_logic;
SIGNAL \c1|Mux153~2_combout\ : std_logic;
SIGNAL \c1|Mux153~1_combout\ : std_logic;
SIGNAL \c1|Mux153~0_combout\ : std_logic;
SIGNAL \c1|Mux153~3_combout\ : std_logic;
SIGNAL \rc1|q~26_combout\ : std_logic;
SIGNAL \c1|Mux159~3_combout\ : std_logic;
SIGNAL \c1|Mux159~4_combout\ : std_logic;
SIGNAL \c1|Mux159~1_combout\ : std_logic;
SIGNAL \c1|Mux159~5_combout\ : std_logic;
SIGNAL \c1|cubeout[154]~0_combout\ : std_logic;
SIGNAL \c1|Mux159~35_combout\ : std_logic;
SIGNAL \rc1|q~0_combout\ : std_logic;
SIGNAL \c1|Mux159~0_combout\ : std_logic;
SIGNAL \c1|Mux114~0_combout\ : std_logic;
SIGNAL \c1|Mux114~1_combout\ : std_logic;
SIGNAL \rc1|q~5_combout\ : std_logic;
SIGNAL \c1|Mux159~7_combout\ : std_logic;
SIGNAL \c1|Mux159~17_combout\ : std_logic;
SIGNAL \c1|Mux159~16_combout\ : std_logic;
SIGNAL \c1|Mux132~0_combout\ : std_logic;
SIGNAL \c1|Mux132~1_combout\ : std_logic;
SIGNAL \rc1|q~12_combout\ : std_logic;
SIGNAL \c1|Mux0~2_combout\ : std_logic;
SIGNAL \c1|Mux0~0_combout\ : std_logic;
SIGNAL \c1|Mux0~1_combout\ : std_logic;
SIGNAL \c1|Mux0~3_combout\ : std_logic;
SIGNAL \c1|Mux159~27_combout\ : std_logic;
SIGNAL \c1|Mux159~28_combout\ : std_logic;
SIGNAL \c1|Mux6~0_combout\ : std_logic;
SIGNAL \c1|Mux6~1_combout\ : std_logic;
SIGNAL \c1|Mux72~2_combout\ : std_logic;
SIGNAL \c1|Mux72~0_combout\ : std_logic;
SIGNAL \c1|Mux72~1_combout\ : std_logic;
SIGNAL \c1|Mux72~3_combout\ : std_logic;
SIGNAL \rc1|q~25_combout\ : std_logic;
SIGNAL \c1|Mux54~0_combout\ : std_logic;
SIGNAL \c1|Mux54~1_combout\ : std_logic;
SIGNAL \rc1|q~16_combout\ : std_logic;
SIGNAL \c1|Mux159~24_combout\ : std_logic;
SIGNAL \c1|Mux81~1_combout\ : std_logic;
SIGNAL \c1|Mux81~0_combout\ : std_logic;
SIGNAL \rc1|q[80]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux87~0_combout\ : std_logic;
SIGNAL \c1|Mux87~1_combout\ : std_logic;
SIGNAL \c1|Mux159~10_combout\ : std_logic;
SIGNAL \c1|Mux105~0_combout\ : std_logic;
SIGNAL \c1|Mux105~1_combout\ : std_logic;
SIGNAL \c1|Mux159~33_combout\ : std_logic;
SIGNAL \c1|Mux159~32_combout\ : std_logic;
SIGNAL \c1|Mux159~31_combout\ : std_logic;
SIGNAL \c1|Mux78~0_combout\ : std_logic;
SIGNAL \c1|Mux78~1_combout\ : std_logic;
SIGNAL \rc1|q~22_combout\ : std_logic;
SIGNAL \c1|Mux159~34_combout\ : std_logic;
SIGNAL \c1|Mux159~9_combout\ : std_logic;
SIGNAL \c1|Mux141~0_combout\ : std_logic;
SIGNAL \c1|Mux141~1_combout\ : std_logic;
SIGNAL \rc1|q~30_combout\ : std_logic;
SIGNAL \rtl~188_combout\ : std_logic;
SIGNAL \dcc|Selector0~0_combout\ : std_logic;
SIGNAL \c1|cubeout[70]~21_combout\ : std_logic;
SIGNAL \c1|Mux69~0_combout\ : std_logic;
SIGNAL \c1|cubeout[70]~20_combout\ : std_logic;
SIGNAL \c1|cubeout[57]~22_combout\ : std_logic;
SIGNAL \c1|cubeout[47]~27_combout\ : std_logic;
SIGNAL \c1|cubeout[86]~28_combout\ : std_logic;
SIGNAL \c1|cubeout[152]~3_combout\ : std_logic;
SIGNAL \c1|cubeout[152]~2_combout\ : std_logic;
SIGNAL \c1|Mux63~0_combout\ : std_logic;
SIGNAL \c1|cubeout[158]~14_combout\ : std_logic;
SIGNAL \c1|cubeout[145]~26_combout\ : std_logic;
SIGNAL \c1|cubeout[119]~4_combout\ : std_logic;
SIGNAL \c1|Mux84~0_combout\ : std_logic;
SIGNAL \c1|cubeout[111]~23_combout\ : std_logic;
SIGNAL \c1|Mux57~0_combout\ : std_logic;
SIGNAL \c1|Mux36~0_combout\ : std_logic;
SIGNAL \c1|cubeout[104]~24_combout\ : std_logic;
SIGNAL \c1|cubeout[104]~25_combout\ : std_logic;
SIGNAL \c1|cubeout[130]~32_combout\ : std_logic;
SIGNAL \c1|Mux30~0_combout\ : std_logic;
SIGNAL \c1|cubeout[145]~6_combout\ : std_logic;
SIGNAL \c1|Mux84~2_combout\ : std_logic;
SIGNAL \c1|Mux57~1_combout\ : std_logic;
SIGNAL \c1|cubeout[63]~29_combout\ : std_logic;
SIGNAL \c1|Mux117~0_combout\ : std_logic;
SIGNAL \c1|Mux117~2_combout\ : std_logic;
SIGNAL \c1|Mux117~1_combout\ : std_logic;
SIGNAL \c1|Mux117~3_combout\ : std_logic;
SIGNAL \rc1|q~33_combout\ : std_logic;
SIGNAL \c1|Mux129~0_combout\ : std_logic;
SIGNAL \c1|Mux129~1_combout\ : std_logic;
SIGNAL \rc1|q~28_combout\ : std_logic;
SIGNAL \c1|Mux3~0_combout\ : std_logic;
SIGNAL \c1|Mux3~1_combout\ : std_logic;
SIGNAL \c1|Mux15~0_combout\ : std_logic;
SIGNAL \c1|Mux15~1_combout\ : std_logic;
SIGNAL \c1|Mux21~1_combout\ : std_logic;
SIGNAL \c1|Mux21~0_combout\ : std_logic;
SIGNAL \c1|Mux21~2_combout\ : std_logic;
SIGNAL \c1|Mux57~2_combout\ : std_logic;
SIGNAL \rc1|q~27_combout\ : std_logic;
SIGNAL \c1|Mux84~1_combout\ : std_logic;
SIGNAL \c1|Mux84~3_combout\ : std_logic;
SIGNAL \c1|cubeout[119]~5_combout\ : std_logic;
SIGNAL \c1|Mux111~1_combout\ : std_logic;
SIGNAL \c1|Mux111~0_combout\ : std_logic;
SIGNAL \c1|Mux111~2_combout\ : std_logic;
SIGNAL \rc1|q~3_combout\ : std_logic;
SIGNAL \c1|Mux123~0_combout\ : std_logic;
SIGNAL \c1|Mux123~1_combout\ : std_logic;
SIGNAL \rc1|q~20_combout\ : std_logic;
SIGNAL \c1|Mux30~2_combout\ : std_logic;
SIGNAL \c1|Mux30~1_combout\ : std_logic;
SIGNAL \c1|Mux30~3_combout\ : std_logic;
SIGNAL \rc1|q~24_combout\ : std_logic;
SIGNAL \c1|Mux36~1_combout\ : std_logic;
SIGNAL \rc1|q~13_combout\ : std_logic;
SIGNAL \c1|Mux9~0_combout\ : std_logic;
SIGNAL \c1|Mux9~1_combout\ : std_logic;
SIGNAL \c1|Mux9~2_combout\ : std_logic;
SIGNAL \c1|Mux144~1_combout\ : std_logic;
SIGNAL \c1|Mux144~0_combout\ : std_logic;
SIGNAL \c1|Mux144~2_combout\ : std_logic;
SIGNAL \rc1|q~17_combout\ : std_logic;
SIGNAL \c1|Mux138~0_combout\ : std_logic;
SIGNAL \c1|Mux138~1_combout\ : std_logic;
SIGNAL \rc1|q~10_combout\ : std_logic;
SIGNAL \c1|Mux69~1_combout\ : std_logic;
SIGNAL \c1|Mux69~2_combout\ : std_logic;
SIGNAL \rc1|q~32_combout\ : std_logic;
SIGNAL \c1|Mux48~1_combout\ : std_logic;
SIGNAL \c1|Mux48~0_combout\ : std_logic;
SIGNAL \c1|Mux48~2_combout\ : std_logic;
SIGNAL \rc1|q~18_combout\ : std_logic;
SIGNAL \c1|Mux42~1_combout\ : std_logic;
SIGNAL \c1|Mux42~0_combout\ : std_logic;
SIGNAL \c1|Mux42~2_combout\ : std_logic;
SIGNAL \rc1|q~11_combout\ : std_logic;
SIGNAL \c1|Mux96~0_combout\ : std_logic;
SIGNAL \c1|Mux96~1_combout\ : std_logic;
SIGNAL \c1|Mux96~2_combout\ : std_logic;
SIGNAL \c1|Mux150~0_combout\ : std_logic;
SIGNAL \c1|Mux150~1_combout\ : std_logic;
SIGNAL \rc1|q~15_combout\ : std_logic;
SIGNAL \c1|Mux156~0_combout\ : std_logic;
SIGNAL \c1|Mux156~1_combout\ : std_logic;
SIGNAL \rc1|q~6_combout\ : std_logic;
SIGNAL \c1|Mux63~1_combout\ : std_logic;
SIGNAL \c1|Mux63~2_combout\ : std_logic;
SIGNAL \rc1|q~2_combout\ : std_logic;
SIGNAL \c1|Mux75~1_combout\ : std_logic;
SIGNAL \c1|Mux75~0_combout\ : std_logic;
SIGNAL \c1|Mux75~2_combout\ : std_logic;
SIGNAL \rc1|q~19_combout\ : std_logic;
SIGNAL \c1|Mux102~0_combout\ : std_logic;
SIGNAL \c1|Mux102~1_combout\ : std_logic;
SIGNAL \c1|Mux90~0_combout\ : std_logic;
SIGNAL \c1|Mux90~1_combout\ : std_logic;
SIGNAL \rtl~181_combout\ : std_logic;
SIGNAL \dcc|Selector2~0_combout\ : std_logic;
SIGNAL \dcc|Selector0~10_combout\ : std_logic;
SIGNAL \rtl~189_combout\ : std_logic;
SIGNAL \rc1|q~4_combout\ : std_logic;
SIGNAL \rtl~190_combout\ : std_logic;
SIGNAL \dcc|Selector0~12_combout\ : std_logic;
SIGNAL \rtl~185_combout\ : std_logic;
SIGNAL \dcc|Selector0~11_combout\ : std_logic;
SIGNAL \dcc|Selector0~8_combout\ : std_logic;
SIGNAL \dcc|Selector0~9_combout\ : std_logic;
SIGNAL \dcc|Selector0~13_combout\ : std_logic;
SIGNAL \rtl~180_combout\ : std_logic;
SIGNAL \rtl~182_combout\ : std_logic;
SIGNAL \dcc|Selector0~19_combout\ : std_logic;
SIGNAL \dcc|Selector0~18_combout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \rtl~2_combout\ : std_logic;
SIGNAL \dcc|Selector0~20_combout\ : std_logic;
SIGNAL \dcc|Selector0~1_combout\ : std_logic;
SIGNAL \rtl~17_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \dcc|Selector0~23_combout\ : std_logic;
SIGNAL \dcc|Selector0~21_combout\ : std_logic;
SIGNAL \rtl~184_combout\ : std_logic;
SIGNAL \rtl~183_combout\ : std_logic;
SIGNAL \dcc|Selector0~22_combout\ : std_logic;
SIGNAL \dcc|Selector0~2_combout\ : std_logic;
SIGNAL \rtl~187_combout\ : std_logic;
SIGNAL \rtl~186_combout\ : std_logic;
SIGNAL \dcc|Selector0~5_combout\ : std_logic;
SIGNAL \dcc|Selector0~6_combout\ : std_logic;
SIGNAL \rtl~30_combout\ : std_logic;
SIGNAL \dcc|Selector0~4_combout\ : std_logic;
SIGNAL \dcc|Selector0~3_combout\ : std_logic;
SIGNAL \dcc|Selector0~7_combout\ : std_logic;
SIGNAL \dcc|Selector0~14_combout\ : std_logic;
SIGNAL \d0|Add0~1_sumout\ : std_logic;
SIGNAL \d0|Add0~5_sumout\ : std_logic;
SIGNAL \d0|Add0~9_sumout\ : std_logic;
SIGNAL \d0|Add0~13_sumout\ : std_logic;
SIGNAL \d0|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux160~32_combout\ : std_logic;
SIGNAL \c1|Mux160~18_combout\ : std_logic;
SIGNAL \c1|Mux1~0_combout\ : std_logic;
SIGNAL \c1|Mux160~30_combout\ : std_logic;
SIGNAL \c1|Mux160~3_combout\ : std_logic;
SIGNAL \c1|Mux160~23_combout\ : std_logic;
SIGNAL \c1|Mux160~8_combout\ : std_logic;
SIGNAL \c1|Mux61~1_combout\ : std_logic;
SIGNAL \c1|Mux61~0_combout\ : std_logic;
SIGNAL \c1|Mux160~29_combout\ : std_logic;
SIGNAL \c1|Mux160~26_combout\ : std_logic;
SIGNAL \c1|Mux34~0_combout\ : std_logic;
SIGNAL \c1|Mux160~15_combout\ : std_logic;
SIGNAL \c1|Mux34~1_combout\ : std_logic;
SIGNAL \rc1|q~54_combout\ : std_logic;
SIGNAL \c1|Mux52~0_combout\ : std_logic;
SIGNAL \c1|Mux52~1_combout\ : std_logic;
SIGNAL \rc1|q~42_combout\ : std_logic;
SIGNAL \c1|Mux25~0_combout\ : std_logic;
SIGNAL \c1|Mux25~1_combout\ : std_logic;
SIGNAL \rc1|q~51_combout\ : std_logic;
SIGNAL \c1|Mux160~2_combout\ : std_logic;
SIGNAL \c1|Mux160~1_combout\ : std_logic;
SIGNAL \c1|Mux160~4_combout\ : std_logic;
SIGNAL \c1|Mux160~5_combout\ : std_logic;
SIGNAL \c1|Mux160~35_combout\ : std_logic;
SIGNAL \rc1|q~34_combout\ : std_logic;
SIGNAL \c1|Mux160~0_combout\ : std_logic;
SIGNAL \c1|Mux160~7_combout\ : std_logic;
SIGNAL \c1|Mux160~6_combout\ : std_logic;
SIGNAL \c1|Mux115~0_combout\ : std_logic;
SIGNAL \c1|Mux115~1_combout\ : std_logic;
SIGNAL \c1|Mux28~0_combout\ : std_logic;
SIGNAL \c1|Mux28~1_combout\ : std_logic;
SIGNAL \rc1|q~49_combout\ : std_logic;
SIGNAL \c1|Mux1~1_combout\ : std_logic;
SIGNAL \c1|Mux1~2_combout\ : std_logic;
SIGNAL \c1|Mux1~3_combout\ : std_logic;
SIGNAL \rc1|q~48_combout\ : std_logic;
SIGNAL \c1|Mux160~28_combout\ : std_logic;
SIGNAL \c1|Mux160~27_combout\ : std_logic;
SIGNAL \c1|Mux7~0_combout\ : std_logic;
SIGNAL \c1|Mux7~1_combout\ : std_logic;
SIGNAL \rc1|q~45_combout\ : std_logic;
SIGNAL \c1|Mux160~25_combout\ : std_logic;
SIGNAL \c1|Mux160~20_combout\ : std_logic;
SIGNAL \c1|Mux160~22_combout\ : std_logic;
SIGNAL \c1|Mux160~19_combout\ : std_logic;
SIGNAL \c1|Mux100~0_combout\ : std_logic;
SIGNAL \c1|Mux100~1_combout\ : std_logic;
SIGNAL \c1|Mux160~21_combout\ : std_logic;
SIGNAL \c1|Mux127~0_combout\ : std_logic;
SIGNAL \c1|Mux127~1_combout\ : std_logic;
SIGNAL \c1|Mux160~14_combout\ : std_logic;
SIGNAL \c1|Mux160~11_combout\ : std_logic;
SIGNAL \c1|Mux160~12_combout\ : std_logic;
SIGNAL \c1|Mux136~0_combout\ : std_logic;
SIGNAL \c1|Mux136~1_combout\ : std_logic;
SIGNAL \rc1|q~38_combout\ : std_logic;
SIGNAL \c1|Mux160~13_combout\ : std_logic;
SIGNAL \c1|Mux142~0_combout\ : std_logic;
SIGNAL \c1|Mux160~9_combout\ : std_logic;
SIGNAL \c1|Mux142~1_combout\ : std_logic;
SIGNAL \rc1|q~55_combout\ : std_logic;
SIGNAL \c1|Mux160~34_combout\ : std_logic;
SIGNAL \c1|Mux160~31_combout\ : std_logic;
SIGNAL \c1|Mux160~33_combout\ : std_logic;
SIGNAL \c1|Mux79~0_combout\ : std_logic;
SIGNAL \c1|Mux79~1_combout\ : std_logic;
SIGNAL \c1|Mux73~0_combout\ : std_logic;
SIGNAL \c1|Mux73~2_combout\ : std_logic;
SIGNAL \c1|Mux73~1_combout\ : std_logic;
SIGNAL \c1|Mux73~3_combout\ : std_logic;
SIGNAL \rc1|q[88]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux160~24_combout\ : std_logic;
SIGNAL \c1|Mux55~0_combout\ : std_logic;
SIGNAL \c1|Mux55~1_combout\ : std_logic;
SIGNAL \c1|Mux154~1_combout\ : std_logic;
SIGNAL \c1|Mux154~2_combout\ : std_logic;
SIGNAL \c1|Mux154~0_combout\ : std_logic;
SIGNAL \c1|Mux154~3_combout\ : std_logic;
SIGNAL \rc1|q~52_combout\ : std_logic;
SIGNAL \c1|Mux19~0_combout\ : std_logic;
SIGNAL \c1|Mux19~1_combout\ : std_logic;
SIGNAL \rc1|q~36_combout\ : std_logic;
SIGNAL \c1|Mux46~1_combout\ : std_logic;
SIGNAL \c1|Mux46~0_combout\ : std_logic;
SIGNAL \rc1|q~56_combout\ : std_logic;
SIGNAL \c1|Mux109~0_combout\ : std_logic;
SIGNAL \c1|Mux109~1_combout\ : std_logic;
SIGNAL \c1|Mux82~1_combout\ : std_logic;
SIGNAL \c1|Mux82~0_combout\ : std_logic;
SIGNAL \c1|Mux88~0_combout\ : std_logic;
SIGNAL \c1|Mux88~1_combout\ : std_logic;
SIGNAL \c1|Mux160~10_combout\ : std_logic;
SIGNAL \c1|Mux106~0_combout\ : std_logic;
SIGNAL \c1|Mux106~1_combout\ : std_logic;
SIGNAL \c1|Mux160~16_combout\ : std_logic;
SIGNAL \c1|Mux160~17_combout\ : std_logic;
SIGNAL \c1|Mux133~0_combout\ : std_logic;
SIGNAL \c1|Mux133~1_combout\ : std_logic;
SIGNAL \c1|Mux76~0_combout\ : std_logic;
SIGNAL \c1|Mux43~0_combout\ : std_logic;
SIGNAL \c1|Mux118~1_combout\ : std_logic;
SIGNAL \c1|Mux118~0_combout\ : std_logic;
SIGNAL \c1|Mux118~2_combout\ : std_logic;
SIGNAL \c1|Mux130~0_combout\ : std_logic;
SIGNAL \c1|Mux130~1_combout\ : std_logic;
SIGNAL \c1|Mux145~0_combout\ : std_logic;
SIGNAL \c1|Mux145~1_combout\ : std_logic;
SIGNAL \c1|Mux145~2_combout\ : std_logic;
SIGNAL \rc1|q~46_combout\ : std_logic;
SIGNAL \c1|Mux91~0_combout\ : std_logic;
SIGNAL \c1|Mux91~1_combout\ : std_logic;
SIGNAL \c1|Mux103~0_combout\ : std_logic;
SIGNAL \c1|Mux103~1_combout\ : std_logic;
SIGNAL \c1|Mux97~1_combout\ : std_logic;
SIGNAL \c1|Mux97~0_combout\ : std_logic;
SIGNAL \c1|Mux97~2_combout\ : std_logic;
SIGNAL \c1|Mux22~1_combout\ : std_logic;
SIGNAL \c1|Mux64~0_combout\ : std_logic;
SIGNAL \c1|Mux31~1_combout\ : std_logic;
SIGNAL \c1|Mux31~0_combout\ : std_logic;
SIGNAL \c1|Mux31~2_combout\ : std_logic;
SIGNAL \rc1|q~50_combout\ : std_logic;
SIGNAL \c1|Mux64~1_combout\ : std_logic;
SIGNAL \c1|Mux64~2_combout\ : std_logic;
SIGNAL \c1|Mux58~0_combout\ : std_logic;
SIGNAL \c1|Mux58~1_combout\ : std_logic;
SIGNAL \c1|Mux22~0_combout\ : std_logic;
SIGNAL \c1|Mux22~2_combout\ : std_logic;
SIGNAL \rc1|q~57_combout\ : std_logic;
SIGNAL \c1|Mux16~0_combout\ : std_logic;
SIGNAL \c1|Mux16~1_combout\ : std_logic;
SIGNAL \rc1|q~35_combout\ : std_logic;
SIGNAL \c1|Mux43~1_combout\ : std_logic;
SIGNAL \c1|Mux43~2_combout\ : std_logic;
SIGNAL \rc1|q~40_combout\ : std_logic;
SIGNAL \c1|Mux49~1_combout\ : std_logic;
SIGNAL \c1|Mux49~0_combout\ : std_logic;
SIGNAL \c1|Mux49~2_combout\ : std_logic;
SIGNAL \rc1|q~47_combout\ : std_logic;
SIGNAL \c1|Mux37~0_combout\ : std_logic;
SIGNAL \c1|Mux37~1_combout\ : std_logic;
SIGNAL \rc1|q~41_combout\ : std_logic;
SIGNAL \c1|Mux10~0_combout\ : std_logic;
SIGNAL \c1|Mux10~1_combout\ : std_logic;
SIGNAL \c1|Mux10~2_combout\ : std_logic;
SIGNAL \rc1|q~53_combout\ : std_logic;
SIGNAL \c1|Mux4~0_combout\ : std_logic;
SIGNAL \c1|Mux4~1_combout\ : std_logic;
SIGNAL \rc1|q~43_combout\ : std_logic;
SIGNAL \c1|Mux76~1_combout\ : std_logic;
SIGNAL \c1|Mux76~2_combout\ : std_logic;
SIGNAL \c1|Mux70~0_combout\ : std_logic;
SIGNAL \c1|Mux70~1_combout\ : std_logic;
SIGNAL \c1|Mux139~0_combout\ : std_logic;
SIGNAL \c1|Mux139~1_combout\ : std_logic;
SIGNAL \rc1|q~39_combout\ : std_logic;
SIGNAL \c1|Mux151~0_combout\ : std_logic;
SIGNAL \c1|Mux151~1_combout\ : std_logic;
SIGNAL \rc1|q~44_combout\ : std_logic;
SIGNAL \c1|Mux157~0_combout\ : std_logic;
SIGNAL \c1|Mux157~1_combout\ : std_logic;
SIGNAL \rc1|q~37_combout\ : std_logic;
SIGNAL \c1|Mux124~0_combout\ : std_logic;
SIGNAL \c1|Mux124~1_combout\ : std_logic;
SIGNAL \c1|Mux112~1_combout\ : std_logic;
SIGNAL \c1|Mux112~0_combout\ : std_logic;
SIGNAL \c1|Mux112~2_combout\ : std_logic;
SIGNAL \rc1|q[49]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux85~1_combout\ : std_logic;
SIGNAL \c1|Mux85~0_combout\ : std_logic;
SIGNAL \c1|Mux85~2_combout\ : std_logic;
SIGNAL \rtl~193_combout\ : std_logic;
SIGNAL \dcc|Selector1~16_combout\ : std_logic;
SIGNAL \rtl~197_combout\ : std_logic;
SIGNAL \rtl~195_combout\ : std_logic;
SIGNAL \dcc|Selector1~17_combout\ : std_logic;
SIGNAL \rtl~66_combout\ : std_logic;
SIGNAL \rtl~53_combout\ : std_logic;
SIGNAL \dcc|Selector1~18_combout\ : std_logic;
SIGNAL \dcc|Selector1~2_combout\ : std_logic;
SIGNAL \rtl~198_combout\ : std_logic;
SIGNAL \dcc|Selector1~3_combout\ : std_logic;
SIGNAL \dcc|Selector1~4_combout\ : std_logic;
SIGNAL \rtl~192_combout\ : std_logic;
SIGNAL \dcc|Selector1~5_combout\ : std_logic;
SIGNAL \rtl~199_combout\ : std_logic;
SIGNAL \rtl~196_combout\ : std_logic;
SIGNAL \dcc|Selector1~6_combout\ : std_logic;
SIGNAL \dcc|Selector0~15_combout\ : std_logic;
SIGNAL \dcc|Selector1~7_combout\ : std_logic;
SIGNAL \dcc|Selector1~8_combout\ : std_logic;
SIGNAL \dcc|Selector1~10_combout\ : std_logic;
SIGNAL \rtl~52_combout\ : std_logic;
SIGNAL \dcc|Selector1~12_combout\ : std_logic;
SIGNAL \rtl~191_combout\ : std_logic;
SIGNAL \dcc|Selector1~11_combout\ : std_logic;
SIGNAL \dcc|Selector1~0_combout\ : std_logic;
SIGNAL \rtl~194_combout\ : std_logic;
SIGNAL \dcc|Selector1~14_combout\ : std_logic;
SIGNAL \dcc|Selector1~13_combout\ : std_logic;
SIGNAL \rtl~67_combout\ : std_logic;
SIGNAL \dcc|Selector1~15_combout\ : std_logic;
SIGNAL \dcc|Selector1~1_combout\ : std_logic;
SIGNAL \dcc|Selector1~9_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \c1|Mux90~2_combout\ : std_logic;
SIGNAL \c1|Mux77~0_combout\ : std_logic;
SIGNAL \c1|Mux32~0_combout\ : std_logic;
SIGNAL \c1|Mux44~0_combout\ : std_logic;
SIGNAL \c1|Mux98~0_combout\ : std_logic;
SIGNAL \c1|Mux86~0_combout\ : std_logic;
SIGNAL \c1|Mux86~1_combout\ : std_logic;
SIGNAL \c1|Mux86~2_combout\ : std_logic;
SIGNAL \rc1|q~69_combout\ : std_logic;
SIGNAL \c1|Mux131~0_combout\ : std_logic;
SIGNAL \c1|Mux131~1_combout\ : std_logic;
SIGNAL \rc1|q~79_combout\ : std_logic;
SIGNAL \c1|Mux104~0_combout\ : std_logic;
SIGNAL \c1|Mux104~1_combout\ : std_logic;
SIGNAL \rc1|q~63_combout\ : std_logic;
SIGNAL \c1|Mux98~1_combout\ : std_logic;
SIGNAL \c1|Mux98~2_combout\ : std_logic;
SIGNAL \rc1|q~65_combout\ : std_logic;
SIGNAL \c1|Mux44~1_combout\ : std_logic;
SIGNAL \c1|Mux44~2_combout\ : std_logic;
SIGNAL \rc1|q~68_combout\ : std_logic;
SIGNAL \c1|Mux32~1_combout\ : std_logic;
SIGNAL \c1|Mux32~2_combout\ : std_logic;
SIGNAL \rc1|q~75_combout\ : std_logic;
SIGNAL \c1|Mux125~0_combout\ : std_logic;
SIGNAL \c1|Mux125~1_combout\ : std_logic;
SIGNAL \rc1|q~72_combout\ : std_logic;
SIGNAL \c1|Mux158~0_combout\ : std_logic;
SIGNAL \c1|Mux158~1_combout\ : std_logic;
SIGNAL \c1|Mux65~1_combout\ : std_logic;
SIGNAL \c1|Mux65~0_combout\ : std_logic;
SIGNAL \c1|Mux65~2_combout\ : std_logic;
SIGNAL \c1|Mux59~0_combout\ : std_logic;
SIGNAL \c1|Mux59~1_combout\ : std_logic;
SIGNAL \c1|Mux71~0_combout\ : std_logic;
SIGNAL \c1|Mux71~1_combout\ : std_logic;
SIGNAL \c1|Mux77~1_combout\ : std_logic;
SIGNAL \c1|Mux77~2_combout\ : std_logic;
SIGNAL \c1|Mux5~0_combout\ : std_logic;
SIGNAL \c1|Mux5~1_combout\ : std_logic;
SIGNAL \c1|Mux17~0_combout\ : std_logic;
SIGNAL \c1|Mux17~1_combout\ : std_logic;
SIGNAL \c1|Mux152~0_combout\ : std_logic;
SIGNAL \c1|Mux152~1_combout\ : std_logic;
SIGNAL \c1|Mux140~0_combout\ : std_logic;
SIGNAL \c1|Mux140~1_combout\ : std_logic;
SIGNAL \c1|Mux146~1_combout\ : std_logic;
SIGNAL \c1|Mux146~0_combout\ : std_logic;
SIGNAL \c1|Mux146~2_combout\ : std_logic;
SIGNAL \c1|Mux92~0_combout\ : std_logic;
SIGNAL \c1|Mux92~1_combout\ : std_logic;
SIGNAL \rc1|q~67_combout\ : std_logic;
SIGNAL \c1|Mux38~0_combout\ : std_logic;
SIGNAL \c1|Mux38~1_combout\ : std_logic;
SIGNAL \rc1|q~71_combout\ : std_logic;
SIGNAL \c1|Mux11~1_combout\ : std_logic;
SIGNAL \c1|Mux11~0_combout\ : std_logic;
SIGNAL \c1|Mux11~2_combout\ : std_logic;
SIGNAL \c1|Mux23~1_combout\ : std_logic;
SIGNAL \c1|Mux23~0_combout\ : std_logic;
SIGNAL \c1|Mux23~2_combout\ : std_logic;
SIGNAL \c1|Mux113~1_combout\ : std_logic;
SIGNAL \c1|Mux113~0_combout\ : std_logic;
SIGNAL \c1|Mux113~2_combout\ : std_logic;
SIGNAL \rc1|q~58_combout\ : std_logic;
SIGNAL \c1|Mux119~2_combout\ : std_logic;
SIGNAL \c1|Mux119~1_combout\ : std_logic;
SIGNAL \c1|Mux119~0_combout\ : std_logic;
SIGNAL \c1|Mux119~3_combout\ : std_logic;
SIGNAL \rc1|q~81_combout\ : std_logic;
SIGNAL \c1|Mux50~2_combout\ : std_logic;
SIGNAL \c1|Mux50~1_combout\ : std_logic;
SIGNAL \c1|Mux84~4_combout\ : std_logic;
SIGNAL \c1|Mux50~0_combout\ : std_logic;
SIGNAL \c1|Mux50~3_combout\ : std_logic;
SIGNAL \rc1|q~64_combout\ : std_logic;
SIGNAL \dcc|Selector2~3_combout\ : std_logic;
SIGNAL \c1|Mux161~14_combout\ : std_logic;
SIGNAL \c1|Mux161~12_combout\ : std_logic;
SIGNAL \c1|Mux161~10_combout\ : std_logic;
SIGNAL \c1|Mux161~23_combout\ : std_logic;
SIGNAL \c1|Mux161~29_combout\ : std_logic;
SIGNAL \c1|Mux161~30_combout\ : std_logic;
SIGNAL \c1|Mux161~21_combout\ : std_logic;
SIGNAL \c1|Mux161~18_combout\ : std_logic;
SIGNAL \c1|Mux161~36_combout\ : std_logic;
SIGNAL \c1|Mux161~35_combout\ : std_logic;
SIGNAL \c1|Mux161~34_combout\ : std_logic;
SIGNAL \c1|Mux161~33_combout\ : std_logic;
SIGNAL \c1|Mux80~0_combout\ : std_logic;
SIGNAL \c1|Mux80~1_combout\ : std_logic;
SIGNAL \c1|Mux74~0_combout\ : std_logic;
SIGNAL \c1|Mux89~0_combout\ : std_logic;
SIGNAL \c1|Mux89~1_combout\ : std_logic;
SIGNAL \rc1|q~66_combout\ : std_logic;
SIGNAL \c1|Mux83~1_combout\ : std_logic;
SIGNAL \c1|Mux83~0_combout\ : std_logic;
SIGNAL \rc1|q~78_combout\ : std_logic;
SIGNAL \c1|Mux161~16_combout\ : std_logic;
SIGNAL \c1|Mux161~17_combout\ : std_logic;
SIGNAL \c1|Mux161~2_combout\ : std_logic;
SIGNAL \c1|Mux26~0_combout\ : std_logic;
SIGNAL \c1|Mux26~1_combout\ : std_logic;
SIGNAL \c1|Mux161~15_combout\ : std_logic;
SIGNAL \c1|Mux56~0_combout\ : std_logic;
SIGNAL \c1|Mux56~1_combout\ : std_logic;
SIGNAL \rc1|q[105]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux74~1_combout\ : std_logic;
SIGNAL \c1|Mux74~2_combout\ : std_logic;
SIGNAL \c1|Mux74~3_combout\ : std_logic;
SIGNAL \c1|Mux161~20_combout\ : std_logic;
SIGNAL \c1|Mux8~0_combout\ : std_logic;
SIGNAL \c1|Mux8~1_combout\ : std_logic;
SIGNAL \c1|Mux161~19_combout\ : std_logic;
SIGNAL \c1|Mux35~0_combout\ : std_logic;
SIGNAL \c1|Mux161~27_combout\ : std_logic;
SIGNAL \c1|Mux35~1_combout\ : std_logic;
SIGNAL \rc1|q~80_combout\ : std_logic;
SIGNAL \c1|Mux161~31_combout\ : std_logic;
SIGNAL \c1|Mux29~0_combout\ : std_logic;
SIGNAL \c1|Mux29~1_combout\ : std_logic;
SIGNAL \rc1|q~73_combout\ : std_logic;
SIGNAL \c1|Mux161~32_combout\ : std_logic;
SIGNAL \c1|Mux47~1_combout\ : std_logic;
SIGNAL \c1|Mux47~0_combout\ : std_logic;
SIGNAL \rc1|q~77_combout\ : std_logic;
SIGNAL \c1|Mux110~0_combout\ : std_logic;
SIGNAL \c1|Mux110~1_combout\ : std_logic;
SIGNAL \rc1|q~60_combout\ : std_logic;
SIGNAL \c1|Mux161~9_combout\ : std_logic;
SIGNAL \c1|Mux161~25_combout\ : std_logic;
SIGNAL \c1|Mux143~0_combout\ : std_logic;
SIGNAL \c1|Mux143~1_combout\ : std_logic;
SIGNAL \rc1|q[18]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux161~1_combout\ : std_logic;
SIGNAL \c1|Mux161~3_combout\ : std_logic;
SIGNAL \c1|Mux161~4_combout\ : std_logic;
SIGNAL \c1|Mux161~5_combout\ : std_logic;
SIGNAL \c1|Mux161~37_combout\ : std_logic;
SIGNAL \c1|Mux161~0_combout\ : std_logic;
SIGNAL \c1|Mux161~6_combout\ : std_logic;
SIGNAL \c1|Mux116~0_combout\ : std_logic;
SIGNAL \c1|Mux116~1_combout\ : std_logic;
SIGNAL \rc1|q~59_combout\ : std_logic;
SIGNAL \c1|Mux161~7_combout\ : std_logic;
SIGNAL \c1|Mux161~28_combout\ : std_logic;
SIGNAL \c1|Mux134~0_combout\ : std_logic;
SIGNAL \c1|Mux134~1_combout\ : std_logic;
SIGNAL \rc1|q~70_combout\ : std_logic;
SIGNAL \c1|Mux2~2_combout\ : std_logic;
SIGNAL \c1|Mux2~0_combout\ : std_logic;
SIGNAL \c1|Mux2~1_combout\ : std_logic;
SIGNAL \c1|Mux2~3_combout\ : std_logic;
SIGNAL \c1|Mux161~24_combout\ : std_logic;
SIGNAL \c1|Mux137~0_combout\ : std_logic;
SIGNAL \c1|Mux137~1_combout\ : std_logic;
SIGNAL \c1|Mux161~26_combout\ : std_logic;
SIGNAL \c1|Mux128~0_combout\ : std_logic;
SIGNAL \c1|Mux128~1_combout\ : std_logic;
SIGNAL \rc1|q~74_combout\ : std_logic;
SIGNAL \c1|Mux161~13_combout\ : std_logic;
SIGNAL \c1|Mux161~11_combout\ : std_logic;
SIGNAL \c1|Mux101~0_combout\ : std_logic;
SIGNAL \c1|Mux101~1_combout\ : std_logic;
SIGNAL \rc1|q~62_combout\ : std_logic;
SIGNAL \c1|Mux155~0_combout\ : std_logic;
SIGNAL \c1|Mux155~2_combout\ : std_logic;
SIGNAL \c1|Mux155~1_combout\ : std_logic;
SIGNAL \c1|Mux155~3_combout\ : std_logic;
SIGNAL \c1|Mux20~0_combout\ : std_logic;
SIGNAL \c1|Mux20~1_combout\ : std_logic;
SIGNAL \rc1|q[141]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux161~8_combout\ : std_logic;
SIGNAL \c1|Mux62~1_combout\ : std_logic;
SIGNAL \c1|Mux62~0_combout\ : std_logic;
SIGNAL \rc1|q[99]~feeder_combout\ : std_logic;
SIGNAL \c1|Mux53~0_combout\ : std_logic;
SIGNAL \c1|Mux53~1_combout\ : std_logic;
SIGNAL \rc1|q~61_combout\ : std_logic;
SIGNAL \c1|Mux107~0_combout\ : std_logic;
SIGNAL \c1|Mux161~22_combout\ : std_logic;
SIGNAL \c1|Mux107~1_combout\ : std_logic;
SIGNAL \rc1|q~76_combout\ : std_logic;
SIGNAL \dcc|Selector2~17_combout\ : std_logic;
SIGNAL \rtl~100_combout\ : std_logic;
SIGNAL \rtl~98_combout\ : std_logic;
SIGNAL \dcc|Selector2~19_combout\ : std_logic;
SIGNAL \rtl~201_combout\ : std_logic;
SIGNAL \rtl~206_combout\ : std_logic;
SIGNAL \dcc|Selector2~18_combout\ : std_logic;
SIGNAL \dcc|Selector2~4_combout\ : std_logic;
SIGNAL \rtl~97_combout\ : std_logic;
SIGNAL \dcc|Selector2~13_combout\ : std_logic;
SIGNAL \dcc|Selector2~11_combout\ : std_logic;
SIGNAL \rtl~101_combout\ : std_logic;
SIGNAL \rtl~99_combout\ : std_logic;
SIGNAL \dcc|Selector2~12_combout\ : std_logic;
SIGNAL \dcc|Selector2~1_combout\ : std_logic;
SIGNAL \rtl~203_combout\ : std_logic;
SIGNAL \dcc|Selector2~14_combout\ : std_logic;
SIGNAL \rtl~202_combout\ : std_logic;
SIGNAL \rtl~204_combout\ : std_logic;
SIGNAL \rtl~205_combout\ : std_logic;
SIGNAL \dcc|Selector2~16_combout\ : std_logic;
SIGNAL \rtl~200_combout\ : std_logic;
SIGNAL \dcc|Selector2~15_combout\ : std_logic;
SIGNAL \dcc|Selector2~2_combout\ : std_logic;
SIGNAL \rtl~207_combout\ : std_logic;
SIGNAL \dcc|Selector2~5_combout\ : std_logic;
SIGNAL \rtl~208_combout\ : std_logic;
SIGNAL \dcc|Selector2~7_combout\ : std_logic;
SIGNAL \dcc|Selector2~6_combout\ : std_logic;
SIGNAL \dcc|Selector0~16_combout\ : std_logic;
SIGNAL \dcc|Selector2~8_combout\ : std_logic;
SIGNAL \dcc|Selector2~9_combout\ : std_logic;
SIGNAL \dcc|Selector2~10_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \c0|PresentState\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ce|count\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rc1|q\ : std_logic_vector(161 DOWNTO 0);
SIGNAL \d0|y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \x0|q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \c1|cubeout\ : std_logic_vector(161 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d0|x\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode126w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dcc|colour\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode118w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode105w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dcc|drawState\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dcc|position\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \d0|c1|q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c1|ALT_INV_Mux101~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~14_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~13_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~12_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~11_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~10_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~9_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux110~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux158~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~8_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux116~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~7_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~6_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux113~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux113~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux65~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux65~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~5_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~3_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux118~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux118~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux70~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux142~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux130~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux106~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux154~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux154~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux154~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux73~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux73~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux73~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux127~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux79~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~34_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~33_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~32_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~31_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~30_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~29_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux124~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux76~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux76~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux97~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux97~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux145~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux145~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~28_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~27_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~26_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~25_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux103~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~24_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~23_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux151~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux100~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~22_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~21_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~20_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~19_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux133~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~18_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~17_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~16_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~15_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux85~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux85~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout\ : std_logic_vector(160 DOWNTO 1);
SIGNAL \c1|ALT_INV_Mux159~26_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~25_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux102~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~24_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~23_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux150~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[145]~26_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux99~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~22_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~21_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~20_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~19_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[104]~25_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[104]~24_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux132~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~18_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~17_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~16_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~15_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux84~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux84~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux84~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[111]~23_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux138~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[57]~22_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux90~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux69~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[70]~21_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[70]~20_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[83]~19_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[83]~18_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux135~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~14_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~13_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~12_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~11_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~10_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux87~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[73]~17_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[73]~16_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~9_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux108~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux156~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[158]~14_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[105]~12_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[105]~11_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~8_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[47]~10_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[47]~9_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux114~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[47]~8_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[47]~7_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~7_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~6_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[145]~6_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux111~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[119]~5_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux111~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[119]~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[152]~3_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[152]~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[47]~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[154]~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~5_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~3_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~0_combout\ : std_logic;
SIGNAL \d0|c1|ALT_INV_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dcc|ALT_INV_position\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dcc|ALT_INV_WideOr60~8_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~7_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~6_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~5_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~3_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~2_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr60~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr59~2_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr59~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr59~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~5_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~3_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~2_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~7_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~6_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~5_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux139~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux91~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux136~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~14_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~13_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~12_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~11_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~10_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux88~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~9_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux109~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux157~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~8_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux115~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~7_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~6_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux112~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux112~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux64~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux64~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~5_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~3_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux160~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_changeX~q\ : std_logic;
SIGNAL \ce|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux117~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux117~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux69~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux141~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux129~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux105~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux153~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux153~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux153~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux72~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux72~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux72~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[130]~32_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[56]~31_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[56]~30_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux126~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux78~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~34_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~33_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~32_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~31_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~30_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~29_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux123~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux75~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux75~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux96~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux96~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux117~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[63]~29_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux144~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux144~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[86]~28_combout\ : std_logic;
SIGNAL \c1|ALT_INV_cubeout[47]~27_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~28_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux159~27_combout\ : std_logic;
SIGNAL \x0|ALT_INV_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ce|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ce|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ce|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ce|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ce|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ce|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~169_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~220_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~3_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~2_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~218_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~217_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~215_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~214_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~213_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~212_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~17_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~211_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~210_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~144_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~209_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~9_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~8_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~16_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~208_combout\ : std_logic;
SIGNAL \rc1|ALT_INV_q\ : std_logic_vector(161 DOWNTO 0);
SIGNAL \dcc|ALT_INV_Selector2~6_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~207_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~206_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~205_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~204_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~203_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~202_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~201_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~200_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~101_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~100_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~99_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~98_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~97_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~8_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~7_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~15_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~199_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~5_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~198_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~197_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~196_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~195_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~194_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~67_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~66_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~193_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~192_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~191_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~53_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~52_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \d0|ALT_INV_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \d0|ALT_INV_x\ : std_logic_vector(6 DOWNTO 5);
SIGNAL \dcc|ALT_INV_drawState\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dcc|ALT_INV_Selector0~13_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~12_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~190_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr57~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~189_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~10_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~9_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~8_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~188_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~7_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~6_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~187_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~186_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~30_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~185_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~184_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~183_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~17_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~182_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~181_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~180_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~2_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_drawY~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|ALT_INV_writeEn~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c1|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux81~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux82~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux83~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~7_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~6_combout\ : std_logic;
SIGNAL \ce|ALT_INV_count\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \c0|ALT_INV_PresentState\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~11_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~11_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~6_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~5_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~10_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~5_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~4_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr62~3_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr62~2_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr62~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr62~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \dcst|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux119~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux119~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux119~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux90~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux71~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux131~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux143~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux107~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux155~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux155~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux155~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux74~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux74~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux128~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux80~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~36_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~35_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~34_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~33_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~32_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~31_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux125~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux77~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux77~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux134~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~30_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~29_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~28_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~27_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux86~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux86~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux140~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux92~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux137~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~26_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~25_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~24_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~23_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~22_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux89~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux98~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux98~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux84~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux146~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux146~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~21_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~20_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~19_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~18_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~17_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux104~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~16_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux161~15_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux152~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_position[1]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|ALT_INV_position[2]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|ALT_INV_position[3]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|ALT_INV_position[4]~DUPLICATE_q\ : std_logic;
SIGNAL \dcc|ALT_INV_position[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr58~7_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~15_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~19_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~18_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~17_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~16_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~15_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~14_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~13_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~12_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector2~11_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~18_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~17_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~16_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~15_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~14_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~13_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~12_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~11_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector1~10_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~23_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~22_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~21_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~20_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~19_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_Selector0~18_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~15_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~14_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~13_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr63~12_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~14_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~13_combout\ : std_logic;
SIGNAL \dcc|ALT_INV_WideOr61~12_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \dcc|colour\(2);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \dcc|colour\(2);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\dcc|colour\(2) & \dcc|colour\(1));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & \VGA|user_input_translator|Add0~21_sumout\ & 
\VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a8\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \dcc|colour\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \dcc|colour\(1);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \dcc|colour\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & \VGA|user_input_translator|Add0~21_sumout\ & 
\VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \dcc|colour\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \dcc|colour\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \d0|x\(4) & \d0|x\(3) & \d0|x\(2) & \d0|x\(1) & \d0|x\(0));

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\c1|ALT_INV_Mux101~0_combout\ <= NOT \c1|Mux101~0_combout\;
\c1|ALT_INV_Mux161~14_combout\ <= NOT \c1|Mux161~14_combout\;
\c1|ALT_INV_Mux161~13_combout\ <= NOT \c1|Mux161~13_combout\;
\c1|ALT_INV_Mux161~12_combout\ <= NOT \c1|Mux161~12_combout\;
\c1|ALT_INV_Mux161~11_combout\ <= NOT \c1|Mux161~11_combout\;
\c1|ALT_INV_Mux161~10_combout\ <= NOT \c1|Mux161~10_combout\;
\c1|ALT_INV_Mux53~0_combout\ <= NOT \c1|Mux53~0_combout\;
\c1|ALT_INV_Mux161~9_combout\ <= NOT \c1|Mux161~9_combout\;
\c1|ALT_INV_Mux110~0_combout\ <= NOT \c1|Mux110~0_combout\;
\c1|ALT_INV_Mux158~0_combout\ <= NOT \c1|Mux158~0_combout\;
\c1|ALT_INV_Mux161~8_combout\ <= NOT \c1|Mux161~8_combout\;
\c1|ALT_INV_Mux20~0_combout\ <= NOT \c1|Mux20~0_combout\;
\c1|ALT_INV_Mux116~0_combout\ <= NOT \c1|Mux116~0_combout\;
\c1|ALT_INV_Mux161~7_combout\ <= NOT \c1|Mux161~7_combout\;
\c1|ALT_INV_Mux161~6_combout\ <= NOT \c1|Mux161~6_combout\;
\c1|ALT_INV_Mux17~0_combout\ <= NOT \c1|Mux17~0_combout\;
\c1|ALT_INV_Mux113~1_combout\ <= NOT \c1|Mux113~1_combout\;
\c1|ALT_INV_Mux113~0_combout\ <= NOT \c1|Mux113~0_combout\;
\c1|ALT_INV_Mux65~1_combout\ <= NOT \c1|Mux65~1_combout\;
\c1|ALT_INV_Mux65~0_combout\ <= NOT \c1|Mux65~0_combout\;
\c1|ALT_INV_Mux161~5_combout\ <= NOT \c1|Mux161~5_combout\;
\c1|ALT_INV_Mux161~4_combout\ <= NOT \c1|Mux161~4_combout\;
\c1|ALT_INV_Mux161~3_combout\ <= NOT \c1|Mux161~3_combout\;
\c1|ALT_INV_Mux161~2_combout\ <= NOT \c1|Mux161~2_combout\;
\c1|ALT_INV_Mux161~1_combout\ <= NOT \c1|Mux161~1_combout\;
\c1|ALT_INV_Mux161~0_combout\ <= NOT \c1|Mux161~0_combout\;
\c1|ALT_INV_Mux22~1_combout\ <= NOT \c1|Mux22~1_combout\;
\c1|ALT_INV_Mux22~0_combout\ <= NOT \c1|Mux22~0_combout\;
\c1|ALT_INV_Mux118~1_combout\ <= NOT \c1|Mux118~1_combout\;
\c1|ALT_INV_Mux118~0_combout\ <= NOT \c1|Mux118~0_combout\;
\c1|ALT_INV_Mux70~0_combout\ <= NOT \c1|Mux70~0_combout\;
\c1|ALT_INV_Mux142~0_combout\ <= NOT \c1|Mux142~0_combout\;
\c1|ALT_INV_Mux34~0_combout\ <= NOT \c1|Mux34~0_combout\;
\c1|ALT_INV_Mux130~0_combout\ <= NOT \c1|Mux130~0_combout\;
\c1|ALT_INV_Mux10~1_combout\ <= NOT \c1|Mux10~1_combout\;
\c1|ALT_INV_Mux10~0_combout\ <= NOT \c1|Mux10~0_combout\;
\c1|ALT_INV_Mux106~0_combout\ <= NOT \c1|Mux106~0_combout\;
\c1|ALT_INV_Mux58~0_combout\ <= NOT \c1|Mux58~0_combout\;
\c1|ALT_INV_Mux154~2_combout\ <= NOT \c1|Mux154~2_combout\;
\c1|ALT_INV_Mux154~1_combout\ <= NOT \c1|Mux154~1_combout\;
\c1|ALT_INV_Mux154~0_combout\ <= NOT \c1|Mux154~0_combout\;
\c1|ALT_INV_Mux25~0_combout\ <= NOT \c1|Mux25~0_combout\;
\c1|ALT_INV_Mux73~2_combout\ <= NOT \c1|Mux73~2_combout\;
\c1|ALT_INV_Mux73~1_combout\ <= NOT \c1|Mux73~1_combout\;
\c1|ALT_INV_Mux73~0_combout\ <= NOT \c1|Mux73~0_combout\;
\c1|ALT_INV_Mux31~1_combout\ <= NOT \c1|Mux31~1_combout\;
\c1|ALT_INV_Mux31~0_combout\ <= NOT \c1|Mux31~0_combout\;
\c1|ALT_INV_Mux127~0_combout\ <= NOT \c1|Mux127~0_combout\;
\c1|ALT_INV_Mux79~0_combout\ <= NOT \c1|Mux79~0_combout\;
\c1|ALT_INV_Mux160~34_combout\ <= NOT \c1|Mux160~34_combout\;
\c1|ALT_INV_Mux160~33_combout\ <= NOT \c1|Mux160~33_combout\;
\c1|ALT_INV_Mux160~32_combout\ <= NOT \c1|Mux160~32_combout\;
\c1|ALT_INV_Mux160~31_combout\ <= NOT \c1|Mux160~31_combout\;
\c1|ALT_INV_Mux160~30_combout\ <= NOT \c1|Mux160~30_combout\;
\c1|ALT_INV_Mux160~29_combout\ <= NOT \c1|Mux160~29_combout\;
\c1|ALT_INV_Mux28~0_combout\ <= NOT \c1|Mux28~0_combout\;
\c1|ALT_INV_Mux124~0_combout\ <= NOT \c1|Mux124~0_combout\;
\c1|ALT_INV_Mux76~1_combout\ <= NOT \c1|Mux76~1_combout\;
\c1|ALT_INV_Mux76~0_combout\ <= NOT \c1|Mux76~0_combout\;
\c1|ALT_INV_Mux1~2_combout\ <= NOT \c1|Mux1~2_combout\;
\c1|ALT_INV_Mux1~1_combout\ <= NOT \c1|Mux1~1_combout\;
\c1|ALT_INV_Mux1~0_combout\ <= NOT \c1|Mux1~0_combout\;
\c1|ALT_INV_Mux97~1_combout\ <= NOT \c1|Mux97~1_combout\;
\c1|ALT_INV_Mux97~0_combout\ <= NOT \c1|Mux97~0_combout\;
\c1|ALT_INV_Mux49~1_combout\ <= NOT \c1|Mux49~1_combout\;
\c1|ALT_INV_Mux49~0_combout\ <= NOT \c1|Mux49~0_combout\;
\c1|ALT_INV_Mux145~1_combout\ <= NOT \c1|Mux145~1_combout\;
\c1|ALT_INV_Mux145~0_combout\ <= NOT \c1|Mux145~0_combout\;
\c1|ALT_INV_Mux7~0_combout\ <= NOT \c1|Mux7~0_combout\;
\c1|ALT_INV_Mux160~28_combout\ <= NOT \c1|Mux160~28_combout\;
\c1|ALT_INV_Mux160~27_combout\ <= NOT \c1|Mux160~27_combout\;
\c1|ALT_INV_Mux160~26_combout\ <= NOT \c1|Mux160~26_combout\;
\c1|ALT_INV_Mux160~25_combout\ <= NOT \c1|Mux160~25_combout\;
\c1|ALT_INV_Mux103~0_combout\ <= NOT \c1|Mux103~0_combout\;
\c1|ALT_INV_Mux160~24_combout\ <= NOT \c1|Mux160~24_combout\;
\c1|ALT_INV_Mux160~23_combout\ <= NOT \c1|Mux160~23_combout\;
\c1|ALT_INV_Mux55~0_combout\ <= NOT \c1|Mux55~0_combout\;
\c1|ALT_INV_Mux151~0_combout\ <= NOT \c1|Mux151~0_combout\;
\c1|ALT_INV_Mux4~0_combout\ <= NOT \c1|Mux4~0_combout\;
\c1|ALT_INV_Mux100~0_combout\ <= NOT \c1|Mux100~0_combout\;
\c1|ALT_INV_Mux160~22_combout\ <= NOT \c1|Mux160~22_combout\;
\c1|ALT_INV_Mux160~21_combout\ <= NOT \c1|Mux160~21_combout\;
\c1|ALT_INV_Mux160~20_combout\ <= NOT \c1|Mux160~20_combout\;
\c1|ALT_INV_Mux160~19_combout\ <= NOT \c1|Mux160~19_combout\;
\c1|ALT_INV_Mux52~0_combout\ <= NOT \c1|Mux52~0_combout\;
\c1|ALT_INV_Mux37~0_combout\ <= NOT \c1|Mux37~0_combout\;
\c1|ALT_INV_Mux133~0_combout\ <= NOT \c1|Mux133~0_combout\;
\c1|ALT_INV_Mux160~18_combout\ <= NOT \c1|Mux160~18_combout\;
\c1|ALT_INV_Mux160~17_combout\ <= NOT \c1|Mux160~17_combout\;
\c1|ALT_INV_Mux160~16_combout\ <= NOT \c1|Mux160~16_combout\;
\c1|ALT_INV_Mux160~15_combout\ <= NOT \c1|Mux160~15_combout\;
\c1|ALT_INV_Mux85~1_combout\ <= NOT \c1|Mux85~1_combout\;
\c1|ALT_INV_Mux85~0_combout\ <= NOT \c1|Mux85~0_combout\;
\c1|ALT_INV_cubeout\(42) <= NOT \c1|cubeout\(42);
\c1|ALT_INV_cubeout\(126) <= NOT \c1|cubeout\(126);
\c1|ALT_INV_cubeout\(30) <= NOT \c1|cubeout\(30);
\c1|ALT_INV_cubeout\(18) <= NOT \c1|cubeout\(18);
\c1|ALT_INV_cubeout\(54) <= NOT \c1|cubeout\(54);
\c1|ALT_INV_cubeout\(129) <= NOT \c1|cubeout\(129);
\c1|ALT_INV_cubeout\(33) <= NOT \c1|cubeout\(33);
\c1|ALT_INV_cubeout\(36) <= NOT \c1|cubeout\(36);
\c1|ALT_INV_cubeout\(123) <= NOT \c1|cubeout\(123);
\c1|ALT_INV_cubeout\(27) <= NOT \c1|cubeout\(27);
\c1|ALT_INV_cubeout\(75) <= NOT \c1|cubeout\(75);
\c1|ALT_INV_cubeout\(117) <= NOT \c1|cubeout\(117);
\c1|ALT_INV_cubeout\(69) <= NOT \c1|cubeout\(69);
\c1|ALT_INV_cubeout\(72) <= NOT \c1|cubeout\(72);
\c1|ALT_INV_cubeout\(63) <= NOT \c1|cubeout\(63);
\c1|ALT_INV_cubeout\(111) <= NOT \c1|cubeout\(111);
\c1|ALT_INV_cubeout\(57) <= NOT \c1|cubeout\(57);
\c1|ALT_INV_cubeout\(60) <= NOT \c1|cubeout\(60);
\c1|ALT_INV_cubeout\(108) <= NOT \c1|cubeout\(108);
\c1|ALT_INV_cubeout\(51) <= NOT \c1|cubeout\(51);
\c1|ALT_INV_cubeout\(45) <= NOT \c1|cubeout\(45);
\c1|ALT_INV_cubeout\(48) <= NOT \c1|cubeout\(48);
\c1|ALT_INV_cubeout\(139) <= NOT \c1|cubeout\(139);
\c1|ALT_INV_cubeout\(19) <= NOT \c1|cubeout\(19);
\c1|ALT_INV_cubeout\(127) <= NOT \c1|cubeout\(127);
\c1|ALT_INV_cubeout\(151) <= NOT \c1|cubeout\(151);
\c1|ALT_INV_cubeout\(7) <= NOT \c1|cubeout\(7);
\c1|ALT_INV_cubeout\(136) <= NOT \c1|cubeout\(136);
\c1|ALT_INV_cubeout\(88) <= NOT \c1|cubeout\(88);
\c1|ALT_INV_cubeout\(130) <= NOT \c1|cubeout\(130);
\c1|ALT_INV_cubeout\(160) <= NOT \c1|cubeout\(160);
\c1|ALT_INV_cubeout\(112) <= NOT \c1|cubeout\(112);
\c1|ALT_INV_cubeout\(16) <= NOT \c1|cubeout\(16);
\c1|ALT_INV_cubeout\(154) <= NOT \c1|cubeout\(154);
\c1|ALT_INV_cubeout\(10) <= NOT \c1|cubeout\(10);
\c1|ALT_INV_cubeout\(157) <= NOT \c1|cubeout\(157);
\c1|ALT_INV_cubeout\(109) <= NOT \c1|cubeout\(109);
\c1|ALT_INV_cubeout\(124) <= NOT \c1|cubeout\(124);
\c1|ALT_INV_cubeout\(118) <= NOT \c1|cubeout\(118);
\c1|ALT_INV_cubeout\(22) <= NOT \c1|cubeout\(22);
\c1|ALT_INV_cubeout\(25) <= NOT \c1|cubeout\(25);
\c1|ALT_INV_cubeout\(4) <= NOT \c1|cubeout\(4);
\c1|ALT_INV_cubeout\(145) <= NOT \c1|cubeout\(145);
\c1|ALT_INV_cubeout\(49) <= NOT \c1|cubeout\(49);
\c1|ALT_INV_Mux159~26_combout\ <= NOT \c1|Mux159~26_combout\;
\c1|ALT_INV_Mux159~25_combout\ <= NOT \c1|Mux159~25_combout\;
\c1|ALT_INV_Mux102~0_combout\ <= NOT \c1|Mux102~0_combout\;
\c1|ALT_INV_Mux159~24_combout\ <= NOT \c1|Mux159~24_combout\;
\c1|ALT_INV_Mux159~23_combout\ <= NOT \c1|Mux159~23_combout\;
\c1|ALT_INV_Mux54~0_combout\ <= NOT \c1|Mux54~0_combout\;
\c1|ALT_INV_Mux150~0_combout\ <= NOT \c1|Mux150~0_combout\;
\c1|ALT_INV_cubeout[145]~26_combout\ <= NOT \c1|cubeout[145]~26_combout\;
\c1|ALT_INV_Mux3~0_combout\ <= NOT \c1|Mux3~0_combout\;
\c1|ALT_INV_Mux99~0_combout\ <= NOT \c1|Mux99~0_combout\;
\c1|ALT_INV_Mux159~22_combout\ <= NOT \c1|Mux159~22_combout\;
\c1|ALT_INV_Mux159~21_combout\ <= NOT \c1|Mux159~21_combout\;
\c1|ALT_INV_Mux159~20_combout\ <= NOT \c1|Mux159~20_combout\;
\c1|ALT_INV_Mux159~19_combout\ <= NOT \c1|Mux159~19_combout\;
\c1|ALT_INV_Mux51~0_combout\ <= NOT \c1|Mux51~0_combout\;
\c1|ALT_INV_Mux36~0_combout\ <= NOT \c1|Mux36~0_combout\;
\c1|ALT_INV_Mux57~0_combout\ <= NOT \c1|Mux57~0_combout\;
\c1|ALT_INV_cubeout[104]~25_combout\ <= NOT \c1|cubeout[104]~25_combout\;
\c1|ALT_INV_cubeout[104]~24_combout\ <= NOT \c1|cubeout[104]~24_combout\;
\c1|ALT_INV_Mux132~0_combout\ <= NOT \c1|Mux132~0_combout\;
\c1|ALT_INV_Mux159~18_combout\ <= NOT \c1|Mux159~18_combout\;
\c1|ALT_INV_Mux159~17_combout\ <= NOT \c1|Mux159~17_combout\;
\c1|ALT_INV_Mux159~16_combout\ <= NOT \c1|Mux159~16_combout\;
\c1|ALT_INV_Mux159~15_combout\ <= NOT \c1|Mux159~15_combout\;
\c1|ALT_INV_Mux84~2_combout\ <= NOT \c1|Mux84~2_combout\;
\c1|ALT_INV_Mux84~1_combout\ <= NOT \c1|Mux84~1_combout\;
\c1|ALT_INV_Mux84~0_combout\ <= NOT \c1|Mux84~0_combout\;
\c1|ALT_INV_cubeout[111]~23_combout\ <= NOT \c1|cubeout[111]~23_combout\;
\c1|ALT_INV_Mux42~1_combout\ <= NOT \c1|Mux42~1_combout\;
\c1|ALT_INV_Mux42~0_combout\ <= NOT \c1|Mux42~0_combout\;
\c1|ALT_INV_Mux138~0_combout\ <= NOT \c1|Mux138~0_combout\;
\c1|ALT_INV_cubeout[57]~22_combout\ <= NOT \c1|cubeout[57]~22_combout\;
\c1|ALT_INV_Mux90~0_combout\ <= NOT \c1|Mux90~0_combout\;
\c1|ALT_INV_Mux69~0_combout\ <= NOT \c1|Mux69~0_combout\;
\c1|ALT_INV_cubeout[70]~21_combout\ <= NOT \c1|cubeout[70]~21_combout\;
\c1|ALT_INV_cubeout[70]~20_combout\ <= NOT \c1|cubeout[70]~20_combout\;
\c1|ALT_INV_cubeout[83]~19_combout\ <= NOT \c1|cubeout[83]~19_combout\;
\c1|ALT_INV_cubeout[83]~18_combout\ <= NOT \c1|cubeout[83]~18_combout\;
\c1|ALT_INV_Mux135~0_combout\ <= NOT \c1|Mux135~0_combout\;
\c1|ALT_INV_Mux159~14_combout\ <= NOT \c1|Mux159~14_combout\;
\c1|ALT_INV_Mux159~13_combout\ <= NOT \c1|Mux159~13_combout\;
\c1|ALT_INV_Mux159~12_combout\ <= NOT \c1|Mux159~12_combout\;
\c1|ALT_INV_Mux159~11_combout\ <= NOT \c1|Mux159~11_combout\;
\c1|ALT_INV_Mux159~10_combout\ <= NOT \c1|Mux159~10_combout\;
\c1|ALT_INV_Mux87~0_combout\ <= NOT \c1|Mux87~0_combout\;
\c1|ALT_INV_cubeout[73]~17_combout\ <= NOT \c1|cubeout[73]~17_combout\;
\c1|ALT_INV_cubeout[73]~16_combout\ <= NOT \c1|cubeout[73]~16_combout\;
\c1|ALT_INV_Mux159~9_combout\ <= NOT \c1|Mux159~9_combout\;
\c1|ALT_INV_Mux108~0_combout\ <= NOT \c1|Mux108~0_combout\;
\c1|ALT_INV_Mux156~0_combout\ <= NOT \c1|Mux156~0_combout\;
\c1|ALT_INV_cubeout[158]~14_combout\ <= NOT \c1|cubeout[158]~14_combout\;
\c1|ALT_INV_cubeout[105]~12_combout\ <= NOT \c1|cubeout[105]~12_combout\;
\c1|ALT_INV_cubeout[105]~11_combout\ <= NOT \c1|cubeout[105]~11_combout\;
\c1|ALT_INV_Mux159~8_combout\ <= NOT \c1|Mux159~8_combout\;
\c1|ALT_INV_Mux18~0_combout\ <= NOT \c1|Mux18~0_combout\;
\c1|ALT_INV_cubeout[47]~10_combout\ <= NOT \c1|cubeout[47]~10_combout\;
\c1|ALT_INV_cubeout[47]~9_combout\ <= NOT \c1|cubeout[47]~9_combout\;
\c1|ALT_INV_Mux114~0_combout\ <= NOT \c1|Mux114~0_combout\;
\c1|ALT_INV_cubeout[47]~8_combout\ <= NOT \c1|cubeout[47]~8_combout\;
\c1|ALT_INV_cubeout[47]~7_combout\ <= NOT \c1|cubeout[47]~7_combout\;
\c1|ALT_INV_Mux159~7_combout\ <= NOT \c1|Mux159~7_combout\;
\c1|ALT_INV_Mux159~6_combout\ <= NOT \c1|Mux159~6_combout\;
\c1|ALT_INV_Mux15~0_combout\ <= NOT \c1|Mux15~0_combout\;
\c1|ALT_INV_cubeout[145]~6_combout\ <= NOT \c1|cubeout[145]~6_combout\;
\c1|ALT_INV_Mux111~1_combout\ <= NOT \c1|Mux111~1_combout\;
\c1|ALT_INV_cubeout[119]~5_combout\ <= NOT \c1|cubeout[119]~5_combout\;
\c1|ALT_INV_Mux111~0_combout\ <= NOT \c1|Mux111~0_combout\;
\c1|ALT_INV_cubeout[119]~4_combout\ <= NOT \c1|cubeout[119]~4_combout\;
\c1|ALT_INV_Mux63~1_combout\ <= NOT \c1|Mux63~1_combout\;
\c1|ALT_INV_cubeout[152]~3_combout\ <= NOT \c1|cubeout[152]~3_combout\;
\c1|ALT_INV_Mux63~0_combout\ <= NOT \c1|Mux63~0_combout\;
\c1|ALT_INV_cubeout[152]~2_combout\ <= NOT \c1|cubeout[152]~2_combout\;
\c1|ALT_INV_cubeout[47]~1_combout\ <= NOT \c1|cubeout[47]~1_combout\;
\c1|ALT_INV_cubeout[154]~0_combout\ <= NOT \c1|cubeout[154]~0_combout\;
\c1|ALT_INV_Mux159~5_combout\ <= NOT \c1|Mux159~5_combout\;
\c1|ALT_INV_Mux159~4_combout\ <= NOT \c1|Mux159~4_combout\;
\c1|ALT_INV_Mux159~3_combout\ <= NOT \c1|Mux159~3_combout\;
\c1|ALT_INV_Mux159~2_combout\ <= NOT \c1|Mux159~2_combout\;
\c1|ALT_INV_Mux159~1_combout\ <= NOT \c1|Mux159~1_combout\;
\c1|ALT_INV_Mux159~0_combout\ <= NOT \c1|Mux159~0_combout\;
\d0|c1|ALT_INV_q\(3) <= NOT \d0|c1|q\(3);
\dcc|ALT_INV_position\(2) <= NOT \dcc|position\(2);
\dcc|ALT_INV_WideOr60~8_combout\ <= NOT \dcc|WideOr60~8_combout\;
\dcc|ALT_INV_WideOr60~7_combout\ <= NOT \dcc|WideOr60~7_combout\;
\dcc|ALT_INV_WideOr60~6_combout\ <= NOT \dcc|WideOr60~6_combout\;
\dcc|ALT_INV_WideOr60~5_combout\ <= NOT \dcc|WideOr60~5_combout\;
\dcc|ALT_INV_WideOr60~4_combout\ <= NOT \dcc|WideOr60~4_combout\;
\dcc|ALT_INV_WideOr60~3_combout\ <= NOT \dcc|WideOr60~3_combout\;
\dcc|ALT_INV_WideOr60~2_combout\ <= NOT \dcc|WideOr60~2_combout\;
\dcc|ALT_INV_WideOr60~1_combout\ <= NOT \dcc|WideOr60~1_combout\;
\dcc|ALT_INV_WideOr60~0_combout\ <= NOT \dcc|WideOr60~0_combout\;
\dcc|ALT_INV_WideOr59~2_combout\ <= NOT \dcc|WideOr59~2_combout\;
\dcc|ALT_INV_WideOr59~1_combout\ <= NOT \dcc|WideOr59~1_combout\;
\dcc|ALT_INV_WideOr59~0_combout\ <= NOT \dcc|WideOr59~0_combout\;
\dcc|ALT_INV_WideOr58~5_combout\ <= NOT \dcc|WideOr58~5_combout\;
\dcc|ALT_INV_WideOr58~4_combout\ <= NOT \dcc|WideOr58~4_combout\;
\dcc|ALT_INV_WideOr58~3_combout\ <= NOT \dcc|WideOr58~3_combout\;
\dcc|ALT_INV_WideOr58~2_combout\ <= NOT \dcc|WideOr58~2_combout\;
\dcc|ALT_INV_WideOr58~1_combout\ <= NOT \dcc|WideOr58~1_combout\;
\dcc|ALT_INV_WideOr58~0_combout\ <= NOT \dcc|WideOr58~0_combout\;
\dcc|ALT_INV_WideOr57~7_combout\ <= NOT \dcc|WideOr57~7_combout\;
\dcc|ALT_INV_WideOr57~6_combout\ <= NOT \dcc|WideOr57~6_combout\;
\dcc|ALT_INV_WideOr57~5_combout\ <= NOT \dcc|WideOr57~5_combout\;
\dcc|ALT_INV_WideOr57~4_combout\ <= NOT \dcc|WideOr57~4_combout\;
\c1|ALT_INV_Mux43~1_combout\ <= NOT \c1|Mux43~1_combout\;
\c1|ALT_INV_Mux43~0_combout\ <= NOT \c1|Mux43~0_combout\;
\c1|ALT_INV_Mux139~0_combout\ <= NOT \c1|Mux139~0_combout\;
\c1|ALT_INV_Mux91~0_combout\ <= NOT \c1|Mux91~0_combout\;
\c1|ALT_INV_Mux136~0_combout\ <= NOT \c1|Mux136~0_combout\;
\c1|ALT_INV_Mux160~14_combout\ <= NOT \c1|Mux160~14_combout\;
\c1|ALT_INV_Mux160~13_combout\ <= NOT \c1|Mux160~13_combout\;
\c1|ALT_INV_Mux160~12_combout\ <= NOT \c1|Mux160~12_combout\;
\c1|ALT_INV_Mux160~11_combout\ <= NOT \c1|Mux160~11_combout\;
\c1|ALT_INV_Mux160~10_combout\ <= NOT \c1|Mux160~10_combout\;
\c1|ALT_INV_Mux88~0_combout\ <= NOT \c1|Mux88~0_combout\;
\c1|ALT_INV_Mux160~9_combout\ <= NOT \c1|Mux160~9_combout\;
\c1|ALT_INV_Mux109~0_combout\ <= NOT \c1|Mux109~0_combout\;
\c1|ALT_INV_Mux157~0_combout\ <= NOT \c1|Mux157~0_combout\;
\c1|ALT_INV_Mux160~8_combout\ <= NOT \c1|Mux160~8_combout\;
\c1|ALT_INV_Mux19~0_combout\ <= NOT \c1|Mux19~0_combout\;
\c1|ALT_INV_Mux115~0_combout\ <= NOT \c1|Mux115~0_combout\;
\c1|ALT_INV_Mux160~7_combout\ <= NOT \c1|Mux160~7_combout\;
\c1|ALT_INV_Mux160~6_combout\ <= NOT \c1|Mux160~6_combout\;
\c1|ALT_INV_Mux16~0_combout\ <= NOT \c1|Mux16~0_combout\;
\c1|ALT_INV_Mux112~1_combout\ <= NOT \c1|Mux112~1_combout\;
\c1|ALT_INV_Mux112~0_combout\ <= NOT \c1|Mux112~0_combout\;
\c1|ALT_INV_Mux64~1_combout\ <= NOT \c1|Mux64~1_combout\;
\c1|ALT_INV_Mux64~0_combout\ <= NOT \c1|Mux64~0_combout\;
\c1|ALT_INV_Mux160~5_combout\ <= NOT \c1|Mux160~5_combout\;
\c1|ALT_INV_Mux160~4_combout\ <= NOT \c1|Mux160~4_combout\;
\c1|ALT_INV_Mux160~3_combout\ <= NOT \c1|Mux160~3_combout\;
\c1|ALT_INV_Mux160~2_combout\ <= NOT \c1|Mux160~2_combout\;
\c1|ALT_INV_Mux160~1_combout\ <= NOT \c1|Mux160~1_combout\;
\c1|ALT_INV_Mux160~0_combout\ <= NOT \c1|Mux160~0_combout\;
\dcc|ALT_INV_position\(1) <= NOT \dcc|position\(1);
\dcc|ALT_INV_changeX~q\ <= NOT \dcc|changeX~q\;
\dcc|ALT_INV_position\(0) <= NOT \dcc|position\(0);
\d0|c1|ALT_INV_q\(2) <= NOT \d0|c1|q\(2);
\ce|ALT_INV_LessThan0~0_combout\ <= NOT \ce|LessThan0~0_combout\;
\c1|ALT_INV_Mux21~1_combout\ <= NOT \c1|Mux21~1_combout\;
\c1|ALT_INV_Mux21~0_combout\ <= NOT \c1|Mux21~0_combout\;
\c1|ALT_INV_Mux117~2_combout\ <= NOT \c1|Mux117~2_combout\;
\c1|ALT_INV_Mux117~1_combout\ <= NOT \c1|Mux117~1_combout\;
\c1|ALT_INV_Mux69~1_combout\ <= NOT \c1|Mux69~1_combout\;
\c1|ALT_INV_Mux141~0_combout\ <= NOT \c1|Mux141~0_combout\;
\c1|ALT_INV_Mux33~0_combout\ <= NOT \c1|Mux33~0_combout\;
\c1|ALT_INV_Mux129~0_combout\ <= NOT \c1|Mux129~0_combout\;
\c1|ALT_INV_Mux9~1_combout\ <= NOT \c1|Mux9~1_combout\;
\c1|ALT_INV_Mux9~0_combout\ <= NOT \c1|Mux9~0_combout\;
\c1|ALT_INV_Mux105~0_combout\ <= NOT \c1|Mux105~0_combout\;
\c1|ALT_INV_Mux57~1_combout\ <= NOT \c1|Mux57~1_combout\;
\c1|ALT_INV_Mux153~2_combout\ <= NOT \c1|Mux153~2_combout\;
\c1|ALT_INV_Mux153~1_combout\ <= NOT \c1|Mux153~1_combout\;
\c1|ALT_INV_Mux153~0_combout\ <= NOT \c1|Mux153~0_combout\;
\c1|ALT_INV_Mux24~0_combout\ <= NOT \c1|Mux24~0_combout\;
\c1|ALT_INV_Mux72~2_combout\ <= NOT \c1|Mux72~2_combout\;
\c1|ALT_INV_Mux72~1_combout\ <= NOT \c1|Mux72~1_combout\;
\c1|ALT_INV_Mux72~0_combout\ <= NOT \c1|Mux72~0_combout\;
\c1|ALT_INV_Mux30~2_combout\ <= NOT \c1|Mux30~2_combout\;
\c1|ALT_INV_Mux30~1_combout\ <= NOT \c1|Mux30~1_combout\;
\c1|ALT_INV_Mux30~0_combout\ <= NOT \c1|Mux30~0_combout\;
\c1|ALT_INV_cubeout[130]~32_combout\ <= NOT \c1|cubeout[130]~32_combout\;
\c1|ALT_INV_cubeout[56]~31_combout\ <= NOT \c1|cubeout[56]~31_combout\;
\c1|ALT_INV_cubeout[56]~30_combout\ <= NOT \c1|cubeout[56]~30_combout\;
\c1|ALT_INV_Mux126~0_combout\ <= NOT \c1|Mux126~0_combout\;
\c1|ALT_INV_Mux78~0_combout\ <= NOT \c1|Mux78~0_combout\;
\c1|ALT_INV_Mux159~34_combout\ <= NOT \c1|Mux159~34_combout\;
\c1|ALT_INV_Mux159~33_combout\ <= NOT \c1|Mux159~33_combout\;
\c1|ALT_INV_Mux159~32_combout\ <= NOT \c1|Mux159~32_combout\;
\c1|ALT_INV_Mux159~31_combout\ <= NOT \c1|Mux159~31_combout\;
\c1|ALT_INV_Mux159~30_combout\ <= NOT \c1|Mux159~30_combout\;
\c1|ALT_INV_Mux159~29_combout\ <= NOT \c1|Mux159~29_combout\;
\c1|ALT_INV_Mux27~0_combout\ <= NOT \c1|Mux27~0_combout\;
\c1|ALT_INV_Mux123~0_combout\ <= NOT \c1|Mux123~0_combout\;
\c1|ALT_INV_Mux75~1_combout\ <= NOT \c1|Mux75~1_combout\;
\c1|ALT_INV_Mux75~0_combout\ <= NOT \c1|Mux75~0_combout\;
\c1|ALT_INV_Mux0~2_combout\ <= NOT \c1|Mux0~2_combout\;
\c1|ALT_INV_Mux0~1_combout\ <= NOT \c1|Mux0~1_combout\;
\c1|ALT_INV_Mux0~0_combout\ <= NOT \c1|Mux0~0_combout\;
\c1|ALT_INV_Mux96~1_combout\ <= NOT \c1|Mux96~1_combout\;
\c1|ALT_INV_Mux96~0_combout\ <= NOT \c1|Mux96~0_combout\;
\c1|ALT_INV_Mux117~0_combout\ <= NOT \c1|Mux117~0_combout\;
\c1|ALT_INV_cubeout[63]~29_combout\ <= NOT \c1|cubeout[63]~29_combout\;
\c1|ALT_INV_Mux48~1_combout\ <= NOT \c1|Mux48~1_combout\;
\c1|ALT_INV_Mux48~0_combout\ <= NOT \c1|Mux48~0_combout\;
\c1|ALT_INV_Mux144~1_combout\ <= NOT \c1|Mux144~1_combout\;
\c1|ALT_INV_Mux144~0_combout\ <= NOT \c1|Mux144~0_combout\;
\c1|ALT_INV_cubeout[86]~28_combout\ <= NOT \c1|cubeout[86]~28_combout\;
\c1|ALT_INV_cubeout[47]~27_combout\ <= NOT \c1|cubeout[47]~27_combout\;
\c1|ALT_INV_Mux6~0_combout\ <= NOT \c1|Mux6~0_combout\;
\c1|ALT_INV_Mux159~28_combout\ <= NOT \c1|Mux159~28_combout\;
\c1|ALT_INV_Mux159~27_combout\ <= NOT \c1|Mux159~27_combout\;
\c1|ALT_INV_cubeout\(1) <= NOT \c1|cubeout\(1);
\x0|ALT_INV_q\(1) <= NOT \x0|q\(1);
\d0|c1|ALT_INV_q\(1) <= NOT \d0|c1|q\(1);
\x0|ALT_INV_q\(0) <= NOT \x0|q\(0);
\d0|c1|ALT_INV_q\(0) <= NOT \d0|c1|q\(0);
\ce|ALT_INV_Equal0~5_combout\ <= NOT \ce|Equal0~5_combout\;
\ce|ALT_INV_Equal0~4_combout\ <= NOT \ce|Equal0~4_combout\;
\ce|ALT_INV_Equal0~3_combout\ <= NOT \ce|Equal0~3_combout\;
\ce|ALT_INV_Equal0~2_combout\ <= NOT \ce|Equal0~2_combout\;
\ce|ALT_INV_Equal0~1_combout\ <= NOT \ce|Equal0~1_combout\;
\ce|ALT_INV_Equal0~0_combout\ <= NOT \ce|Equal0~0_combout\;
\dcst|ALT_INV_Mux8~6_combout\ <= NOT \dcst|Mux8~6_combout\;
\dcst|ALT_INV_Mux6~0_combout\ <= NOT \dcst|Mux6~0_combout\;
\c1|ALT_INV_cubeout\(44) <= NOT \c1|cubeout\(44);
\c1|ALT_INV_cubeout\(92) <= NOT \c1|cubeout\(92);
\c1|ALT_INV_cubeout\(20) <= NOT \c1|cubeout\(20);
\c1|ALT_INV_cubeout\(128) <= NOT \c1|cubeout\(128);
\c1|ALT_INV_cubeout\(32) <= NOT \c1|cubeout\(32);
\c1|ALT_INV_cubeout\(104) <= NOT \c1|cubeout\(104);
\c1|ALT_INV_cubeout\(8) <= NOT \c1|cubeout\(8);
\c1|ALT_INV_cubeout\(89) <= NOT \c1|cubeout\(89);
\c1|ALT_INV_cubeout\(131) <= NOT \c1|cubeout\(131);
\c1|ALT_INV_cubeout\(35) <= NOT \c1|cubeout\(35);
\c1|ALT_INV_cubeout\(83) <= NOT \c1|cubeout\(83);
\c1|ALT_INV_cubeout\(38) <= NOT \c1|cubeout\(38);
\c1|ALT_INV_cubeout\(86) <= NOT \c1|cubeout\(86);
\c1|ALT_INV_cubeout\(113) <= NOT \c1|cubeout\(113);
\c1|ALT_INV_cubeout\(17) <= NOT \c1|cubeout\(17);
\c1|ALT_INV_cubeout\(11) <= NOT \c1|cubeout\(11);
\c1|ALT_INV_cubeout\(110) <= NOT \c1|cubeout\(110);
\ALT_INV_rtl~169_combout\ <= NOT \rtl~169_combout\;
\dcst|ALT_INV_Mux8~5_combout\ <= NOT \dcst|Mux8~5_combout\;
\dcst|ALT_INV_Mux8~4_combout\ <= NOT \dcst|Mux8~4_combout\;
\dcst|ALT_INV_Mux8~3_combout\ <= NOT \dcst|Mux8~3_combout\;
\ALT_INV_rtl~220_combout\ <= NOT \rtl~220_combout\;
\dcst|ALT_INV_Mux8~2_combout\ <= NOT \dcst|Mux8~2_combout\;
\c1|ALT_INV_cubeout\(125) <= NOT \c1|cubeout\(125);
\c1|ALT_INV_cubeout\(29) <= NOT \c1|cubeout\(29);
\c1|ALT_INV_cubeout\(119) <= NOT \c1|cubeout\(119);
\c1|ALT_INV_cubeout\(23) <= NOT \c1|cubeout\(23);
\c1|ALT_INV_cubeout\(26) <= NOT \c1|cubeout\(26);
\c1|ALT_INV_cubeout\(53) <= NOT \c1|cubeout\(53);
\c1|ALT_INV_cubeout\(5) <= NOT \c1|cubeout\(5);
\dcst|ALT_INV_Mux2~1_combout\ <= NOT \dcst|Mux2~1_combout\;
\dcc|ALT_INV_WideOr57~3_combout\ <= NOT \dcc|WideOr57~3_combout\;
\dcc|ALT_INV_WideOr57~2_combout\ <= NOT \dcc|WideOr57~2_combout\;
\dcst|ALT_INV_Mux2~0_combout\ <= NOT \dcst|Mux2~0_combout\;
\c1|ALT_INV_cubeout\(47) <= NOT \c1|cubeout\(47);
\c1|ALT_INV_cubeout\(120) <= NOT \c1|cubeout\(120);
\ALT_INV_rtl~218_combout\ <= NOT \rtl~218_combout\;
\ALT_INV_rtl~217_combout\ <= NOT \rtl~217_combout\;
\dcst|ALT_INV_Mux8~1_combout\ <= NOT \dcst|Mux8~1_combout\;
\ALT_INV_rtl~215_combout\ <= NOT \rtl~215_combout\;
\ALT_INV_rtl~214_combout\ <= NOT \rtl~214_combout\;
\ALT_INV_rtl~213_combout\ <= NOT \rtl~213_combout\;
\ALT_INV_rtl~212_combout\ <= NOT \rtl~212_combout\;
\dcc|ALT_INV_Selector0~17_combout\ <= NOT \dcc|Selector0~17_combout\;
\dcst|ALT_INV_Mux4~0_combout\ <= NOT \dcst|Mux4~0_combout\;
\ALT_INV_rtl~211_combout\ <= NOT \rtl~211_combout\;
\ALT_INV_rtl~210_combout\ <= NOT \rtl~210_combout\;
\ALT_INV_rtl~144_combout\ <= NOT \rtl~144_combout\;
\dcst|ALT_INV_Mux8~0_combout\ <= NOT \dcst|Mux8~0_combout\;
\ALT_INV_rtl~209_combout\ <= NOT \rtl~209_combout\;
\dcst|ALT_INV_Mux3~0_combout\ <= NOT \dcst|Mux3~0_combout\;
\dcc|ALT_INV_WideOr57~1_combout\ <= NOT \dcc|WideOr57~1_combout\;
\c1|ALT_INV_cubeout\(50) <= NOT \c1|cubeout\(50);
\c1|ALT_INV_cubeout\(98) <= NOT \c1|cubeout\(98);
\c1|ALT_INV_cubeout\(2) <= NOT \c1|cubeout\(2);
\dcc|ALT_INV_position\(3) <= NOT \dcc|position\(3);
\dcc|ALT_INV_position\(4) <= NOT \dcc|position\(4);
\dcc|ALT_INV_position\(5) <= NOT \dcc|position\(5);
\dcc|ALT_INV_position\(6) <= NOT \dcc|position\(6);
\dcc|ALT_INV_WideOr0~0_combout\ <= NOT \dcc|WideOr0~0_combout\;
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\dcc|ALT_INV_Selector2~9_combout\ <= NOT \dcc|Selector2~9_combout\;
\dcc|ALT_INV_Selector2~8_combout\ <= NOT \dcc|Selector2~8_combout\;
\dcc|ALT_INV_Selector0~16_combout\ <= NOT \dcc|Selector0~16_combout\;
\dcc|ALT_INV_Selector2~7_combout\ <= NOT \dcc|Selector2~7_combout\;
\ALT_INV_rtl~208_combout\ <= NOT \rtl~208_combout\;
\rc1|ALT_INV_q\(42) <= NOT \rc1|q\(42);
\dcc|ALT_INV_Selector2~6_combout\ <= NOT \dcc|Selector2~6_combout\;
\dcc|ALT_INV_Selector2~5_combout\ <= NOT \dcc|Selector2~5_combout\;
\ALT_INV_rtl~207_combout\ <= NOT \rtl~207_combout\;
\rc1|ALT_INV_q\(126) <= NOT \rc1|q\(126);
\rc1|ALT_INV_q\(30) <= NOT \rc1|q\(30);
\rc1|ALT_INV_q\(78) <= NOT \rc1|q\(78);
\dcc|ALT_INV_Selector2~4_combout\ <= NOT \dcc|Selector2~4_combout\;
\dcc|ALT_INV_Selector2~3_combout\ <= NOT \dcc|Selector2~3_combout\;
\ALT_INV_rtl~206_combout\ <= NOT \rtl~206_combout\;
\rc1|ALT_INV_q\(114) <= NOT \rc1|q\(114);
\rc1|ALT_INV_q\(54) <= NOT \rc1|q\(54);
\dcc|ALT_INV_Selector2~2_combout\ <= NOT \dcc|Selector2~2_combout\;
\ALT_INV_rtl~205_combout\ <= NOT \rtl~205_combout\;
\ALT_INV_rtl~204_combout\ <= NOT \rtl~204_combout\;
\rc1|ALT_INV_q\(129) <= NOT \rc1|q\(129);
\rc1|ALT_INV_q\(33) <= NOT \rc1|q\(33);
\ALT_INV_rtl~203_combout\ <= NOT \rtl~203_combout\;
\rc1|ALT_INV_q\(132) <= NOT \rc1|q\(132);
\rc1|ALT_INV_q\(36) <= NOT \rc1|q\(36);
\ALT_INV_rtl~202_combout\ <= NOT \rtl~202_combout\;
\rc1|ALT_INV_q\(123) <= NOT \rc1|q\(123);
\rc1|ALT_INV_q\(27) <= NOT \rc1|q\(27);
\rc1|ALT_INV_q\(75) <= NOT \rc1|q\(75);
\ALT_INV_rtl~201_combout\ <= NOT \rtl~201_combout\;
\rc1|ALT_INV_q\(117) <= NOT \rc1|q\(117);
\rc1|ALT_INV_q\(69) <= NOT \rc1|q\(69);
\ALT_INV_rtl~200_combout\ <= NOT \rtl~200_combout\;
\rc1|ALT_INV_q\(72) <= NOT \rc1|q\(72);
\dcc|ALT_INV_Selector2~1_combout\ <= NOT \dcc|Selector2~1_combout\;
\ALT_INV_rtl~101_combout\ <= NOT \rtl~101_combout\;
\rc1|ALT_INV_q\(63) <= NOT \rc1|q\(63);
\rc1|ALT_INV_q\(111) <= NOT \rc1|q\(111);
\ALT_INV_rtl~100_combout\ <= NOT \rtl~100_combout\;
\rc1|ALT_INV_q\(57) <= NOT \rc1|q\(57);
\ALT_INV_rtl~99_combout\ <= NOT \rtl~99_combout\;
\rc1|ALT_INV_q\(60) <= NOT \rc1|q\(60);
\rc1|ALT_INV_q\(108) <= NOT \rc1|q\(108);
\ALT_INV_rtl~98_combout\ <= NOT \rtl~98_combout\;
\rc1|ALT_INV_q\(51) <= NOT \rc1|q\(51);
\ALT_INV_rtl~97_combout\ <= NOT \rtl~97_combout\;
\rc1|ALT_INV_q\(45) <= NOT \rc1|q\(45);
\rc1|ALT_INV_q\(48) <= NOT \rc1|q\(48);
\dcc|ALT_INV_Selector1~8_combout\ <= NOT \dcc|Selector1~8_combout\;
\dcc|ALT_INV_Selector1~7_combout\ <= NOT \dcc|Selector1~7_combout\;
\dcc|ALT_INV_Selector0~15_combout\ <= NOT \dcc|Selector0~15_combout\;
\dcc|ALT_INV_Selector1~6_combout\ <= NOT \dcc|Selector1~6_combout\;
\ALT_INV_rtl~199_combout\ <= NOT \rtl~199_combout\;
\rc1|ALT_INV_q\(139) <= NOT \rc1|q\(139);
\dcc|ALT_INV_Selector1~5_combout\ <= NOT \dcc|Selector1~5_combout\;
\dcc|ALT_INV_Selector1~4_combout\ <= NOT \dcc|Selector1~4_combout\;
\dcc|ALT_INV_Selector1~3_combout\ <= NOT \dcc|Selector1~3_combout\;
\ALT_INV_rtl~198_combout\ <= NOT \rtl~198_combout\;
\rc1|ALT_INV_q\(115) <= NOT \rc1|q\(115);
\rc1|ALT_INV_q\(19) <= NOT \rc1|q\(19);
\dcc|ALT_INV_Selector1~2_combout\ <= NOT \dcc|Selector1~2_combout\;
\ALT_INV_rtl~197_combout\ <= NOT \rtl~197_combout\;
\rc1|ALT_INV_q\(127) <= NOT \rc1|q\(127);
\rc1|ALT_INV_q\(151) <= NOT \rc1|q\(151);
\rc1|ALT_INV_q\(7) <= NOT \rc1|q\(7);
\dcc|ALT_INV_Selector1~1_combout\ <= NOT \dcc|Selector1~1_combout\;
\ALT_INV_rtl~196_combout\ <= NOT \rtl~196_combout\;
\rc1|ALT_INV_q\(136) <= NOT \rc1|q\(136);
\ALT_INV_rtl~195_combout\ <= NOT \rtl~195_combout\;
\rc1|ALT_INV_q\(130) <= NOT \rc1|q\(130);
\ALT_INV_rtl~194_combout\ <= NOT \rtl~194_combout\;
\rc1|ALT_INV_q\(133) <= NOT \rc1|q\(133);
\ALT_INV_rtl~67_combout\ <= NOT \rtl~67_combout\;
\rc1|ALT_INV_q\(160) <= NOT \rc1|q\(160);
\rc1|ALT_INV_q\(112) <= NOT \rc1|q\(112);
\rc1|ALT_INV_q\(16) <= NOT \rc1|q\(16);
\ALT_INV_rtl~66_combout\ <= NOT \rtl~66_combout\;
\rc1|ALT_INV_q\(154) <= NOT \rc1|q\(154);
\rc1|ALT_INV_q\(10) <= NOT \rc1|q\(10);
\rc1|ALT_INV_q\(157) <= NOT \rc1|q\(157);
\rc1|ALT_INV_q\(109) <= NOT \rc1|q\(109);
\dcc|ALT_INV_Selector1~0_combout\ <= NOT \dcc|Selector1~0_combout\;
\ALT_INV_rtl~193_combout\ <= NOT \rtl~193_combout\;
\rc1|ALT_INV_q\(124) <= NOT \rc1|q\(124);
\ALT_INV_rtl~192_combout\ <= NOT \rtl~192_combout\;
\rc1|ALT_INV_q\(118) <= NOT \rc1|q\(118);
\rc1|ALT_INV_q\(22) <= NOT \rc1|q\(22);
\ALT_INV_rtl~191_combout\ <= NOT \rtl~191_combout\;
\rc1|ALT_INV_q\(25) <= NOT \rc1|q\(25);
\ALT_INV_rtl~53_combout\ <= NOT \rtl~53_combout\;
\rc1|ALT_INV_q\(4) <= NOT \rc1|q\(4);
\ALT_INV_rtl~52_combout\ <= NOT \rtl~52_combout\;
\rc1|ALT_INV_q\(142) <= NOT \rc1|q\(142);
\rc1|ALT_INV_q\(145) <= NOT \rc1|q\(145);
\rc1|ALT_INV_q\(1) <= NOT \rc1|q\(1);
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\d0|ALT_INV_y\(2) <= NOT \d0|y\(2);
\d0|ALT_INV_y\(1) <= NOT \d0|y\(1);
\d0|ALT_INV_x\(6) <= NOT \d0|x\(6);
\d0|ALT_INV_y\(0) <= NOT \d0|y\(0);
\d0|ALT_INV_x\(5) <= NOT \d0|x\(5);
\dcc|ALT_INV_drawState\(1) <= NOT \dcc|drawState\(1);
\dcc|ALT_INV_drawState\(2) <= NOT \dcc|drawState\(2);
\dcc|ALT_INV_Selector0~13_combout\ <= NOT \dcc|Selector0~13_combout\;
\dcc|ALT_INV_Selector0~12_combout\ <= NOT \dcc|Selector0~12_combout\;
\ALT_INV_rtl~190_combout\ <= NOT \rtl~190_combout\;
\dcc|ALT_INV_WideOr57~0_combout\ <= NOT \dcc|WideOr57~0_combout\;
\dcc|ALT_INV_Selector0~11_combout\ <= NOT \dcc|Selector0~11_combout\;
\ALT_INV_rtl~189_combout\ <= NOT \rtl~189_combout\;
\rc1|ALT_INV_q\(44) <= NOT \rc1|q\(44);
\rc1|ALT_INV_q\(92) <= NOT \rc1|q\(92);
\dcc|ALT_INV_Selector0~10_combout\ <= NOT \dcc|Selector0~10_combout\;
\dcc|ALT_INV_Selector0~9_combout\ <= NOT \dcc|Selector0~9_combout\;
\dcc|ALT_INV_Selector0~8_combout\ <= NOT \dcc|Selector0~8_combout\;
\ALT_INV_rtl~188_combout\ <= NOT \rtl~188_combout\;
\rc1|ALT_INV_q\(116) <= NOT \rc1|q\(116);
\rc1|ALT_INV_q\(20) <= NOT \rc1|q\(20);
\dcc|ALT_INV_Selector0~7_combout\ <= NOT \dcc|Selector0~7_combout\;
\dcc|ALT_INV_Selector0~6_combout\ <= NOT \dcc|Selector0~6_combout\;
\dcc|ALT_INV_Selector0~5_combout\ <= NOT \dcc|Selector0~5_combout\;
\ALT_INV_rtl~187_combout\ <= NOT \rtl~187_combout\;
\rc1|ALT_INV_q\(128) <= NOT \rc1|q\(128);
\rc1|ALT_INV_q\(32) <= NOT \rc1|q\(32);
\ALT_INV_rtl~186_combout\ <= NOT \rtl~186_combout\;
\dcc|ALT_INV_Selector0~4_combout\ <= NOT \dcc|Selector0~4_combout\;
\dcc|ALT_INV_Selector0~3_combout\ <= NOT \dcc|Selector0~3_combout\;
\ALT_INV_rtl~30_combout\ <= NOT \rtl~30_combout\;
\rc1|ALT_INV_q\(104) <= NOT \rc1|q\(104);
\rc1|ALT_INV_q\(8) <= NOT \rc1|q\(8);
\dcc|ALT_INV_Selector0~2_combout\ <= NOT \dcc|Selector0~2_combout\;
\ALT_INV_rtl~185_combout\ <= NOT \rtl~185_combout\;
\rc1|ALT_INV_q\(89) <= NOT \rc1|q\(89);
\ALT_INV_rtl~184_combout\ <= NOT \rtl~184_combout\;
\rc1|ALT_INV_q\(131) <= NOT \rc1|q\(131);
\rc1|ALT_INV_q\(35) <= NOT \rc1|q\(35);
\rc1|ALT_INV_q\(83) <= NOT \rc1|q\(83);
\ALT_INV_rtl~183_combout\ <= NOT \rtl~183_combout\;
\rc1|ALT_INV_q\(134) <= NOT \rc1|q\(134);
\rc1|ALT_INV_q\(38) <= NOT \rc1|q\(38);
\rc1|ALT_INV_q\(86) <= NOT \rc1|q\(86);
\ALT_INV_rtl~17_combout\ <= NOT \rtl~17_combout\;
\rc1|ALT_INV_q\(113) <= NOT \rc1|q\(113);
\rc1|ALT_INV_q\(17) <= NOT \rc1|q\(17);
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\rc1|ALT_INV_q\(107) <= NOT \rc1|q\(107);
\rc1|ALT_INV_q\(11) <= NOT \rc1|q\(11);
\rc1|ALT_INV_q\(110) <= NOT \rc1|q\(110);
\dcc|ALT_INV_Selector0~1_combout\ <= NOT \dcc|Selector0~1_combout\;
\dcc|ALT_INV_drawState\(3) <= NOT \dcc|drawState\(3);
\dcc|ALT_INV_drawState\(0) <= NOT \dcc|drawState\(0);
\ALT_INV_rtl~182_combout\ <= NOT \rtl~182_combout\;
\rc1|ALT_INV_q\(125) <= NOT \rc1|q\(125);
\rc1|ALT_INV_q\(29) <= NOT \rc1|q\(29);
\ALT_INV_rtl~181_combout\ <= NOT \rtl~181_combout\;
\rc1|ALT_INV_q\(119) <= NOT \rc1|q\(119);
\rc1|ALT_INV_q\(23) <= NOT \rc1|q\(23);
\ALT_INV_rtl~180_combout\ <= NOT \rtl~180_combout\;
\rc1|ALT_INV_q\(26) <= NOT \rc1|q\(26);
\ALT_INV_rtl~2_combout\ <= NOT \rtl~2_combout\;
\rc1|ALT_INV_q\(53) <= NOT \rc1|q\(53);
\rc1|ALT_INV_q\(101) <= NOT \rc1|q\(101);
\rc1|ALT_INV_q\(5) <= NOT \rc1|q\(5);
\dcc|ALT_INV_Selector2~0_combout\ <= NOT \dcc|Selector2~0_combout\;
\dcc|ALT_INV_drawState\(6) <= NOT \dcc|drawState\(6);
\ALT_INV_rtl~1_combout\ <= NOT \rtl~1_combout\;
\rc1|ALT_INV_q\(47) <= NOT \rc1|q\(47);
\rc1|ALT_INV_q\(120) <= NOT \rc1|q\(120);
\dcc|ALT_INV_Selector0~0_combout\ <= NOT \dcc|Selector0~0_combout\;
\dcc|ALT_INV_drawState\(8) <= NOT \dcc|drawState\(8);
\dcc|ALT_INV_drawState\(7) <= NOT \dcc|drawState\(7);
\dcc|ALT_INV_drawState\(4) <= NOT \dcc|drawState\(4);
\dcc|ALT_INV_drawState\(5) <= NOT \dcc|drawState\(5);
\rc1|ALT_INV_q\(50) <= NOT \rc1|q\(50);
\rc1|ALT_INV_q\(98) <= NOT \rc1|q\(98);
\rc1|ALT_INV_q\(2) <= NOT \rc1|q\(2);
\dcc|ALT_INV_drawY~q\ <= NOT \dcc|drawY~q\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_VGA_VS1~0_combout\ <= NOT \VGA|controller|VGA_VS1~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|address_reg_b\(0);
\VGA|ALT_INV_writeEn~0_combout\ <= NOT \VGA|writeEn~0_combout\;
\d0|ALT_INV_y\(3) <= NOT \d0|y\(3);
\d0|ALT_INV_y\(4) <= NOT \d0|y\(4);
\d0|ALT_INV_y\(5) <= NOT \d0|y\(5);
\d0|ALT_INV_y\(6) <= NOT \d0|y\(6);
\VGA|controller|ALT_INV_VGA_BLANK1~q\ <= NOT \VGA|controller|VGA_BLANK1~q\;
\VGA|controller|ALT_INV_VGA_VS1~q\ <= NOT \VGA|controller|VGA_VS1~q\;
\VGA|controller|ALT_INV_VGA_HS1~q\ <= NOT \VGA|controller|VGA_HS1~q\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\c1|ALT_INV_Mux60~1_combout\ <= NOT \c1|Mux60~1_combout\;
\c1|ALT_INV_Mux81~1_combout\ <= NOT \c1|Mux81~1_combout\;
\c1|ALT_INV_Mux45~1_combout\ <= NOT \c1|Mux45~1_combout\;
\c1|ALT_INV_Mux61~1_combout\ <= NOT \c1|Mux61~1_combout\;
\c1|ALT_INV_Mux82~1_combout\ <= NOT \c1|Mux82~1_combout\;
\c1|ALT_INV_Mux46~1_combout\ <= NOT \c1|Mux46~1_combout\;
\c1|ALT_INV_Mux62~1_combout\ <= NOT \c1|Mux62~1_combout\;
\c1|ALT_INV_Mux47~1_combout\ <= NOT \c1|Mux47~1_combout\;
\c1|ALT_INV_Mux83~1_combout\ <= NOT \c1|Mux83~1_combout\;
\dcc|ALT_INV_WideOr63~7_combout\ <= NOT \dcc|WideOr63~7_combout\;
\dcc|ALT_INV_WideOr61~6_combout\ <= NOT \dcc|WideOr61~6_combout\;
\x0|ALT_INV_q\(6) <= NOT \x0|q\(6);
\x0|ALT_INV_q\(5) <= NOT \x0|q\(5);
\c1|ALT_INV_cubeout\(78) <= NOT \c1|cubeout\(78);
\c1|ALT_INV_cubeout\(114) <= NOT \c1|cubeout\(114);
\c1|ALT_INV_cubeout\(132) <= NOT \c1|cubeout\(132);
\c1|ALT_INV_cubeout\(105) <= NOT \c1|cubeout\(105);
\c1|ALT_INV_cubeout\(99) <= NOT \c1|cubeout\(99);
\c1|ALT_INV_cubeout\(141) <= NOT \c1|cubeout\(141);
\c1|ALT_INV_cubeout\(115) <= NOT \c1|cubeout\(115);
\c1|ALT_INV_cubeout\(133) <= NOT \c1|cubeout\(133);
\c1|ALT_INV_cubeout\(142) <= NOT \c1|cubeout\(142);
\x0|ALT_INV_q\(4) <= NOT \x0|q\(4);
\x0|ALT_INV_q\(3) <= NOT \x0|q\(3);
\x0|ALT_INV_q\(2) <= NOT \x0|q\(2);
\ce|ALT_INV_count\(7) <= NOT \ce|count\(7);
\ce|ALT_INV_count\(6) <= NOT \ce|count\(6);
\ce|ALT_INV_count\(8) <= NOT \ce|count\(8);
\ce|ALT_INV_count\(9) <= NOT \ce|count\(9);
\ce|ALT_INV_count\(10) <= NOT \ce|count\(10);
\ce|ALT_INV_count\(11) <= NOT \ce|count\(11);
\ce|ALT_INV_count\(1) <= NOT \ce|count\(1);
\ce|ALT_INV_count\(0) <= NOT \ce|count\(0);
\ce|ALT_INV_count\(2) <= NOT \ce|count\(2);
\ce|ALT_INV_count\(3) <= NOT \ce|count\(3);
\ce|ALT_INV_count\(4) <= NOT \ce|count\(4);
\ce|ALT_INV_count\(5) <= NOT \ce|count\(5);
\ce|ALT_INV_count\(16) <= NOT \ce|count\(16);
\ce|ALT_INV_count\(14) <= NOT \ce|count\(14);
\ce|ALT_INV_count\(25) <= NOT \ce|count\(25);
\ce|ALT_INV_count\(26) <= NOT \ce|count\(26);
\ce|ALT_INV_count\(13) <= NOT \ce|count\(13);
\ce|ALT_INV_count\(12) <= NOT \ce|count\(12);
\ce|ALT_INV_count\(22) <= NOT \ce|count\(22);
\ce|ALT_INV_count\(27) <= NOT \ce|count\(27);
\ce|ALT_INV_count\(23) <= NOT \ce|count\(23);
\ce|ALT_INV_count\(24) <= NOT \ce|count\(24);
\ce|ALT_INV_count\(18) <= NOT \ce|count\(18);
\ce|ALT_INV_count\(17) <= NOT \ce|count\(17);
\ce|ALT_INV_count\(20) <= NOT \ce|count\(20);
\ce|ALT_INV_count\(19) <= NOT \ce|count\(19);
\ce|ALT_INV_count\(21) <= NOT \ce|count\(21);
\ce|ALT_INV_count\(15) <= NOT \ce|count\(15);
\c1|ALT_INV_cubeout\(116) <= NOT \c1|cubeout\(116);
\c1|ALT_INV_cubeout\(80) <= NOT \c1|cubeout\(80);
\c1|ALT_INV_cubeout\(134) <= NOT \c1|cubeout\(134);
\c1|ALT_INV_cubeout\(107) <= NOT \c1|cubeout\(107);
\c1|ALT_INV_cubeout\(101) <= NOT \c1|cubeout\(101);
\rc1|ALT_INV_q\(138) <= NOT \rc1|q\(138);
\rc1|ALT_INV_q\(90) <= NOT \rc1|q\(90);
\rc1|ALT_INV_q\(18) <= NOT \rc1|q\(18);
\rc1|ALT_INV_q\(150) <= NOT \rc1|q\(150);
\rc1|ALT_INV_q\(102) <= NOT \rc1|q\(102);
\rc1|ALT_INV_q\(6) <= NOT \rc1|q\(6);
\rc1|ALT_INV_q\(135) <= NOT \rc1|q\(135);
\rc1|ALT_INV_q\(87) <= NOT \rc1|q\(87);
\rc1|ALT_INV_q\(81) <= NOT \rc1|q\(81);
\rc1|ALT_INV_q\(84) <= NOT \rc1|q\(84);
\rc1|ALT_INV_q\(21) <= NOT \rc1|q\(21);
\rc1|ALT_INV_q\(24) <= NOT \rc1|q\(24);
\rc1|ALT_INV_q\(159) <= NOT \rc1|q\(159);
\rc1|ALT_INV_q\(15) <= NOT \rc1|q\(15);
\rc1|ALT_INV_q\(153) <= NOT \rc1|q\(153);
\rc1|ALT_INV_q\(105) <= NOT \rc1|q\(105);
\rc1|ALT_INV_q\(9) <= NOT \rc1|q\(9);
\rc1|ALT_INV_q\(156) <= NOT \rc1|q\(156);
\rc1|ALT_INV_q\(99) <= NOT \rc1|q\(99);
\rc1|ALT_INV_q\(3) <= NOT \rc1|q\(3);
\rc1|ALT_INV_q\(141) <= NOT \rc1|q\(141);
\rc1|ALT_INV_q\(144) <= NOT \rc1|q\(144);
\rc1|ALT_INV_q\(96) <= NOT \rc1|q\(96);
\rc1|ALT_INV_q\(0) <= NOT \rc1|q\(0);
\rc1|ALT_INV_q\(43) <= NOT \rc1|q\(43);
\rc1|ALT_INV_q\(91) <= NOT \rc1|q\(91);
\rc1|ALT_INV_q\(31) <= NOT \rc1|q\(31);
\rc1|ALT_INV_q\(79) <= NOT \rc1|q\(79);
\rc1|ALT_INV_q\(55) <= NOT \rc1|q\(55);
\rc1|ALT_INV_q\(103) <= NOT \rc1|q\(103);
\rc1|ALT_INV_q\(88) <= NOT \rc1|q\(88);
\rc1|ALT_INV_q\(34) <= NOT \rc1|q\(34);
\rc1|ALT_INV_q\(82) <= NOT \rc1|q\(82);
\rc1|ALT_INV_q\(37) <= NOT \rc1|q\(37);
\rc1|ALT_INV_q\(85) <= NOT \rc1|q\(85);
\rc1|ALT_INV_q\(64) <= NOT \rc1|q\(64);
\rc1|ALT_INV_q\(58) <= NOT \rc1|q\(58);
\rc1|ALT_INV_q\(106) <= NOT \rc1|q\(106);
\rc1|ALT_INV_q\(61) <= NOT \rc1|q\(61);
\rc1|ALT_INV_q\(28) <= NOT \rc1|q\(28);
\rc1|ALT_INV_q\(76) <= NOT \rc1|q\(76);
\rc1|ALT_INV_q\(70) <= NOT \rc1|q\(70);
\rc1|ALT_INV_q\(73) <= NOT \rc1|q\(73);
\rc1|ALT_INV_q\(52) <= NOT \rc1|q\(52);
\rc1|ALT_INV_q\(100) <= NOT \rc1|q\(100);
\rc1|ALT_INV_q\(46) <= NOT \rc1|q\(46);
\rc1|ALT_INV_q\(49) <= NOT \rc1|q\(49);
\rc1|ALT_INV_q\(97) <= NOT \rc1|q\(97);
\rc1|ALT_INV_q\(140) <= NOT \rc1|q\(140);
\rc1|ALT_INV_q\(80) <= NOT \rc1|q\(80);
\rc1|ALT_INV_q\(152) <= NOT \rc1|q\(152);
\rc1|ALT_INV_q\(56) <= NOT \rc1|q\(56);
\rc1|ALT_INV_q\(137) <= NOT \rc1|q\(137);
\rc1|ALT_INV_q\(161) <= NOT \rc1|q\(161);
\rc1|ALT_INV_q\(65) <= NOT \rc1|q\(65);
\rc1|ALT_INV_q\(155) <= NOT \rc1|q\(155);
\rc1|ALT_INV_q\(59) <= NOT \rc1|q\(59);
\rc1|ALT_INV_q\(158) <= NOT \rc1|q\(158);
\rc1|ALT_INV_q\(62) <= NOT \rc1|q\(62);
\rc1|ALT_INV_q\(77) <= NOT \rc1|q\(77);
\rc1|ALT_INV_q\(71) <= NOT \rc1|q\(71);
\rc1|ALT_INV_q\(74) <= NOT \rc1|q\(74);
\rc1|ALT_INV_q\(12) <= NOT \rc1|q\(12);
\rc1|ALT_INV_q\(143) <= NOT \rc1|q\(143);
\rc1|ALT_INV_q\(146) <= NOT \rc1|q\(146);
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\c0|ALT_INV_PresentState\(0) <= NOT \c0|PresentState\(0);
\VGA|user_input_translator|ALT_INV_Add0~5_sumout\ <= NOT \VGA|user_input_translator|Add0~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~1_sumout\ <= NOT \VGA|user_input_translator|Add0~1_sumout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
\dcc|ALT_INV_WideOr61~11_combout\ <= NOT \dcc|WideOr61~11_combout\;
\dcc|ALT_INV_WideOr63~11_combout\ <= NOT \dcc|WideOr63~11_combout\;
\dcc|ALT_INV_WideOr63~6_combout\ <= NOT \dcc|WideOr63~6_combout\;
\dcc|ALT_INV_WideOr63~5_combout\ <= NOT \dcc|WideOr63~5_combout\;
\dcc|ALT_INV_WideOr63~4_combout\ <= NOT \dcc|WideOr63~4_combout\;
\dcc|ALT_INV_WideOr61~10_combout\ <= NOT \dcc|WideOr61~10_combout\;
\dcc|ALT_INV_WideOr61~5_combout\ <= NOT \dcc|WideOr61~5_combout\;
\dcc|ALT_INV_WideOr61~4_combout\ <= NOT \dcc|WideOr61~4_combout\;
\dcc|ALT_INV_WideOr62~3_combout\ <= NOT \dcc|WideOr62~3_combout\;
\dcc|ALT_INV_WideOr62~2_combout\ <= NOT \dcc|WideOr62~2_combout\;
\dcc|ALT_INV_WideOr62~1_combout\ <= NOT \dcc|WideOr62~1_combout\;
\dcc|ALT_INV_WideOr62~0_combout\ <= NOT \dcc|WideOr62~0_combout\;
\dcc|ALT_INV_WideOr1~1_combout\ <= NOT \dcc|WideOr1~1_combout\;
\dcc|ALT_INV_WideOr1~0_combout\ <= NOT \dcc|WideOr1~0_combout\;
\dcst|ALT_INV_Mux8~7_combout\ <= NOT \dcst|Mux8~7_combout\;
\c1|ALT_INV_Mux23~1_combout\ <= NOT \c1|Mux23~1_combout\;
\c1|ALT_INV_Mux23~0_combout\ <= NOT \c1|Mux23~0_combout\;
\c1|ALT_INV_Mux119~2_combout\ <= NOT \c1|Mux119~2_combout\;
\c1|ALT_INV_Mux119~1_combout\ <= NOT \c1|Mux119~1_combout\;
\c1|ALT_INV_Mux119~0_combout\ <= NOT \c1|Mux119~0_combout\;
\c1|ALT_INV_Mux90~2_combout\ <= NOT \c1|Mux90~2_combout\;
\c1|ALT_INV_Mux71~0_combout\ <= NOT \c1|Mux71~0_combout\;
\c1|ALT_INV_Mux35~0_combout\ <= NOT \c1|Mux35~0_combout\;
\c1|ALT_INV_Mux131~0_combout\ <= NOT \c1|Mux131~0_combout\;
\c1|ALT_INV_Mux143~0_combout\ <= NOT \c1|Mux143~0_combout\;
\c1|ALT_INV_Mux11~1_combout\ <= NOT \c1|Mux11~1_combout\;
\c1|ALT_INV_Mux11~0_combout\ <= NOT \c1|Mux11~0_combout\;
\c1|ALT_INV_Mux107~0_combout\ <= NOT \c1|Mux107~0_combout\;
\c1|ALT_INV_Mux59~0_combout\ <= NOT \c1|Mux59~0_combout\;
\c1|ALT_INV_Mux155~2_combout\ <= NOT \c1|Mux155~2_combout\;
\c1|ALT_INV_Mux155~1_combout\ <= NOT \c1|Mux155~1_combout\;
\c1|ALT_INV_Mux155~0_combout\ <= NOT \c1|Mux155~0_combout\;
\c1|ALT_INV_Mux26~0_combout\ <= NOT \c1|Mux26~0_combout\;
\c1|ALT_INV_Mux74~2_combout\ <= NOT \c1|Mux74~2_combout\;
\c1|ALT_INV_Mux74~1_combout\ <= NOT \c1|Mux74~1_combout\;
\c1|ALT_INV_Mux74~0_combout\ <= NOT \c1|Mux74~0_combout\;
\c1|ALT_INV_Mux32~1_combout\ <= NOT \c1|Mux32~1_combout\;
\c1|ALT_INV_Mux32~0_combout\ <= NOT \c1|Mux32~0_combout\;
\c1|ALT_INV_Mux128~0_combout\ <= NOT \c1|Mux128~0_combout\;
\c1|ALT_INV_Mux80~0_combout\ <= NOT \c1|Mux80~0_combout\;
\c1|ALT_INV_Mux161~36_combout\ <= NOT \c1|Mux161~36_combout\;
\c1|ALT_INV_Mux161~35_combout\ <= NOT \c1|Mux161~35_combout\;
\c1|ALT_INV_Mux161~34_combout\ <= NOT \c1|Mux161~34_combout\;
\c1|ALT_INV_Mux161~33_combout\ <= NOT \c1|Mux161~33_combout\;
\c1|ALT_INV_Mux161~32_combout\ <= NOT \c1|Mux161~32_combout\;
\c1|ALT_INV_Mux161~31_combout\ <= NOT \c1|Mux161~31_combout\;
\c1|ALT_INV_Mux29~0_combout\ <= NOT \c1|Mux29~0_combout\;
\c1|ALT_INV_Mux125~0_combout\ <= NOT \c1|Mux125~0_combout\;
\c1|ALT_INV_Mux77~1_combout\ <= NOT \c1|Mux77~1_combout\;
\c1|ALT_INV_Mux77~0_combout\ <= NOT \c1|Mux77~0_combout\;
\c1|ALT_INV_Mux38~0_combout\ <= NOT \c1|Mux38~0_combout\;
\c1|ALT_INV_Mux134~0_combout\ <= NOT \c1|Mux134~0_combout\;
\c1|ALT_INV_Mux161~30_combout\ <= NOT \c1|Mux161~30_combout\;
\c1|ALT_INV_Mux161~29_combout\ <= NOT \c1|Mux161~29_combout\;
\c1|ALT_INV_Mux161~28_combout\ <= NOT \c1|Mux161~28_combout\;
\c1|ALT_INV_Mux161~27_combout\ <= NOT \c1|Mux161~27_combout\;
\c1|ALT_INV_Mux86~1_combout\ <= NOT \c1|Mux86~1_combout\;
\c1|ALT_INV_Mux86~0_combout\ <= NOT \c1|Mux86~0_combout\;
\c1|ALT_INV_Mux44~1_combout\ <= NOT \c1|Mux44~1_combout\;
\c1|ALT_INV_Mux44~0_combout\ <= NOT \c1|Mux44~0_combout\;
\c1|ALT_INV_Mux140~0_combout\ <= NOT \c1|Mux140~0_combout\;
\c1|ALT_INV_Mux92~0_combout\ <= NOT \c1|Mux92~0_combout\;
\c1|ALT_INV_Mux137~0_combout\ <= NOT \c1|Mux137~0_combout\;
\c1|ALT_INV_Mux161~26_combout\ <= NOT \c1|Mux161~26_combout\;
\c1|ALT_INV_Mux161~25_combout\ <= NOT \c1|Mux161~25_combout\;
\c1|ALT_INV_Mux161~24_combout\ <= NOT \c1|Mux161~24_combout\;
\c1|ALT_INV_Mux161~23_combout\ <= NOT \c1|Mux161~23_combout\;
\c1|ALT_INV_Mux161~22_combout\ <= NOT \c1|Mux161~22_combout\;
\c1|ALT_INV_Mux89~0_combout\ <= NOT \c1|Mux89~0_combout\;
\c1|ALT_INV_Mux2~2_combout\ <= NOT \c1|Mux2~2_combout\;
\c1|ALT_INV_Mux2~1_combout\ <= NOT \c1|Mux2~1_combout\;
\c1|ALT_INV_Mux2~0_combout\ <= NOT \c1|Mux2~0_combout\;
\c1|ALT_INV_Mux98~1_combout\ <= NOT \c1|Mux98~1_combout\;
\c1|ALT_INV_Mux98~0_combout\ <= NOT \c1|Mux98~0_combout\;
\c1|ALT_INV_Mux50~2_combout\ <= NOT \c1|Mux50~2_combout\;
\c1|ALT_INV_Mux50~1_combout\ <= NOT \c1|Mux50~1_combout\;
\c1|ALT_INV_Mux50~0_combout\ <= NOT \c1|Mux50~0_combout\;
\c1|ALT_INV_Mux84~4_combout\ <= NOT \c1|Mux84~4_combout\;
\c1|ALT_INV_Mux146~1_combout\ <= NOT \c1|Mux146~1_combout\;
\c1|ALT_INV_Mux146~0_combout\ <= NOT \c1|Mux146~0_combout\;
\c1|ALT_INV_Mux8~0_combout\ <= NOT \c1|Mux8~0_combout\;
\c1|ALT_INV_Mux161~21_combout\ <= NOT \c1|Mux161~21_combout\;
\c1|ALT_INV_Mux161~20_combout\ <= NOT \c1|Mux161~20_combout\;
\c1|ALT_INV_Mux161~19_combout\ <= NOT \c1|Mux161~19_combout\;
\c1|ALT_INV_Mux161~18_combout\ <= NOT \c1|Mux161~18_combout\;
\c1|ALT_INV_Mux161~17_combout\ <= NOT \c1|Mux161~17_combout\;
\c1|ALT_INV_Mux104~0_combout\ <= NOT \c1|Mux104~0_combout\;
\c1|ALT_INV_Mux161~16_combout\ <= NOT \c1|Mux161~16_combout\;
\c1|ALT_INV_Mux161~15_combout\ <= NOT \c1|Mux161~15_combout\;
\c1|ALT_INV_Mux56~0_combout\ <= NOT \c1|Mux56~0_combout\;
\c1|ALT_INV_Mux152~0_combout\ <= NOT \c1|Mux152~0_combout\;
\c1|ALT_INV_Mux5~0_combout\ <= NOT \c1|Mux5~0_combout\;
\dcc|ALT_INV_position[1]~DUPLICATE_q\ <= NOT \dcc|position[1]~DUPLICATE_q\;
\dcc|ALT_INV_position[2]~DUPLICATE_q\ <= NOT \dcc|position[2]~DUPLICATE_q\;
\dcc|ALT_INV_position[3]~DUPLICATE_q\ <= NOT \dcc|position[3]~DUPLICATE_q\;
\dcc|ALT_INV_position[4]~DUPLICATE_q\ <= NOT \dcc|position[4]~DUPLICATE_q\;
\dcc|ALT_INV_position[5]~DUPLICATE_q\ <= NOT \dcc|position[5]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[2]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[4]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[4]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[5]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[9]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[5]~DUPLICATE_q\;
\ALT_INV_KEY[1]~inputCLKENA0_outclk\ <= NOT \KEY[1]~inputCLKENA0_outclk\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\dcc|ALT_INV_WideOr58~7_combout\ <= NOT \dcc|WideOr58~7_combout\;
\dcc|ALT_INV_WideOr61~15_combout\ <= NOT \dcc|WideOr61~15_combout\;
\dcc|ALT_INV_Selector2~19_combout\ <= NOT \dcc|Selector2~19_combout\;
\dcc|ALT_INV_Selector2~18_combout\ <= NOT \dcc|Selector2~18_combout\;
\dcc|ALT_INV_Selector2~17_combout\ <= NOT \dcc|Selector2~17_combout\;
\dcc|ALT_INV_Selector2~16_combout\ <= NOT \dcc|Selector2~16_combout\;
\dcc|ALT_INV_Selector2~15_combout\ <= NOT \dcc|Selector2~15_combout\;
\dcc|ALT_INV_Selector2~14_combout\ <= NOT \dcc|Selector2~14_combout\;
\dcc|ALT_INV_Selector2~13_combout\ <= NOT \dcc|Selector2~13_combout\;
\dcc|ALT_INV_Selector2~12_combout\ <= NOT \dcc|Selector2~12_combout\;
\dcc|ALT_INV_Selector2~11_combout\ <= NOT \dcc|Selector2~11_combout\;
\dcc|ALT_INV_Selector1~18_combout\ <= NOT \dcc|Selector1~18_combout\;
\dcc|ALT_INV_Selector1~17_combout\ <= NOT \dcc|Selector1~17_combout\;
\dcc|ALT_INV_Selector1~16_combout\ <= NOT \dcc|Selector1~16_combout\;
\dcc|ALT_INV_Selector1~15_combout\ <= NOT \dcc|Selector1~15_combout\;
\dcc|ALT_INV_Selector1~14_combout\ <= NOT \dcc|Selector1~14_combout\;
\dcc|ALT_INV_Selector1~13_combout\ <= NOT \dcc|Selector1~13_combout\;
\dcc|ALT_INV_Selector1~12_combout\ <= NOT \dcc|Selector1~12_combout\;
\dcc|ALT_INV_Selector1~11_combout\ <= NOT \dcc|Selector1~11_combout\;
\dcc|ALT_INV_Selector1~10_combout\ <= NOT \dcc|Selector1~10_combout\;
\dcc|ALT_INV_Selector0~23_combout\ <= NOT \dcc|Selector0~23_combout\;
\dcc|ALT_INV_Selector0~22_combout\ <= NOT \dcc|Selector0~22_combout\;
\dcc|ALT_INV_Selector0~21_combout\ <= NOT \dcc|Selector0~21_combout\;
\dcc|ALT_INV_Selector0~20_combout\ <= NOT \dcc|Selector0~20_combout\;
\dcc|ALT_INV_Selector0~19_combout\ <= NOT \dcc|Selector0~19_combout\;
\dcc|ALT_INV_Selector0~18_combout\ <= NOT \dcc|Selector0~18_combout\;
\dcc|ALT_INV_WideOr63~15_combout\ <= NOT \dcc|WideOr63~15_combout\;
\dcc|ALT_INV_WideOr63~14_combout\ <= NOT \dcc|WideOr63~14_combout\;
\dcc|ALT_INV_WideOr63~13_combout\ <= NOT \dcc|WideOr63~13_combout\;
\dcc|ALT_INV_WideOr63~12_combout\ <= NOT \dcc|WideOr63~12_combout\;
\dcc|ALT_INV_WideOr61~14_combout\ <= NOT \dcc|WideOr61~14_combout\;
\dcc|ALT_INV_WideOr61~13_combout\ <= NOT \dcc|WideOr61~13_combout\;
\dcc|ALT_INV_WideOr61~12_combout\ <= NOT \dcc|WideOr61~12_combout\;

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X89_Y25_N39
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X89_Y23_N22
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X89_Y25_N5
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X89_Y6_N5
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X20_Y81_N53
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X40_Y81_N2
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G6
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: MLABCELL_X25_Y5_N30
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: FF_X25_Y5_N32
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: MLABCELL_X25_Y5_N33
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: FF_X25_Y5_N35
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: MLABCELL_X25_Y5_N36
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: FF_X25_Y5_N37
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: MLABCELL_X25_Y5_N39
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X25_Y5_N40
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: MLABCELL_X25_Y5_N42
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: FF_X25_Y5_N43
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: MLABCELL_X25_Y5_N45
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: MLABCELL_X25_Y5_N48
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: FF_X25_Y5_N50
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: MLABCELL_X25_Y5_N3
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( \VGA|controller|xCounter\(1) & ( (!\VGA|controller|xCounter\(6) & (\VGA|controller|xCounter\(0) & !\VGA|controller|xCounter\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(6),
	datab => \VGA|controller|ALT_INV_xCounter\(0),
	datac => \VGA|controller|ALT_INV_xCounter\(5),
	dataf => \VGA|controller|ALT_INV_xCounter\(1),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: MLABCELL_X25_Y5_N51
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X25_Y5_N52
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: MLABCELL_X25_Y5_N54
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))
-- \VGA|controller|Add0~26\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\,
	cout => \VGA|controller|Add0~26\);

-- Location: FF_X25_Y5_N55
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: MLABCELL_X25_Y5_N57
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~26\,
	sumout => \VGA|controller|Add0~21_sumout\);

-- Location: FF_X25_Y5_N58
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: MLABCELL_X25_Y5_N21
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( !\VGA|controller|xCounter\(7) & ( (\VGA|controller|xCounter\(3) & (\VGA|controller|xCounter\(2) & (\VGA|controller|xCounter\(8) & \VGA|controller|xCounter\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(3),
	datab => \VGA|controller|ALT_INV_xCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: MLABCELL_X25_Y5_N0
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( \VGA|controller|Equal0~0_combout\ & ( (\VGA|controller|Equal0~1_combout\ & \VGA|controller|xCounter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	dataf => \VGA|controller|ALT_INV_Equal0~0_combout\,
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X25_Y5_N47
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: FF_X25_Y5_N46
\VGA|controller|xCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[5]~DUPLICATE_q\);

-- Location: FF_X25_Y5_N59
\VGA|controller|xCounter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[9]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y5_N15
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) ) # ( !\VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) ) # ( 
-- \VGA|controller|xCounter\(2) & ( !\VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) ) # ( !\VGA|controller|xCounter\(2) & ( !\VGA|controller|xCounter\(3) & ( (\VGA|controller|xCounter\(1) & (\VGA|controller|xCounter\(4) & 
-- \VGA|controller|xCounter\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(1),
	datab => \VGA|controller|ALT_INV_xCounter\(4),
	datac => \VGA|controller|ALT_INV_xCounter\(0),
	datae => \VGA|controller|ALT_INV_xCounter\(2),
	dataf => \VGA|controller|ALT_INV_xCounter\(3),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: MLABCELL_X25_Y5_N24
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|xCounter\(7) & ( \VGA|controller|VGA_HS1~0_combout\ & ( ((!\VGA|controller|xCounter[9]~DUPLICATE_q\) # ((\VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(6)))) # 
-- (\VGA|controller|xCounter\(8)) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( \VGA|controller|VGA_HS1~0_combout\ ) ) # ( \VGA|controller|xCounter\(7) & ( !\VGA|controller|VGA_HS1~0_combout\ & ( ((!\VGA|controller|xCounter[9]~DUPLICATE_q\) # 
-- ((!\VGA|controller|xCounter[5]~DUPLICATE_q\ & !\VGA|controller|xCounter\(6)))) # (\VGA|controller|xCounter\(8)) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( !\VGA|controller|VGA_HS1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111011001111111111111111111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\,
	datab => \VGA|controller|ALT_INV_xCounter\(8),
	datac => \VGA|controller|ALT_INV_xCounter\(6),
	datad => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X25_Y5_N25
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: MLABCELL_X34_Y80_N51
\VGA|controller|VGA_HS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS~feeder_combout\ = ( \VGA|controller|VGA_HS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_HS1~q\,
	combout => \VGA|controller|VGA_HS~feeder_combout\);

-- Location: FF_X34_Y80_N52
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: LABCELL_X24_Y5_N0
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: FF_X24_Y5_N8
\VGA|controller|yCounter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[2]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y5_N45
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( !\VGA|controller|yCounter\(1) & ( \VGA|controller|yCounter[2]~DUPLICATE_q\ & ( (\VGA|controller|yCounter\(3) & (!\VGA|controller|yCounter\(4) & !\VGA|controller|yCounter\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	datae => \VGA|controller|ALT_INV_yCounter\(1),
	dataf => \VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\,
	combout => \VGA|controller|always1~2_combout\);

-- Location: LABCELL_X24_Y5_N12
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: LABCELL_X24_Y5_N15
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X24_Y5_N17
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: LABCELL_X24_Y5_N18
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X24_Y5_N20
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: LABCELL_X24_Y5_N21
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: FF_X24_Y5_N23
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: LABCELL_X24_Y5_N24
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X24_Y5_N25
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: LABCELL_X24_Y5_N27
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~1_sumout\);

-- Location: FF_X24_Y5_N28
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: FF_X24_Y5_N16
\VGA|controller|yCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[5]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y5_N36
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( !\VGA|controller|yCounter\(7) & ( !\VGA|controller|yCounter[5]~DUPLICATE_q\ & ( (!\VGA|controller|yCounter\(6) & (!\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(6),
	datab => \VGA|controller|ALT_INV_yCounter\(8),
	datac => \VGA|controller|ALT_INV_yCounter\(9),
	datae => \VGA|controller|ALT_INV_yCounter\(7),
	dataf => \VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\,
	combout => \VGA|controller|always1~1_combout\);

-- Location: LABCELL_X23_Y5_N3
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|xCounter\(4) & ( \VGA|controller|Equal0~1_combout\ & ( (\VGA|controller|always1~2_combout\ & (\VGA|controller|always1~1_combout\ & \VGA|controller|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_always1~2_combout\,
	datab => \VGA|controller|ALT_INV_always1~1_combout\,
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datae => \VGA|controller|ALT_INV_xCounter\(4),
	dataf => \VGA|controller|ALT_INV_Equal0~1_combout\,
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X24_Y5_N2
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: LABCELL_X24_Y5_N3
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~6\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~5_sumout\,
	cout => \VGA|controller|Add1~6\);

-- Location: FF_X24_Y5_N5
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: LABCELL_X24_Y5_N6
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~6\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X24_Y5_N7
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: LABCELL_X24_Y5_N9
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X24_Y5_N10
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: FF_X24_Y5_N14
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: LABCELL_X24_Y5_N51
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter[2]~DUPLICATE_q\ & ( (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	dataf => \VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\,
	combout => \VGA|controller|always1~0_combout\);

-- Location: LABCELL_X24_Y5_N57
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|yCounter\(8) & ( (\VGA|controller|yCounter\(7) & (\VGA|controller|yCounter\(5) & \VGA|controller|yCounter\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter\(5),
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	dataf => \VGA|controller|ALT_INV_yCounter\(8),
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: LABCELL_X24_Y5_N48
\VGA|controller|VGA_VS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~1_combout\ = ( \VGA|controller|yCounter\(9) ) # ( !\VGA|controller|yCounter\(9) & ( (!\VGA|controller|always1~0_combout\) # ((!\VGA|controller|VGA_VS1~0_combout\) # (!\VGA|controller|yCounter\(0) $ (\VGA|controller|yCounter\(1)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101111111111101110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_always1~0_combout\,
	datab => \VGA|controller|ALT_INV_VGA_VS1~0_combout\,
	datac => \VGA|controller|ALT_INV_yCounter\(0),
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	dataf => \VGA|controller|ALT_INV_yCounter\(9),
	combout => \VGA|controller|VGA_VS1~1_combout\);

-- Location: FF_X24_Y5_N49
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: MLABCELL_X34_Y80_N21
\VGA|controller|VGA_VS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS~feeder_combout\ = ( \VGA|controller|VGA_VS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_VS1~q\,
	combout => \VGA|controller|VGA_VS~feeder_combout\);

-- Location: FF_X34_Y80_N22
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: MLABCELL_X25_Y5_N9
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( \VGA|controller|xCounter\(7) & ( !\VGA|controller|VGA_VS1~0_combout\ & ( (!\VGA|controller|yCounter\(9) & !\VGA|controller|xCounter[9]~DUPLICATE_q\) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( 
-- !\VGA|controller|VGA_VS1~0_combout\ & ( (!\VGA|controller|yCounter\(9) & ((!\VGA|controller|xCounter\(8)) # (!\VGA|controller|xCounter[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(9),
	datab => \VGA|controller|ALT_INV_xCounter\(8),
	datac => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_VGA_VS1~0_combout\,
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X25_Y5_N11
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: LABCELL_X24_Y5_N30
\VGA|controller|VGA_BLANK~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK~feeder_combout\ = \VGA|controller|VGA_BLANK1~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_VGA_BLANK1~q\,
	combout => \VGA|controller|VGA_BLANK~feeder_combout\);

-- Location: FF_X24_Y5_N31
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: CLKCTRL_G5
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: MLABCELL_X47_Y4_N0
\ce|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~81_sumout\ = SUM(( \ce|count\(0) ) + ( VCC ) + ( !VCC ))
-- \ce|Add0~82\ = CARRY(( \ce|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(0),
	cin => GND,
	sumout => \ce|Add0~81_sumout\,
	cout => \ce|Add0~82\);

-- Location: MLABCELL_X47_Y3_N30
\ce|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~13_sumout\ = SUM(( \ce|count\(20) ) + ( GND ) + ( \ce|Add0~10\ ))
-- \ce|Add0~14\ = CARRY(( \ce|count\(20) ) + ( GND ) + ( \ce|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(20),
	cin => \ce|Add0~10\,
	sumout => \ce|Add0~13_sumout\,
	cout => \ce|Add0~14\);

-- Location: MLABCELL_X47_Y3_N33
\ce|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~5_sumout\ = SUM(( \ce|count\(21) ) + ( GND ) + ( \ce|Add0~14\ ))
-- \ce|Add0~6\ = CARRY(( \ce|count\(21) ) + ( GND ) + ( \ce|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(21),
	cin => \ce|Add0~14\,
	sumout => \ce|Add0~5_sumout\,
	cout => \ce|Add0~6\);

-- Location: FF_X47_Y3_N35
\ce|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~5_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(21));

-- Location: MLABCELL_X47_Y3_N36
\ce|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~37_sumout\ = SUM(( \ce|count\(22) ) + ( GND ) + ( \ce|Add0~6\ ))
-- \ce|Add0~38\ = CARRY(( \ce|count\(22) ) + ( GND ) + ( \ce|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(22),
	cin => \ce|Add0~6\,
	sumout => \ce|Add0~37_sumout\,
	cout => \ce|Add0~38\);

-- Location: FF_X47_Y3_N38
\ce|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~37_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(22));

-- Location: MLABCELL_X47_Y3_N39
\ce|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~29_sumout\ = SUM(( \ce|count\(23) ) + ( GND ) + ( \ce|Add0~38\ ))
-- \ce|Add0~30\ = CARRY(( \ce|count\(23) ) + ( GND ) + ( \ce|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(23),
	cin => \ce|Add0~38\,
	sumout => \ce|Add0~29_sumout\,
	cout => \ce|Add0~30\);

-- Location: FF_X47_Y3_N41
\ce|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~29_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(23));

-- Location: MLABCELL_X47_Y3_N42
\ce|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~25_sumout\ = SUM(( \ce|count\(24) ) + ( GND ) + ( \ce|Add0~30\ ))
-- \ce|Add0~26\ = CARRY(( \ce|count\(24) ) + ( GND ) + ( \ce|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(24),
	cin => \ce|Add0~30\,
	sumout => \ce|Add0~25_sumout\,
	cout => \ce|Add0~26\);

-- Location: FF_X47_Y3_N44
\ce|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~25_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(24));

-- Location: MLABCELL_X47_Y3_N45
\ce|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~53_sumout\ = SUM(( \ce|count\(25) ) + ( GND ) + ( \ce|Add0~26\ ))
-- \ce|Add0~54\ = CARRY(( \ce|count\(25) ) + ( GND ) + ( \ce|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(25),
	cin => \ce|Add0~26\,
	sumout => \ce|Add0~53_sumout\,
	cout => \ce|Add0~54\);

-- Location: FF_X47_Y3_N47
\ce|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~53_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(25));

-- Location: MLABCELL_X47_Y3_N48
\ce|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~49_sumout\ = SUM(( \ce|count\(26) ) + ( GND ) + ( \ce|Add0~54\ ))
-- \ce|Add0~50\ = CARRY(( \ce|count\(26) ) + ( GND ) + ( \ce|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(26),
	cin => \ce|Add0~54\,
	sumout => \ce|Add0~49_sumout\,
	cout => \ce|Add0~50\);

-- Location: FF_X47_Y3_N50
\ce|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~49_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(26));

-- Location: MLABCELL_X47_Y3_N51
\ce|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~33_sumout\ = SUM(( \ce|count\(27) ) + ( GND ) + ( \ce|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(27),
	cin => \ce|Add0~50\,
	sumout => \ce|Add0~33_sumout\);

-- Location: FF_X47_Y3_N53
\ce|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~33_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(27));

-- Location: LABCELL_X46_Y3_N12
\ce|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~1_combout\ = ( !\ce|count\(17) & ( !\ce|count\(18) & ( (!\ce|count\(23) & (!\ce|count\(24) & (!\ce|count\(27) & !\ce|count\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_count\(23),
	datab => \ce|ALT_INV_count\(24),
	datac => \ce|ALT_INV_count\(27),
	datad => \ce|ALT_INV_count\(22),
	datae => \ce|ALT_INV_count\(17),
	dataf => \ce|ALT_INV_count\(18),
	combout => \ce|Equal0~1_combout\);

-- Location: LABCELL_X46_Y3_N42
\ce|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~4_combout\ = ( \ce|count\(11) & ( \ce|count\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ce|ALT_INV_count\(11),
	dataf => \ce|ALT_INV_count\(10),
	combout => \ce|Equal0~4_combout\);

-- Location: MLABCELL_X47_Y4_N30
\ce|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~5_combout\ = ( !\ce|count\(7) & ( !\ce|count\(8) & ( (!\ce|count\(9) & !\ce|count\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ce|ALT_INV_count\(9),
	datad => \ce|ALT_INV_count\(6),
	datae => \ce|ALT_INV_count\(7),
	dataf => \ce|ALT_INV_count\(8),
	combout => \ce|Equal0~5_combout\);

-- Location: MLABCELL_X47_Y3_N54
\ce|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~2_combout\ = ( !\ce|count\(25) & ( !\ce|count\(12) & ( (!\ce|count\(16) & (!\ce|count\(13) & (!\ce|count\(26) & !\ce|count\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_count\(16),
	datab => \ce|ALT_INV_count\(13),
	datac => \ce|ALT_INV_count\(26),
	datad => \ce|ALT_INV_count\(14),
	datae => \ce|ALT_INV_count\(25),
	dataf => \ce|ALT_INV_count\(12),
	combout => \ce|Equal0~2_combout\);

-- Location: MLABCELL_X47_Y4_N42
\ce|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|LessThan0~0_combout\ = ( \ce|count\(1) & ( \ce|count\(0) & ( (\ce|count\(4) & (\ce|count\(5) & ((\ce|count\(3)) # (\ce|count\(2))))) ) ) ) # ( !\ce|count\(1) & ( \ce|count\(0) & ( (\ce|count\(4) & (\ce|count\(5) & ((\ce|count\(3)) # (\ce|count\(2))))) 
-- ) ) ) # ( \ce|count\(1) & ( !\ce|count\(0) & ( (\ce|count\(4) & (\ce|count\(5) & ((\ce|count\(3)) # (\ce|count\(2))))) ) ) ) # ( !\ce|count\(1) & ( !\ce|count\(0) & ( (\ce|count\(4) & (\ce|count\(5) & \ce|count\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000010000010100000001000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_count\(4),
	datab => \ce|ALT_INV_count\(2),
	datac => \ce|ALT_INV_count\(5),
	datad => \ce|ALT_INV_count\(3),
	datae => \ce|ALT_INV_count\(1),
	dataf => \ce|ALT_INV_count\(0),
	combout => \ce|LessThan0~0_combout\);

-- Location: LABCELL_X46_Y3_N21
\ce|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|LessThan0~1_combout\ = ( \ce|Equal0~2_combout\ & ( \ce|LessThan0~0_combout\ & ( (!\ce|Equal0~1_combout\) # ((!\ce|Equal0~0_combout\) # (\ce|Equal0~4_combout\)) ) ) ) # ( !\ce|Equal0~2_combout\ & ( \ce|LessThan0~0_combout\ ) ) # ( \ce|Equal0~2_combout\ 
-- & ( !\ce|LessThan0~0_combout\ & ( (!\ce|Equal0~1_combout\) # ((!\ce|Equal0~0_combout\) # ((\ce|Equal0~4_combout\ & !\ce|Equal0~5_combout\))) ) ) ) # ( !\ce|Equal0~2_combout\ & ( !\ce|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110111111101011111111111111111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_Equal0~1_combout\,
	datab => \ce|ALT_INV_Equal0~4_combout\,
	datac => \ce|ALT_INV_Equal0~0_combout\,
	datad => \ce|ALT_INV_Equal0~5_combout\,
	datae => \ce|ALT_INV_Equal0~2_combout\,
	dataf => \ce|ALT_INV_LessThan0~0_combout\,
	combout => \ce|LessThan0~1_combout\);

-- Location: FF_X47_Y4_N38
\ce|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ce|Add0~81_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(0));

-- Location: MLABCELL_X47_Y4_N3
\ce|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~85_sumout\ = SUM(( \ce|count\(1) ) + ( GND ) + ( \ce|Add0~82\ ))
-- \ce|Add0~86\ = CARRY(( \ce|count\(1) ) + ( GND ) + ( \ce|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(1),
	cin => \ce|Add0~82\,
	sumout => \ce|Add0~85_sumout\,
	cout => \ce|Add0~86\);

-- Location: FF_X47_Y4_N5
\ce|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~85_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(1));

-- Location: MLABCELL_X47_Y4_N6
\ce|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~77_sumout\ = SUM(( \ce|count\(2) ) + ( GND ) + ( \ce|Add0~86\ ))
-- \ce|Add0~78\ = CARRY(( \ce|count\(2) ) + ( GND ) + ( \ce|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(2),
	cin => \ce|Add0~86\,
	sumout => \ce|Add0~77_sumout\,
	cout => \ce|Add0~78\);

-- Location: FF_X47_Y4_N8
\ce|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~77_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(2));

-- Location: MLABCELL_X47_Y4_N9
\ce|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~73_sumout\ = SUM(( \ce|count\(3) ) + ( GND ) + ( \ce|Add0~78\ ))
-- \ce|Add0~74\ = CARRY(( \ce|count\(3) ) + ( GND ) + ( \ce|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(3),
	cin => \ce|Add0~78\,
	sumout => \ce|Add0~73_sumout\,
	cout => \ce|Add0~74\);

-- Location: FF_X47_Y4_N11
\ce|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~73_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(3));

-- Location: MLABCELL_X47_Y4_N12
\ce|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~69_sumout\ = SUM(( \ce|count\(4) ) + ( GND ) + ( \ce|Add0~74\ ))
-- \ce|Add0~70\ = CARRY(( \ce|count\(4) ) + ( GND ) + ( \ce|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(4),
	cin => \ce|Add0~74\,
	sumout => \ce|Add0~69_sumout\,
	cout => \ce|Add0~70\);

-- Location: FF_X47_Y4_N14
\ce|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~69_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(4));

-- Location: MLABCELL_X47_Y4_N15
\ce|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~65_sumout\ = SUM(( \ce|count\(5) ) + ( GND ) + ( \ce|Add0~70\ ))
-- \ce|Add0~66\ = CARRY(( \ce|count\(5) ) + ( GND ) + ( \ce|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(5),
	cin => \ce|Add0~70\,
	sumout => \ce|Add0~65_sumout\,
	cout => \ce|Add0~66\);

-- Location: FF_X47_Y4_N17
\ce|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~65_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(5));

-- Location: MLABCELL_X47_Y4_N18
\ce|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~105_sumout\ = SUM(( \ce|count\(6) ) + ( GND ) + ( \ce|Add0~66\ ))
-- \ce|Add0~106\ = CARRY(( \ce|count\(6) ) + ( GND ) + ( \ce|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(6),
	cin => \ce|Add0~66\,
	sumout => \ce|Add0~105_sumout\,
	cout => \ce|Add0~106\);

-- Location: FF_X47_Y4_N19
\ce|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~105_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(6));

-- Location: MLABCELL_X47_Y4_N21
\ce|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~109_sumout\ = SUM(( \ce|count\(7) ) + ( GND ) + ( \ce|Add0~106\ ))
-- \ce|Add0~110\ = CARRY(( \ce|count\(7) ) + ( GND ) + ( \ce|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(7),
	cin => \ce|Add0~106\,
	sumout => \ce|Add0~109_sumout\,
	cout => \ce|Add0~110\);

-- Location: FF_X47_Y4_N23
\ce|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~109_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(7));

-- Location: MLABCELL_X47_Y4_N24
\ce|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~101_sumout\ = SUM(( \ce|count\(8) ) + ( GND ) + ( \ce|Add0~110\ ))
-- \ce|Add0~102\ = CARRY(( \ce|count\(8) ) + ( GND ) + ( \ce|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(8),
	cin => \ce|Add0~110\,
	sumout => \ce|Add0~101_sumout\,
	cout => \ce|Add0~102\);

-- Location: FF_X47_Y4_N26
\ce|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~101_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(8));

-- Location: MLABCELL_X47_Y4_N27
\ce|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~97_sumout\ = SUM(( \ce|count\(9) ) + ( GND ) + ( \ce|Add0~102\ ))
-- \ce|Add0~98\ = CARRY(( \ce|count\(9) ) + ( GND ) + ( \ce|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(9),
	cin => \ce|Add0~102\,
	sumout => \ce|Add0~97_sumout\,
	cout => \ce|Add0~98\);

-- Location: FF_X47_Y4_N29
\ce|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~97_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(9));

-- Location: MLABCELL_X47_Y3_N0
\ce|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~93_sumout\ = SUM(( \ce|count\(10) ) + ( GND ) + ( \ce|Add0~98\ ))
-- \ce|Add0~94\ = CARRY(( \ce|count\(10) ) + ( GND ) + ( \ce|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(10),
	cin => \ce|Add0~98\,
	sumout => \ce|Add0~93_sumout\,
	cout => \ce|Add0~94\);

-- Location: FF_X47_Y3_N1
\ce|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~93_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(10));

-- Location: MLABCELL_X47_Y3_N3
\ce|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~89_sumout\ = SUM(( \ce|count\(11) ) + ( GND ) + ( \ce|Add0~94\ ))
-- \ce|Add0~90\ = CARRY(( \ce|count\(11) ) + ( GND ) + ( \ce|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(11),
	cin => \ce|Add0~94\,
	sumout => \ce|Add0~89_sumout\,
	cout => \ce|Add0~90\);

-- Location: FF_X47_Y3_N5
\ce|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~89_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(11));

-- Location: MLABCELL_X47_Y3_N6
\ce|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~41_sumout\ = SUM(( \ce|count\(12) ) + ( GND ) + ( \ce|Add0~90\ ))
-- \ce|Add0~42\ = CARRY(( \ce|count\(12) ) + ( GND ) + ( \ce|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(12),
	cin => \ce|Add0~90\,
	sumout => \ce|Add0~41_sumout\,
	cout => \ce|Add0~42\);

-- Location: FF_X47_Y3_N8
\ce|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~41_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(12));

-- Location: MLABCELL_X47_Y3_N9
\ce|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~45_sumout\ = SUM(( \ce|count\(13) ) + ( GND ) + ( \ce|Add0~42\ ))
-- \ce|Add0~46\ = CARRY(( \ce|count\(13) ) + ( GND ) + ( \ce|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(13),
	cin => \ce|Add0~42\,
	sumout => \ce|Add0~45_sumout\,
	cout => \ce|Add0~46\);

-- Location: FF_X47_Y3_N11
\ce|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~45_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(13));

-- Location: MLABCELL_X47_Y3_N12
\ce|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~57_sumout\ = SUM(( \ce|count\(14) ) + ( GND ) + ( \ce|Add0~46\ ))
-- \ce|Add0~58\ = CARRY(( \ce|count\(14) ) + ( GND ) + ( \ce|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(14),
	cin => \ce|Add0~46\,
	sumout => \ce|Add0~57_sumout\,
	cout => \ce|Add0~58\);

-- Location: FF_X47_Y3_N14
\ce|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~57_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(14));

-- Location: MLABCELL_X47_Y3_N15
\ce|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~1_sumout\ = SUM(( \ce|count\(15) ) + ( GND ) + ( \ce|Add0~58\ ))
-- \ce|Add0~2\ = CARRY(( \ce|count\(15) ) + ( GND ) + ( \ce|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(15),
	cin => \ce|Add0~58\,
	sumout => \ce|Add0~1_sumout\,
	cout => \ce|Add0~2\);

-- Location: FF_X47_Y3_N17
\ce|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~1_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(15));

-- Location: MLABCELL_X47_Y3_N18
\ce|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~61_sumout\ = SUM(( \ce|count\(16) ) + ( GND ) + ( \ce|Add0~2\ ))
-- \ce|Add0~62\ = CARRY(( \ce|count\(16) ) + ( GND ) + ( \ce|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(16),
	cin => \ce|Add0~2\,
	sumout => \ce|Add0~61_sumout\,
	cout => \ce|Add0~62\);

-- Location: FF_X47_Y3_N20
\ce|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~61_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(16));

-- Location: MLABCELL_X47_Y3_N21
\ce|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~17_sumout\ = SUM(( \ce|count\(17) ) + ( GND ) + ( \ce|Add0~62\ ))
-- \ce|Add0~18\ = CARRY(( \ce|count\(17) ) + ( GND ) + ( \ce|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(17),
	cin => \ce|Add0~62\,
	sumout => \ce|Add0~17_sumout\,
	cout => \ce|Add0~18\);

-- Location: FF_X47_Y3_N23
\ce|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~17_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(17));

-- Location: MLABCELL_X47_Y3_N24
\ce|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~21_sumout\ = SUM(( \ce|count\(18) ) + ( GND ) + ( \ce|Add0~18\ ))
-- \ce|Add0~22\ = CARRY(( \ce|count\(18) ) + ( GND ) + ( \ce|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(18),
	cin => \ce|Add0~18\,
	sumout => \ce|Add0~21_sumout\,
	cout => \ce|Add0~22\);

-- Location: FF_X47_Y3_N26
\ce|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~21_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(18));

-- Location: MLABCELL_X47_Y3_N27
\ce|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Add0~9_sumout\ = SUM(( \ce|count\(19) ) + ( GND ) + ( \ce|Add0~22\ ))
-- \ce|Add0~10\ = CARRY(( \ce|count\(19) ) + ( GND ) + ( \ce|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ce|ALT_INV_count\(19),
	cin => \ce|Add0~22\,
	sumout => \ce|Add0~9_sumout\,
	cout => \ce|Add0~10\);

-- Location: FF_X47_Y3_N29
\ce|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~9_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(19));

-- Location: FF_X47_Y3_N32
\ce|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ce|Add0~13_sumout\,
	sclr => \ce|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ce|count\(20));

-- Location: LABCELL_X46_Y3_N57
\ce|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~0_combout\ = ( !\ce|count\(15) & ( !\ce|count\(21) & ( (!\ce|count\(20) & !\ce|count\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_count\(20),
	datad => \ce|ALT_INV_count\(19),
	datae => \ce|ALT_INV_count\(15),
	dataf => \ce|ALT_INV_count\(21),
	combout => \ce|Equal0~0_combout\);

-- Location: MLABCELL_X47_Y4_N51
\ce|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~3_combout\ = ( !\ce|count\(1) & ( \ce|count\(4) & ( (\ce|count\(5) & (!\ce|count\(3) & (\ce|count\(2) & \ce|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_count\(5),
	datab => \ce|ALT_INV_count\(3),
	datac => \ce|ALT_INV_count\(2),
	datad => \ce|ALT_INV_count\(0),
	datae => \ce|ALT_INV_count\(1),
	dataf => \ce|ALT_INV_count\(4),
	combout => \ce|Equal0~3_combout\);

-- Location: LABCELL_X46_Y3_N27
\ce|Equal0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ce|Equal0~combout\ = LCELL(( \ce|Equal0~2_combout\ & ( \ce|Equal0~3_combout\ & ( (\ce|Equal0~0_combout\ & (\ce|Equal0~1_combout\ & (\ce|Equal0~4_combout\ & \ce|Equal0~5_combout\))) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ce|ALT_INV_Equal0~0_combout\,
	datab => \ce|ALT_INV_Equal0~1_combout\,
	datac => \ce|ALT_INV_Equal0~4_combout\,
	datad => \ce|ALT_INV_Equal0~5_combout\,
	datae => \ce|ALT_INV_Equal0~2_combout\,
	dataf => \ce|ALT_INV_Equal0~3_combout\,
	combout => \ce|Equal0~combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LABCELL_X36_Y3_N42
\dcst|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~1_combout\ = ( \dcc|drawState\(7) & ( \dcc|drawState\(0) & ( (\dcc|drawState\(8) & (!\KEY[1]~input_o\ & (\dcc|drawState\(1) & \dcc|drawState\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_drawState\(6),
	datae => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcst|Mux8~1_combout\);

-- Location: LABCELL_X42_Y3_N3
\dcst|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~2_combout\ = ( \dcc|drawState\(0) & ( !\dcc|drawState\(8) $ (((!\dcc|drawState\(7) & !\dcc|drawState\(6)))) ) ) # ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(7) & (\dcc|drawState\(8) & \dcc|drawState\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(8),
	datad => \dcc|ALT_INV_drawState\(6),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcst|Mux8~2_combout\);

-- Location: MLABCELL_X39_Y2_N51
\rtl~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~213_combout\ = ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(3) & \dcc|drawState\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datad => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \rtl~213_combout\);

-- Location: LABCELL_X42_Y2_N21
\rtl~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~220_combout\ = ( \dcc|drawState\(8) & ( (\rtl~213_combout\ & (!\dcc|drawState\(7) & ((\dcc|drawState\(6)) # (\dcc|drawState\(0))))) ) ) # ( !\dcc|drawState\(8) & ( (\rtl~213_combout\ & (\dcc|drawState\(0) & ((\dcc|drawState\(6)) # 
-- (\dcc|drawState\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000001000100010000000001000001010000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~213_combout\,
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(6),
	datae => \dcc|ALT_INV_drawState\(8),
	combout => \rtl~220_combout\);

-- Location: LABCELL_X36_Y3_N6
\rtl~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~221_combout\ = ( \dcst|Mux8~2_combout\ & ( \rtl~220_combout\ ) ) # ( !\dcst|Mux8~2_combout\ & ( \rtl~220_combout\ & ( \dcc|Selector0~17_combout\ ) ) ) # ( \dcst|Mux8~2_combout\ & ( !\rtl~220_combout\ & ( (!\dcc|Selector0~17_combout\) # 
-- ((!\dcc|drawState\(3) & ((!\dcc|drawState\(2)))) # (\dcc|drawState\(3) & (\dcst|Mux8~1_combout\ & \dcc|drawState\(2)))) ) ) ) # ( !\dcst|Mux8~2_combout\ & ( !\rtl~220_combout\ & ( (\dcc|drawState\(3) & (\dcst|Mux8~1_combout\ & (\dcc|drawState\(2) & 
-- \dcc|Selector0~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111010000100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcst|ALT_INV_Mux8~1_combout\,
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_Selector0~17_combout\,
	datae => \dcst|ALT_INV_Mux8~2_combout\,
	dataf => \ALT_INV_rtl~220_combout\,
	combout => \rtl~221_combout\);

-- Location: FF_X36_Y3_N8
\dcc|drawState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \rtl~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(0));

-- Location: LABCELL_X36_Y3_N0
\dcst|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~4_combout\ = ( \dcc|drawState\(6) & ( (!\dcc|drawState\(1) & (\dcc|drawState\(8) & (\dcc|drawState\(0) & !\dcc|drawState\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcst|Mux8~4_combout\);

-- Location: LABCELL_X42_Y2_N24
\dcst|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~6_combout\ = ( \dcc|drawState\(6) & ( (!\dcc|drawState\(8) & (\dcc|drawState\(1))) # (\dcc|drawState\(8) & (!\dcc|drawState\(7) & (!\dcc|drawState\(1) $ (!\dcc|drawState\(0))))) ) ) # ( !\dcc|drawState\(6) & ( (\dcc|drawState\(1) & 
-- (!\dcc|drawState\(7) $ (!\dcc|drawState\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001010101011000000101010101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcst|Mux8~6_combout\);

-- Location: LABCELL_X36_Y3_N48
\rtl~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~223_combout\ = ( \dcc|drawState\(3) & ( \dcst|Mux8~1_combout\ & ( (!\dcc|Selector0~17_combout\ & (\dcst|Mux8~6_combout\)) # (\dcc|Selector0~17_combout\ & ((\dcc|drawState\(2)))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcst|Mux8~1_combout\ & ( 
-- (!\dcc|Selector0~17_combout\ & (((\dcst|Mux8~6_combout\)))) # (\dcc|Selector0~17_combout\ & ((!\dcc|drawState\(2) & ((\dcst|Mux8~6_combout\))) # (\dcc|drawState\(2) & (\dcst|Mux8~4_combout\)))) ) ) ) # ( \dcc|drawState\(3) & ( !\dcst|Mux8~1_combout\ & ( 
-- (!\dcc|Selector0~17_combout\ & \dcst|Mux8~6_combout\) ) ) ) # ( !\dcc|drawState\(3) & ( !\dcst|Mux8~1_combout\ & ( (!\dcc|Selector0~17_combout\ & (((\dcst|Mux8~6_combout\)))) # (\dcc|Selector0~17_combout\ & ((!\dcc|drawState\(2) & 
-- ((\dcst|Mux8~6_combout\))) # (\dcc|drawState\(2) & (\dcst|Mux8~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000011000000110000001111000111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcst|ALT_INV_Mux8~4_combout\,
	datab => \dcc|ALT_INV_Selector0~17_combout\,
	datac => \dcst|ALT_INV_Mux8~6_combout\,
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcst|ALT_INV_Mux8~1_combout\,
	combout => \rtl~223_combout\);

-- Location: FF_X36_Y3_N50
\dcc|drawState[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \rtl~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(1));

-- Location: LABCELL_X36_Y3_N57
\rtl~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~210_combout\ = ( \dcc|drawState\(1) & ( (!\dcc|drawState\(2) & !\dcc|drawState\(3)) ) ) # ( !\dcc|drawState\(1) & ( !\dcc|drawState\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \rtl~210_combout\);

-- Location: LABCELL_X36_Y3_N24
\dcst|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux2~0_combout\ = ( \dcc|Selector0~17_combout\ & ( (\rtl~210_combout\ & ((!\dcc|drawState\(7) & (\dcc|drawState\(8))) # (\dcc|drawState\(7) & (!\dcc|drawState\(8) & !\dcc|drawState\(6))))) ) ) # ( !\dcc|Selector0~17_combout\ & ( (!\dcc|drawState\(7) 
-- & (\dcc|drawState\(8))) # (\dcc|drawState\(7) & (!\dcc|drawState\(8) & !\dcc|drawState\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001001100010011000100110001000000000011000100000000001100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(7),
	datab => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(6),
	datad => \ALT_INV_rtl~210_combout\,
	dataf => \dcc|ALT_INV_Selector0~17_combout\,
	combout => \dcst|Mux2~0_combout\);

-- Location: MLABCELL_X34_Y4_N39
\dcc|WideOr57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~3_combout\ = ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(2) & (!\dcc|drawState\(3) & !\dcc|drawState\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(3),
	datad => \dcc|ALT_INV_drawState\(1),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|WideOr57~3_combout\);

-- Location: LABCELL_X35_Y3_N51
\rtl~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~209_combout\ = ( \dcc|drawState\(7) & ( \dcc|drawState\(8) ) ) # ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(6) & !\dcc|drawState\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dcc|ALT_INV_drawState\(6),
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \rtl~209_combout\);

-- Location: LABCELL_X35_Y3_N54
\dcst|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux3~1_combout\ = ( \dcst|Mux3~0_combout\ & ( \rtl~144_combout\ & ( ((!\rtl~209_combout\ & \dcc|drawState\(5))) # (\dcc|drawState\(4)) ) ) ) # ( !\dcst|Mux3~0_combout\ & ( \rtl~144_combout\ & ( (\dcc|drawState\(5) & ((!\rtl~209_combout\) # 
-- (\dcc|drawState\(4)))) ) ) ) # ( \dcst|Mux3~0_combout\ & ( !\rtl~144_combout\ & ( (!\dcc|drawState\(5) & (\dcc|drawState\(4))) # (\dcc|drawState\(5) & (!\rtl~209_combout\ & ((!\dcc|drawState\(4)) # (\rtl~210_combout\)))) ) ) ) # ( !\dcst|Mux3~0_combout\ & 
-- ( !\rtl~144_combout\ & ( (!\rtl~209_combout\ & (\dcc|drawState\(5) & ((!\dcc|drawState\(4)) # (\rtl~210_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100010101011000110000000000110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \ALT_INV_rtl~209_combout\,
	datac => \ALT_INV_rtl~210_combout\,
	datad => \dcc|ALT_INV_drawState\(5),
	datae => \dcst|ALT_INV_Mux3~0_combout\,
	dataf => \ALT_INV_rtl~144_combout\,
	combout => \dcst|Mux3~1_combout\);

-- Location: FF_X35_Y3_N35
\dcc|drawState[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	asdata => \dcst|Mux3~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(5));

-- Location: LABCELL_X36_Y3_N18
\dcst|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux2~1_combout\ = ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(8) & (!\dcc|drawState\(5) & !\dcc|drawState\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(6),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcst|Mux2~1_combout\);

-- Location: LABCELL_X36_Y3_N12
\dcst|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux2~2_combout\ = ( \KEY[1]~input_o\ & ( \dcst|Mux2~0_combout\ ) ) # ( !\KEY[1]~input_o\ & ( (((\dcc|WideOr57~3_combout\ & \dcst|Mux2~1_combout\)) # (\dcc|WideOr57~2_combout\)) # (\dcst|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111111111010101111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcst|ALT_INV_Mux2~0_combout\,
	datab => \dcc|ALT_INV_WideOr57~3_combout\,
	datac => \dcst|ALT_INV_Mux2~1_combout\,
	datad => \dcc|ALT_INV_WideOr57~2_combout\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \dcst|Mux2~2_combout\);

-- Location: FF_X36_Y3_N14
\dcc|drawState[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcst|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(6));

-- Location: LABCELL_X40_Y3_N12
\dcc|WideOr57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~1_combout\ = ( \dcc|drawState\(2) & ( (\dcc|drawState\(1) & (\dcc|drawState\(3) & \dcc|drawState\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(3),
	datad => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_drawState\(2),
	combout => \dcc|WideOr57~1_combout\);

-- Location: LABCELL_X40_Y3_N45
\dcst|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux3~0_combout\ = ( \dcc|WideOr57~1_combout\ & ( (\dcc|drawState\(8) & (\dcc|drawState\(6) & !\dcc|drawState\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(6),
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_WideOr57~1_combout\,
	combout => \dcst|Mux3~0_combout\);

-- Location: LABCELL_X35_Y3_N24
\rtl~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~211_combout\ = ( \dcc|drawState\(6) & ( \dcc|drawState\(7) & ( (!\dcc|drawState\(8) & (!\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(1))))) ) ) ) # ( !\dcc|drawState\(6) & ( \dcc|drawState\(7) & ( (!\dcc|drawState\(8) & 
-- (!\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(1))))) ) ) ) # ( \dcc|drawState\(6) & ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(1)))) ) ) ) # ( !\dcc|drawState\(6) & ( !\dcc|drawState\(7) 
-- & ( (\dcc|drawState\(8) & (!\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000000000111111000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_drawState\(6),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \rtl~211_combout\);

-- Location: LABCELL_X40_Y3_N36
\dcst|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux4~0_combout\ = ( \dcc|WideOr57~1_combout\ & ( !\dcc|drawState\(8) $ (((\dcc|drawState\(7)) # (\dcc|drawState\(6)))) ) ) # ( !\dcc|WideOr57~1_combout\ & ( (!\dcc|drawState\(8) & (!\dcc|drawState\(6) & !\dcc|drawState\(7))) # (\dcc|drawState\(8) & 
-- ((\dcc|drawState\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001111110000000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(6),
	datac => \dcc|ALT_INV_drawState\(8),
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_WideOr57~1_combout\,
	combout => \dcst|Mux4~0_combout\);

-- Location: LABCELL_X35_Y3_N18
\dcst|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux4~1_combout\ = ( \dcst|Mux4~0_combout\ & ( \rtl~144_combout\ & ( (!\dcc|drawState\(4) & (\dcst|Mux3~0_combout\)) # (\dcc|drawState\(4) & ((\dcc|drawState\(5)))) ) ) ) # ( !\dcst|Mux4~0_combout\ & ( \rtl~144_combout\ & ( (\dcst|Mux3~0_combout\) # 
-- (\dcc|drawState\(4)) ) ) ) # ( \dcst|Mux4~0_combout\ & ( !\rtl~144_combout\ & ( (!\dcc|drawState\(4) & (\dcst|Mux3~0_combout\)) # (\dcc|drawState\(4) & (((\dcc|drawState\(5) & \rtl~211_combout\)))) ) ) ) # ( !\dcst|Mux4~0_combout\ & ( !\rtl~144_combout\ & 
-- ( (!\dcc|drawState\(4) & (\dcst|Mux3~0_combout\)) # (\dcc|drawState\(4) & (((!\dcc|drawState\(5)) # (\rtl~211_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001001110111001000100010011101110111011101110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcst|ALT_INV_Mux3~0_combout\,
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \ALT_INV_rtl~211_combout\,
	datae => \dcst|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_rtl~144_combout\,
	combout => \dcst|Mux4~1_combout\);

-- Location: FF_X35_Y3_N29
\dcc|drawState[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	asdata => \dcst|Mux4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(4));

-- Location: LABCELL_X36_Y3_N15
\dcc|Selector0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~17_combout\ = ( \dcc|drawState\(5) & ( \dcc|drawState\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|Selector0~17_combout\);

-- Location: LABCELL_X42_Y3_N33
\rtl~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~212_combout\ = ( \dcc|drawState\(2) & ( (!\dcc|drawState\(0) & (!\dcc|drawState\(1) & !\dcc|drawState\(3))) ) ) # ( !\dcc|drawState\(2) & ( !\dcc|drawState\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(2),
	combout => \rtl~212_combout\);

-- Location: LABCELL_X42_Y2_N51
\rtl~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~215_combout\ = ( \dcc|drawState\(6) & ( (!\dcc|drawState\(7) & !\dcc|drawState\(8)) ) ) # ( !\dcc|drawState\(6) & ( (\dcc|drawState\(7) & !\dcc|drawState\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \rtl~215_combout\);

-- Location: MLABCELL_X39_Y3_N3
\rtl~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~214_combout\ = ( \rtl~213_combout\ & ( (\dcc|drawState\(0) & ((!\dcc|drawState\(6) & (\dcc|drawState\(7) & !\dcc|drawState\(8))) # (\dcc|drawState\(6) & (!\dcc|drawState\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000110000001000000011000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \ALT_INV_rtl~213_combout\,
	combout => \rtl~214_combout\);

-- Location: LABCELL_X35_Y3_N48
\rtl~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~216_combout\ = ( \rtl~214_combout\ & ( (\rtl~215_combout\) # (\dcc|Selector0~17_combout\) ) ) # ( !\rtl~214_combout\ & ( (!\dcc|Selector0~17_combout\ & (((\rtl~215_combout\)))) # (\dcc|Selector0~17_combout\ & (((\rtl~212_combout\ & 
-- \rtl~215_combout\)) # (\rtl~144_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011111000100011101111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~144_combout\,
	datab => \dcc|ALT_INV_Selector0~17_combout\,
	datac => \ALT_INV_rtl~212_combout\,
	datad => \ALT_INV_rtl~215_combout\,
	dataf => \ALT_INV_rtl~214_combout\,
	combout => \rtl~216_combout\);

-- Location: FF_X35_Y3_N50
\dcc|drawState[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \rtl~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(7));

-- Location: LABCELL_X40_Y3_N33
\dcst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~0_combout\ = ( \dcc|drawState\(6) & ( (\dcc|drawState\(7) & \dcc|drawState\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcst|Mux8~0_combout\);

-- Location: LABCELL_X35_Y3_N12
\rtl~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~144_combout\ = ( \dcc|drawState\(3) & ( !\KEY[1]~input_o\ & ( (\dcst|Mux8~0_combout\ & (\dcc|drawState\(0) & (\dcc|drawState\(1) & \dcc|drawState\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcst|ALT_INV_Mux8~0_combout\,
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \rtl~144_combout\);

-- Location: LABCELL_X36_Y3_N3
\dcst|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~5_combout\ = ( \dcc|drawState\(6) & ( (\dcc|drawState\(8) & (((\dcc|drawState\(1) & \dcc|drawState\(0))) # (\dcc|drawState\(7)))) ) ) # ( !\dcc|drawState\(6) & ( !\dcc|drawState\(8) $ (\dcc|drawState\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcst|Mux8~5_combout\);

-- Location: LABCELL_X36_Y3_N27
\dcst|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~3_combout\ = ( \dcc|drawState\(6) & ( (!\dcc|drawState\(7) & (\dcc|drawState\(8) & (\dcc|drawState\(0) & \dcc|drawState\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(7),
	datab => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(1),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcst|Mux8~3_combout\);

-- Location: LABCELL_X35_Y3_N0
\dcst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux6~0_combout\ = ( \dcc|drawState\(2) & ( (!\dcst|Mux8~5_combout\ & !\dcc|Selector0~17_combout\) ) ) # ( !\dcc|drawState\(2) & ( (\dcst|Mux8~3_combout\ & ((!\dcc|drawState\(3)) # (!\dcc|Selector0~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcst|ALT_INV_Mux8~5_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcst|ALT_INV_Mux8~3_combout\,
	datad => \dcc|ALT_INV_Selector0~17_combout\,
	dataf => \dcc|ALT_INV_drawState\(2),
	combout => \dcst|Mux6~0_combout\);

-- Location: LABCELL_X35_Y3_N6
\dcst|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux6~1_combout\ = ( \dcc|Selector0~17_combout\ & ( (((!\rtl~209_combout\ & \rtl~213_combout\)) # (\dcst|Mux6~0_combout\)) # (\rtl~144_combout\) ) ) # ( !\dcc|Selector0~17_combout\ & ( \dcst|Mux6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011111110111110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~144_combout\,
	datab => \ALT_INV_rtl~209_combout\,
	datac => \dcst|ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_rtl~213_combout\,
	dataf => \dcc|ALT_INV_Selector0~17_combout\,
	combout => \dcst|Mux6~1_combout\);

-- Location: FF_X35_Y3_N8
\dcc|drawState[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcst|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(2));

-- Location: LABCELL_X36_Y3_N30
\rtl~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~169_combout\ = ( \dcst|Mux8~3_combout\ & ( \dcst|Mux8~1_combout\ & ( (!\dcc|drawState\(3) & (((!\dcc|Selector0~17_combout\)) # (\dcst|Mux8~4_combout\))) # (\dcc|drawState\(3) & (((!\dcst|Mux8~5_combout\) # (\dcc|Selector0~17_combout\)))) ) ) ) # ( 
-- !\dcst|Mux8~3_combout\ & ( \dcst|Mux8~1_combout\ & ( (!\dcc|drawState\(3) & (\dcst|Mux8~4_combout\ & ((\dcc|Selector0~17_combout\)))) # (\dcc|drawState\(3) & (((!\dcst|Mux8~5_combout\) # (\dcc|Selector0~17_combout\)))) ) ) ) # ( \dcst|Mux8~3_combout\ & ( 
-- !\dcst|Mux8~1_combout\ & ( (!\dcc|drawState\(3) & (((!\dcc|Selector0~17_combout\)) # (\dcst|Mux8~4_combout\))) # (\dcc|drawState\(3) & (((!\dcst|Mux8~5_combout\ & !\dcc|Selector0~17_combout\)))) ) ) ) # ( !\dcst|Mux8~3_combout\ & ( !\dcst|Mux8~1_combout\ 
-- & ( (!\dcc|drawState\(3) & (\dcst|Mux8~4_combout\ & ((\dcc|Selector0~17_combout\)))) # (\dcc|drawState\(3) & (((!\dcst|Mux8~5_combout\ & !\dcc|Selector0~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001000100111111000100010000110000011101111111110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcst|ALT_INV_Mux8~4_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcst|ALT_INV_Mux8~5_combout\,
	datad => \dcc|ALT_INV_Selector0~17_combout\,
	datae => \dcst|ALT_INV_Mux8~3_combout\,
	dataf => \dcst|ALT_INV_Mux8~1_combout\,
	combout => \rtl~169_combout\);

-- Location: LABCELL_X36_Y3_N54
\rtl~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~222_combout\ = ( \rtl~169_combout\ & ( ((\dcc|drawState\(3) & (!\rtl~209_combout\ & !\dcc|Selector0~17_combout\))) # (\dcc|drawState\(2)) ) ) # ( !\rtl~169_combout\ & ( (!\dcc|drawState\(2) & (\dcc|drawState\(3) & (!\rtl~209_combout\ & 
-- !\dcc|Selector0~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000001110101010101010111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \ALT_INV_rtl~209_combout\,
	datad => \dcc|ALT_INV_Selector0~17_combout\,
	dataf => \ALT_INV_rtl~169_combout\,
	combout => \rtl~222_combout\);

-- Location: FF_X36_Y3_N38
\dcc|drawState[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	asdata => \rtl~222_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(3));

-- Location: LABCELL_X42_Y3_N12
\rtl~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~218_combout\ = ( \dcc|drawState\(8) & ( (!\dcc|drawState\(6) & !\dcc|drawState\(7)) ) ) # ( !\dcc|drawState\(8) & ( (\dcc|drawState\(6) & \dcc|drawState\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(8),
	combout => \rtl~218_combout\);

-- Location: LABCELL_X42_Y3_N15
\rtl~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~217_combout\ = ( \rtl~213_combout\ & ( (!\dcc|drawState\(7) & (\dcc|drawState\(8) & ((!\dcc|drawState\(6)) # (\dcc|drawState\(0))))) # (\dcc|drawState\(7) & (\dcc|drawState\(6) & (!\dcc|drawState\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011000000111000001100000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(8),
	datad => \dcc|ALT_INV_drawState\(0),
	dataf => \ALT_INV_rtl~213_combout\,
	combout => \rtl~217_combout\);

-- Location: LABCELL_X36_Y3_N9
\rtl~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~219_combout\ = ( \rtl~218_combout\ & ( \rtl~217_combout\ ) ) # ( !\rtl~218_combout\ & ( \rtl~217_combout\ & ( \dcc|Selector0~17_combout\ ) ) ) # ( \rtl~218_combout\ & ( !\rtl~217_combout\ & ( (!\dcc|Selector0~17_combout\) # ((!\dcc|drawState\(3) & 
-- ((!\dcc|drawState\(2)))) # (\dcc|drawState\(3) & (\dcst|Mux8~1_combout\ & \dcc|drawState\(2)))) ) ) ) # ( !\rtl~218_combout\ & ( !\rtl~217_combout\ & ( (\dcc|drawState\(3) & (\dcst|Mux8~1_combout\ & (\dcc|Selector0~17_combout\ & \dcc|drawState\(2)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111110101111000100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcst|ALT_INV_Mux8~1_combout\,
	datac => \dcc|ALT_INV_Selector0~17_combout\,
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \ALT_INV_rtl~218_combout\,
	dataf => \ALT_INV_rtl~217_combout\,
	combout => \rtl~219_combout\);

-- Location: FF_X36_Y3_N11
\dcc|drawState[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \rtl~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawState\(8));

-- Location: LABCELL_X35_Y3_N36
\dcc|WideOr57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~0_combout\ = ( \dcc|drawState\(6) & ( (\dcc|drawState\(8) & (\dcc|drawState\(5) & (\dcc|drawState\(7) & \dcc|drawState\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcc|WideOr57~0_combout\);

-- Location: MLABCELL_X39_Y3_N0
\dcc|WideOr57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~2_combout\ = ( \dcc|WideOr57~1_combout\ & ( \dcc|WideOr57~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_WideOr57~0_combout\,
	dataf => \dcc|ALT_INV_WideOr57~1_combout\,
	combout => \dcc|WideOr57~2_combout\);

-- Location: MLABCELL_X28_Y3_N3
\dcc|WideOr57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~6_combout\ = ( \dcc|drawState\(3) & ( (\dcc|drawState\(2) & (!\dcc|drawState\(5) & \dcc|drawState\(4))) ) ) # ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(2) & (\dcc|drawState\(5) & !\dcc|drawState\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr57~6_combout\);

-- Location: MLABCELL_X28_Y3_N0
\dcc|WideOr57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~4_combout\ = ( \dcc|drawState\(3) & ( (\dcc|drawState\(4) & (!\dcc|drawState\(5) & ((\dcc|drawState\(1)) # (\dcc|drawState\(2))))) ) ) # ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(2) & (!\dcc|drawState\(4) & \dcc|drawState\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(1),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr57~4_combout\);

-- Location: MLABCELL_X28_Y3_N6
\dcc|WideOr57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~5_combout\ = ( \dcc|drawState\(1) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(7) & \dcc|drawState\(4))) ) ) ) # ( !\dcc|drawState\(1) & ( \dcc|drawState\(3) & ( (\dcc|drawState\(2) & (!\dcc|drawState\(5) & 
-- (!\dcc|drawState\(7) & \dcc|drawState\(4)))) ) ) ) # ( \dcc|drawState\(1) & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(2) & (\dcc|drawState\(5) & (!\dcc|drawState\(7) & !\dcc|drawState\(4)))) ) ) ) # ( !\dcc|drawState\(1) & ( !\dcc|drawState\(3) & ( 
-- (!\dcc|drawState\(2) & (\dcc|drawState\(5) & !\dcc|drawState\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000000000000000000000010000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(1),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr57~5_combout\);

-- Location: MLABCELL_X28_Y3_N48
\dcc|WideOr57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~7_combout\ = ( \dcc|WideOr57~4_combout\ & ( \dcc|WideOr57~5_combout\ & ( (!\dcc|drawState\(0) & (\dcc|WideOr57~6_combout\ & (!\dcc|drawState\(7) $ (!\dcc|drawState\(6))))) # (\dcc|drawState\(0) & (((\dcc|drawState\(6))) # 
-- (\dcc|drawState\(7)))) ) ) ) # ( !\dcc|WideOr57~4_combout\ & ( \dcc|WideOr57~5_combout\ & ( (!\dcc|drawState\(0) & (\dcc|WideOr57~6_combout\ & (!\dcc|drawState\(7) $ (!\dcc|drawState\(6))))) # (\dcc|drawState\(0) & (((\dcc|drawState\(6))))) ) ) ) # ( 
-- \dcc|WideOr57~4_combout\ & ( !\dcc|WideOr57~5_combout\ & ( (!\dcc|drawState\(0) & (\dcc|WideOr57~6_combout\ & (!\dcc|drawState\(7) $ (!\dcc|drawState\(6))))) # (\dcc|drawState\(0) & (\dcc|drawState\(7) & ((!\dcc|drawState\(6))))) ) ) ) # ( 
-- !\dcc|WideOr57~4_combout\ & ( !\dcc|WideOr57~5_combout\ & ( (!\dcc|drawState\(0) & (\dcc|WideOr57~6_combout\ & (!\dcc|drawState\(7) $ (!\dcc|drawState\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001000000101010000100000000100001110110001010100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(7),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_WideOr57~6_combout\,
	datad => \dcc|ALT_INV_drawState\(6),
	datae => \dcc|ALT_INV_WideOr57~4_combout\,
	dataf => \dcc|ALT_INV_WideOr57~5_combout\,
	combout => \dcc|WideOr57~7_combout\);

-- Location: LABCELL_X35_Y3_N39
\dcc|WideOr57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr57~8_combout\ = ( \dcc|WideOr57~7_combout\ & ( (!\dcc|drawState\(8)) # (\dcc|WideOr57~2_combout\) ) ) # ( !\dcc|WideOr57~7_combout\ & ( \dcc|WideOr57~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dcc|ALT_INV_WideOr57~2_combout\,
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_WideOr57~7_combout\,
	combout => \dcc|WideOr57~8_combout\);

-- Location: FF_X35_Y3_N40
\dcc|position[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr57~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(6));

-- Location: LABCELL_X30_Y2_N3
\dcc|WideOr58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~5_combout\ = ( \dcc|drawState\(3) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(4) & (((\dcc|drawState\(0) & \dcc|drawState\(2))) # (\dcc|drawState\(5)))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(4) & 
-- \dcc|drawState\(5)) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(4) & \dcc|drawState\(5)) ) ) ) # ( !\dcc|drawState\(3) & ( !\dcc|drawState\(1) & ( (\dcc|drawState\(5) & (((!\dcc|drawState\(4) & \dcc|drawState\(0))) # 
-- (\dcc|drawState\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101111000000001010101000000000101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_drawState\(5),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr58~5_combout\);

-- Location: MLABCELL_X39_Y2_N42
\dcc|WideOr58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~7_combout\ = ( !\dcc|drawState\(5) & ( \dcc|drawState\(3) & ( (\dcc|drawState\(4) & (!\dcc|drawState\(2) & ((!\dcc|drawState\(0)) # (!\dcc|drawState\(1))))) ) ) ) # ( \dcc|drawState\(5) & ( !\dcc|drawState\(3) & ( (\dcc|drawState\(4) & 
-- !\dcc|drawState\(2)) ) ) ) # ( !\dcc|drawState\(5) & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(1) & (\dcc|drawState\(4) & !\dcc|drawState\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011110000000000001110000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(5),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr58~7_combout\);

-- Location: MLABCELL_X39_Y3_N42
\dcc|WideOr58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~3_combout\ = ( \dcc|drawState\(3) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(1) & !\dcc|drawState\(2))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(7)) # 
-- ((!\dcc|drawState\(1) & !\dcc|drawState\(2))))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(1)) # ((!\dcc|drawState\(2))))) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & !\dcc|drawState\(2)) ) ) ) # ( !\dcc|drawState\(3) & 
-- ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(7)) # ((!\dcc|drawState\(1) & !\dcc|drawState\(2))))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(1)) # ((!\dcc|drawState\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111100100101010100000000011111101111001001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcc|WideOr58~3_combout\);

-- Location: MLABCELL_X39_Y3_N18
\dcc|WideOr58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~1_combout\ = ( \dcc|drawState\(3) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(2) & (\dcc|drawState\(7) & !\dcc|drawState\(0)))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|drawState\(1) & ( (\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(5)) # (!\dcc|drawState\(2)))) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(2) & \dcc|drawState\(7))) ) ) ) # ( !\dcc|drawState\(3) & ( !\dcc|drawState\(1) & ( \dcc|drawState\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010000000100000001110000011100000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(0),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr58~1_combout\);

-- Location: MLABCELL_X39_Y3_N24
\dcc|WideOr58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~2_combout\ = ( \dcc|drawState\(3) & ( \dcc|drawState\(2) & ( (!\dcc|drawState\(5) & (\dcc|drawState\(7) & ((!\dcc|drawState\(1)) # (!\dcc|drawState\(0))))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|drawState\(2) & ( (!\dcc|drawState\(5) & 
-- \dcc|drawState\(7)) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|drawState\(2) & ( (!\dcc|drawState\(5) & \dcc|drawState\(7)) ) ) ) # ( !\dcc|drawState\(3) & ( !\dcc|drawState\(2) & ( (!\dcc|drawState\(5) & ((\dcc|drawState\(7)))) # (\dcc|drawState\(5) & 
-- ((!\dcc|drawState\(1)) # (!\dcc|drawState\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111001011110000010100000101000001010000010100000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(0),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(2),
	combout => \dcc|WideOr58~2_combout\);

-- Location: MLABCELL_X39_Y2_N18
\dcc|WideOr58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~0_combout\ = ( \dcc|drawState\(7) & ( ((!\dcc|drawState\(5)) # (\dcc|drawState\(2))) # (\dcc|drawState\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr58~0_combout\);

-- Location: LABCELL_X40_Y2_N33
\dcc|WideOr58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~4_combout\ = ( \dcc|WideOr58~2_combout\ & ( \dcc|WideOr58~0_combout\ & ( (!\dcc|drawState\(4) & (((!\dcc|drawState\(6))))) # (\dcc|drawState\(4) & ((!\dcc|drawState\(6) & ((\dcc|WideOr58~1_combout\))) # (\dcc|drawState\(6) & 
-- (\dcc|WideOr58~3_combout\)))) ) ) ) # ( !\dcc|WideOr58~2_combout\ & ( \dcc|WideOr58~0_combout\ & ( (!\dcc|drawState\(4)) # ((!\dcc|drawState\(6) & ((\dcc|WideOr58~1_combout\))) # (\dcc|drawState\(6) & (\dcc|WideOr58~3_combout\))) ) ) ) # ( 
-- \dcc|WideOr58~2_combout\ & ( !\dcc|WideOr58~0_combout\ & ( (\dcc|drawState\(4) & ((!\dcc|drawState\(6) & ((\dcc|WideOr58~1_combout\))) # (\dcc|drawState\(6) & (\dcc|WideOr58~3_combout\)))) ) ) ) # ( !\dcc|WideOr58~2_combout\ & ( !\dcc|WideOr58~0_combout\ 
-- & ( (!\dcc|drawState\(4) & (((\dcc|drawState\(6))))) # (\dcc|drawState\(4) & ((!\dcc|drawState\(6) & ((\dcc|WideOr58~1_combout\))) # (\dcc|drawState\(6) & (\dcc|WideOr58~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110111011000001010001000110101111101110111010111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_WideOr58~3_combout\,
	datac => \dcc|ALT_INV_WideOr58~1_combout\,
	datad => \dcc|ALT_INV_drawState\(6),
	datae => \dcc|ALT_INV_WideOr58~2_combout\,
	dataf => \dcc|ALT_INV_WideOr58~0_combout\,
	combout => \dcc|WideOr58~4_combout\);

-- Location: LABCELL_X40_Y2_N54
\dcc|WideOr58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr58~6_combout\ = ( \dcc|WideOr58~7_combout\ & ( \dcc|WideOr58~4_combout\ & ( (!\dcc|drawState\(8)) # ((!\dcc|drawState\(7)) # (\dcc|WideOr57~2_combout\)) ) ) ) # ( !\dcc|WideOr58~7_combout\ & ( \dcc|WideOr58~4_combout\ & ( (!\dcc|drawState\(8)) 
-- # (((!\dcc|drawState\(7) & \dcc|WideOr58~5_combout\)) # (\dcc|WideOr57~2_combout\)) ) ) ) # ( \dcc|WideOr58~7_combout\ & ( !\dcc|WideOr58~4_combout\ & ( ((\dcc|drawState\(8) & !\dcc|drawState\(7))) # (\dcc|WideOr57~2_combout\) ) ) ) # ( 
-- !\dcc|WideOr58~7_combout\ & ( !\dcc|WideOr58~4_combout\ & ( ((\dcc|drawState\(8) & (!\dcc|drawState\(7) & \dcc|WideOr58~5_combout\))) # (\dcc|WideOr57~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111010011110100111110101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_WideOr57~2_combout\,
	datad => \dcc|ALT_INV_WideOr58~5_combout\,
	datae => \dcc|ALT_INV_WideOr58~7_combout\,
	dataf => \dcc|ALT_INV_WideOr58~4_combout\,
	combout => \dcc|WideOr58~6_combout\);

-- Location: FF_X40_Y2_N56
\dcc|position[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr58~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position[5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y3_N39
\dcc|WideOr59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr59~0_combout\ = ( \dcc|drawState\(2) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(4) & (\dcc|drawState\(0) & \dcc|drawState\(3)))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(3))) # (\dcc|drawState\(4)))) ) ) ) # ( 
-- !\dcc|drawState\(2) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(4) & (((!\dcc|drawState\(3))))) # (\dcc|drawState\(4) & (\dcc|drawState\(3) & ((!\dcc|drawState\(0)) # (\dcc|drawState\(5))))) ) ) ) # ( \dcc|drawState\(2) & ( !\dcc|drawState\(1) & ( 
-- (!\dcc|drawState\(4) & ((!\dcc|drawState\(3)))) # (\dcc|drawState\(4) & (\dcc|drawState\(5) & \dcc|drawState\(3))) ) ) ) # ( !\dcc|drawState\(2) & ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(3))) # (\dcc|drawState\(4)))) # 
-- (\dcc|drawState\(5) & (((!\dcc|drawState\(4) & \dcc|drawState\(0))) # (\dcc|drawState\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111001110111110011000001000111001100001100010101010100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr59~0_combout\);

-- Location: LABCELL_X37_Y5_N42
\dcc|WideOr59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr59~1_combout\ = ( \dcc|drawState\(4) & ( \dcc|drawState\(3) & ( (((\dcc|drawState\(1) & \dcc|drawState\(0))) # (\dcc|drawState\(2))) # (\dcc|drawState\(5)) ) ) ) # ( !\dcc|drawState\(4) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(5) & 
-- (((\dcc|drawState\(2)) # (\dcc|drawState\(0))) # (\dcc|drawState\(1)))) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(1) & !\dcc|drawState\(2))) # (\dcc|drawState\(5) & (\dcc|drawState\(1) & 
-- \dcc|drawState\(2))) ) ) ) # ( !\dcc|drawState\(4) & ( !\dcc|drawState\(3) & ( (\dcc|drawState\(5) & !\dcc|drawState\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000100010000001000100101010101010100101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr59~1_combout\);

-- Location: LABCELL_X42_Y3_N30
\dcc|WideOr59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr59~2_combout\ = ( \dcc|WideOr57~1_combout\ & ( (\dcc|Selector0~17_combout\ & (\dcc|drawState\(6) & \dcc|drawState\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_Selector0~17_combout\,
	datac => \dcc|ALT_INV_drawState\(6),
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_WideOr57~1_combout\,
	combout => \dcc|WideOr59~2_combout\);

-- Location: LABCELL_X40_Y3_N24
\dcc|WideOr59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr59~3_combout\ = ( \dcc|WideOr59~1_combout\ & ( \dcc|WideOr59~2_combout\ & ( ((\dcc|drawState\(6) & (\dcc|drawState\(7) & !\dcc|WideOr59~0_combout\))) # (\dcc|drawState\(8)) ) ) ) # ( !\dcc|WideOr59~1_combout\ & ( \dcc|WideOr59~2_combout\ & ( 
-- ((!\dcc|drawState\(6) & (\dcc|drawState\(7))) # (\dcc|drawState\(6) & ((!\dcc|drawState\(7)) # (!\dcc|WideOr59~0_combout\)))) # (\dcc|drawState\(8)) ) ) ) # ( \dcc|WideOr59~1_combout\ & ( !\dcc|WideOr59~2_combout\ & ( (!\dcc|WideOr59~0_combout\ & 
-- ((!\dcc|drawState\(8) & (\dcc|drawState\(6) & \dcc|drawState\(7))) # (\dcc|drawState\(8) & ((!\dcc|drawState\(7)))))) ) ) ) # ( !\dcc|WideOr59~1_combout\ & ( !\dcc|WideOr59~2_combout\ & ( (!\dcc|drawState\(8) & ((!\dcc|drawState\(6) & 
-- (\dcc|drawState\(7))) # (\dcc|drawState\(6) & ((!\dcc|drawState\(7)) # (!\dcc|WideOr59~0_combout\))))) # (\dcc|drawState\(8) & (((!\dcc|drawState\(7) & !\dcc|WideOr59~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101000101000010100100000000001111111011111010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datab => \dcc|ALT_INV_drawState\(6),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_WideOr59~0_combout\,
	datae => \dcc|ALT_INV_WideOr59~1_combout\,
	dataf => \dcc|ALT_INV_WideOr59~2_combout\,
	combout => \dcc|WideOr59~3_combout\);

-- Location: FF_X40_Y3_N25
\dcc|position[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr59~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position[4]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y3_N0
\dcc|WideOr60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~5_combout\ = ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(1) & ((!\dcc|drawState\(4)))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(0)) # (\dcc|drawState\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110011111111000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|WideOr60~5_combout\);

-- Location: LABCELL_X42_Y3_N54
\dcc|WideOr60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~7_combout\ = ( \dcc|drawState\(6) & ( \dcc|drawState\(4) & ( (\dcc|drawState\(0) & (\dcc|drawState\(2) & (\dcc|drawState\(1) & \dcc|drawState\(7)))) ) ) ) # ( \dcc|drawState\(6) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(2) & 
-- (!\dcc|drawState\(1) & !\dcc|drawState\(7))) ) ) ) # ( !\dcc|drawState\(6) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(2) & (!\dcc|drawState\(1) & !\dcc|drawState\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_drawState\(7),
	datae => \dcc|ALT_INV_drawState\(6),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|WideOr60~7_combout\);

-- Location: LABCELL_X42_Y3_N27
\dcc|WideOr60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~6_combout\ = ( \dcc|drawState\(4) & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(5) & ((!\dcc|drawState\(0)) # (!\dcc|drawState\(2))))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(5) $ (\dcc|drawState\(2))))) ) ) # ( !\dcc|drawState\(4) & ( 
-- (!\dcc|drawState\(1) & (\dcc|drawState\(5) & ((\dcc|drawState\(2)) # (\dcc|drawState\(0))))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(5) & ((\dcc|drawState\(2)))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(0)) # (!\dcc|drawState\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101011110000001110101111011110000100001011111000010000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|WideOr60~6_combout\);

-- Location: LABCELL_X42_Y3_N6
\dcc|WideOr60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~8_combout\ = ( \dcc|WideOr60~6_combout\ & ( (\dcc|drawState\(5) & (\dcc|WideOr60~7_combout\ & \dcc|drawState\(3))) ) ) # ( !\dcc|WideOr60~6_combout\ & ( (!\dcc|drawState\(3) & (((!\dcc|drawState\(7))))) # (\dcc|drawState\(3) & 
-- (\dcc|drawState\(5) & ((\dcc|WideOr60~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000101110011000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_WideOr60~7_combout\,
	datad => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_WideOr60~6_combout\,
	combout => \dcc|WideOr60~8_combout\);

-- Location: MLABCELL_X39_Y3_N30
\dcc|WideOr60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~1_combout\ = ( \dcc|drawState\(4) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(5) & (\dcc|drawState\(7) & ((!\dcc|drawState\(1)) # (\dcc|drawState\(2))))) ) ) ) # ( !\dcc|drawState\(4) & ( \dcc|drawState\(0) & ( (\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(5) & (!\dcc|drawState\(2) $ (!\dcc|drawState\(1)))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(2)) # (\dcc|drawState\(1)))))) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & (\dcc|drawState\(7) & 
-- (!\dcc|drawState\(2) $ (!\dcc|drawState\(1))))) ) ) ) # ( !\dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (\dcc|drawState\(7) & ((!\dcc|drawState\(5) & ((!\dcc|drawState\(2)) # (\dcc|drawState\(1)))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(1)) # 
-- (\dcc|drawState\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001011000000100000100000000110000011010000101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcc|WideOr60~1_combout\);

-- Location: MLABCELL_X39_Y3_N36
\dcc|WideOr60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~2_combout\ = ( \dcc|drawState\(4) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(5) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(2))))) # (\dcc|drawState\(1) & (!\dcc|drawState\(5) $ (((!\dcc|drawState\(7)) # 
-- (\dcc|drawState\(2)))))) ) ) ) # ( !\dcc|drawState\(4) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(1) & (\dcc|drawState\(5) & ((!\dcc|drawState\(2)) # (\dcc|drawState\(7))))) # (\dcc|drawState\(1) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(2) $ 
-- (!\dcc|drawState\(5))))) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(1) & ((!\dcc|drawState\(7) & (!\dcc|drawState\(2) & \dcc|drawState\(5))) # (\dcc|drawState\(7) & ((!\dcc|drawState\(5)))))) # (\dcc|drawState\(1) & 
-- ((!\dcc|drawState\(2) $ (\dcc|drawState\(5))))) ) ) ) # ( !\dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(2) & (!\dcc|drawState\(7) & !\dcc|drawState\(1))) # (\dcc|drawState\(2) & ((\dcc|drawState\(1)))))) # 
-- (\dcc|drawState\(5) & ((!\dcc|drawState\(1) & ((\dcc|drawState\(2)))) # (\dcc|drawState\(1) & (\dcc|drawState\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001100110101010110001100001100001101100101100110000001001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(7),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcc|WideOr60~2_combout\);

-- Location: MLABCELL_X39_Y3_N54
\dcc|WideOr60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~3_combout\ = ( \dcc|drawState\(4) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(1) & (!\dcc|drawState\(7))) # (\dcc|drawState\(1) & ((\dcc|drawState\(2)))))) ) ) ) # ( !\dcc|drawState\(4) & ( \dcc|drawState\(0) & ( 
-- (!\dcc|drawState\(1) & (!\dcc|drawState\(5) $ (((!\dcc|drawState\(2)))))) # (\dcc|drawState\(1) & (!\dcc|drawState\(7) & ((!\dcc|drawState\(2)) # (\dcc|drawState\(5))))) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & 
-- ((!\dcc|drawState\(1) & (!\dcc|drawState\(7) & \dcc|drawState\(2))) # (\dcc|drawState\(1) & (!\dcc|drawState\(7) $ (\dcc|drawState\(2)))))) ) ) ) # ( !\dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(2)) # (\dcc|drawState\(1)))) # (\dcc|drawState\(7) & ((\dcc|drawState\(2)))))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(2) & (!\dcc|drawState\(1))) # (\dcc|drawState\(2) & ((!\dcc|drawState\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010001111010001000001000001001110100100110001000000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcc|WideOr60~3_combout\);

-- Location: MLABCELL_X39_Y3_N12
\dcc|WideOr60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~0_combout\ = ( \dcc|drawState\(4) & ( \dcc|drawState\(0) & ( (\dcc|drawState\(7) & ((!\dcc|drawState\(5) & ((!\dcc|drawState\(2)) # (\dcc|drawState\(1)))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(1)))))) ) ) ) # ( !\dcc|drawState\(4) & ( 
-- \dcc|drawState\(0) & ( (\dcc|drawState\(7) & ((!\dcc|drawState\(5) & ((!\dcc|drawState\(1)) # (\dcc|drawState\(2)))) # (\dcc|drawState\(5) & (!\dcc|drawState\(2) $ (!\dcc|drawState\(1)))))) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( 
-- (\dcc|drawState\(7) & ((!\dcc|drawState\(5) & ((!\dcc|drawState\(1)) # (\dcc|drawState\(2)))) # (\dcc|drawState\(5) & (!\dcc|drawState\(2) $ (!\dcc|drawState\(1)))))) ) ) ) # ( !\dcc|drawState\(4) & ( !\dcc|drawState\(0) & ( (\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(5) & (!\dcc|drawState\(2) $ (!\dcc|drawState\(1)))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(2)) # (\dcc|drawState\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001101000010110000011000001011000001100000110100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcc|WideOr60~0_combout\);

-- Location: MLABCELL_X39_Y3_N48
\dcc|WideOr60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~4_combout\ = ( \dcc|WideOr60~3_combout\ & ( \dcc|WideOr60~0_combout\ & ( (!\dcc|drawState\(6) & (((!\dcc|drawState\(3))) # (\dcc|WideOr60~1_combout\))) # (\dcc|drawState\(6) & (((!\dcc|WideOr60~2_combout\) # (\dcc|drawState\(3))))) ) ) ) # ( 
-- !\dcc|WideOr60~3_combout\ & ( \dcc|WideOr60~0_combout\ & ( (!\dcc|drawState\(6) & (((!\dcc|drawState\(3))) # (\dcc|WideOr60~1_combout\))) # (\dcc|drawState\(6) & (((!\dcc|WideOr60~2_combout\ & !\dcc|drawState\(3))))) ) ) ) # ( \dcc|WideOr60~3_combout\ & ( 
-- !\dcc|WideOr60~0_combout\ & ( (!\dcc|drawState\(6) & (\dcc|WideOr60~1_combout\ & ((\dcc|drawState\(3))))) # (\dcc|drawState\(6) & (((!\dcc|WideOr60~2_combout\) # (\dcc|drawState\(3))))) ) ) ) # ( !\dcc|WideOr60~3_combout\ & ( !\dcc|WideOr60~0_combout\ & ( 
-- (!\dcc|drawState\(6) & (\dcc|WideOr60~1_combout\ & ((\dcc|drawState\(3))))) # (\dcc|drawState\(6) & (((!\dcc|WideOr60~2_combout\ & !\dcc|drawState\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000100010010100000111011111111010001000101111101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_WideOr60~1_combout\,
	datac => \dcc|ALT_INV_WideOr60~2_combout\,
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_WideOr60~3_combout\,
	dataf => \dcc|ALT_INV_WideOr60~0_combout\,
	combout => \dcc|WideOr60~4_combout\);

-- Location: LABCELL_X40_Y3_N6
\dcc|WideOr60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr60~9_combout\ = ( !\dcc|drawState\(8) & ( (((\dcc|WideOr60~4_combout\))) ) ) # ( \dcc|drawState\(8) & ( ((\dcc|drawState\(3) & (!\dcc|drawState\(7) & (\dcc|drawState\(2) & \dcc|WideOr60~5_combout\)))) # (\dcc|WideOr60~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000010000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_WideOr60~5_combout\,
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_WideOr60~8_combout\,
	datag => \dcc|ALT_INV_WideOr60~4_combout\,
	combout => \dcc|WideOr60~9_combout\);

-- Location: FF_X40_Y3_N7
\dcc|position[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr60~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position[3]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y2_N33
\dcc|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr0~0_combout\ = ( \dcc|drawState\(1) & ( (\dcc|drawState\(4) & ((\dcc|drawState\(3)) # (\dcc|drawState\(2)))) ) ) # ( !\dcc|drawState\(1) & ( (\dcc|drawState\(4) & \dcc|drawState\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr0~0_combout\);

-- Location: LABCELL_X42_Y3_N9
\dcc|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr0~1_combout\ = ( \dcc|WideOr0~0_combout\ & ( (((!\dcc|drawState\(8)) # (!\dcc|drawState\(6))) # (\dcc|drawState\(7))) # (\dcc|drawState\(5)) ) ) # ( !\dcc|WideOr0~0_combout\ & ( ((!\dcc|drawState\(8)) # (!\dcc|drawState\(6))) # 
-- (\dcc|drawState\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001111111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(8),
	datad => \dcc|ALT_INV_drawState\(6),
	dataf => \dcc|ALT_INV_WideOr0~0_combout\,
	combout => \dcc|WideOr0~1_combout\);

-- Location: FF_X42_Y3_N11
\dcc|drawY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|drawY~q\);

-- Location: LABCELL_X43_Y3_N24
\s0|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \s0|Selector0~0_combout\ = ( \c0|PresentState\(0) & ( \dcc|drawY~q\ ) ) # ( \c0|PresentState\(0) & ( !\dcc|drawY~q\ ) ) # ( !\c0|PresentState\(0) & ( !\dcc|drawY~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \c0|ALT_INV_PresentState\(0),
	dataf => \dcc|ALT_INV_drawY~q\,
	combout => \s0|Selector0~0_combout\);

-- Location: FF_X43_Y3_N26
\c0|PresentState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \s0|Selector0~0_combout\,
	sclr => \dcc|drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|PresentState\(0));

-- Location: LABCELL_X43_Y3_N54
\d0|c1|q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|c1|q[0]~0_combout\ = ( !\d0|c1|q\(0) & ( \c0|PresentState\(0) & ( \KEY[0]~input_o\ ) ) ) # ( \d0|c1|q\(0) & ( !\c0|PresentState\(0) & ( (\KEY[0]~input_o\ & ((!\d0|c1|q\(2)) # ((!\d0|c1|q\(1)) # (!\d0|c1|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|c1|ALT_INV_q\(2),
	datab => \d0|c1|ALT_INV_q\(1),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d0|c1|ALT_INV_q\(3),
	datae => \d0|c1|ALT_INV_q\(0),
	dataf => \c0|ALT_INV_PresentState\(0),
	combout => \d0|c1|q[0]~0_combout\);

-- Location: FF_X43_Y3_N56
\d0|c1|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|c1|q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|c1|q\(0));

-- Location: LABCELL_X42_Y2_N12
\d0|c1|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|c1|q[1]~1_combout\ = ( \d0|c1|q\(3) & ( \KEY[0]~input_o\ & ( (!\c0|PresentState\(0) & (\d0|c1|q\(1) & ((!\d0|c1|q\(2)) # (!\d0|c1|q\(0))))) # (\c0|PresentState\(0) & ((!\d0|c1|q\(1) $ (!\d0|c1|q\(0))))) ) ) ) # ( !\d0|c1|q\(3) & ( \KEY[0]~input_o\ & ( 
-- !\d0|c1|q\(1) $ (((!\c0|PresentState\(0)) # (!\d0|c1|q\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001111000000111100111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|c1|ALT_INV_q\(2),
	datab => \c0|ALT_INV_PresentState\(0),
	datac => \d0|c1|ALT_INV_q\(1),
	datad => \d0|c1|ALT_INV_q\(0),
	datae => \d0|c1|ALT_INV_q\(3),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \d0|c1|q[1]~1_combout\);

-- Location: FF_X40_Y2_N32
\d0|c1|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d0|c1|q[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|c1|q\(1));

-- Location: LABCELL_X42_Y2_N0
\d0|c1|q[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|c1|q[2]~3_combout\ = ( \d0|c1|q\(2) & ( \c0|PresentState\(0) & ( (\KEY[0]~input_o\ & ((!\d0|c1|q\(1)) # (!\d0|c1|q\(0)))) ) ) ) # ( !\d0|c1|q\(2) & ( \c0|PresentState\(0) & ( (\d0|c1|q\(1) & (\KEY[0]~input_o\ & \d0|c1|q\(0))) ) ) ) # ( \d0|c1|q\(2) & 
-- ( !\c0|PresentState\(0) & ( (\KEY[0]~input_o\ & ((!\d0|c1|q\(1)) # ((!\d0|c1|q\(3)) # (!\d0|c1|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001000000000000100010011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|c1|ALT_INV_q\(1),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d0|c1|ALT_INV_q\(3),
	datad => \d0|c1|ALT_INV_q\(0),
	datae => \d0|c1|ALT_INV_q\(2),
	dataf => \c0|ALT_INV_PresentState\(0),
	combout => \d0|c1|q[2]~3_combout\);

-- Location: FF_X42_Y2_N2
\d0|c1|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|c1|q[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|c1|q\(2));

-- Location: LABCELL_X43_Y3_N12
\d0|c1|q[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|c1|q[3]~2_combout\ = ( \d0|c1|q\(3) & ( \c0|PresentState\(0) & ( (\KEY[0]~input_o\ & ((!\d0|c1|q\(2)) # ((!\d0|c1|q\(1)) # (!\d0|c1|q\(0))))) ) ) ) # ( !\d0|c1|q\(3) & ( \c0|PresentState\(0) & ( (\d0|c1|q\(2) & (\d0|c1|q\(1) & (\d0|c1|q\(0) & 
-- \KEY[0]~input_o\))) ) ) ) # ( \d0|c1|q\(3) & ( !\c0|PresentState\(0) & ( (\KEY[0]~input_o\ & ((!\d0|c1|q\(2)) # ((!\d0|c1|q\(1)) # (!\d0|c1|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|c1|ALT_INV_q\(2),
	datab => \d0|c1|ALT_INV_q\(1),
	datac => \d0|c1|ALT_INV_q\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \d0|c1|ALT_INV_q\(3),
	dataf => \c0|ALT_INV_PresentState\(0),
	combout => \d0|c1|q[3]~2_combout\);

-- Location: FF_X43_Y3_N14
\d0|c1|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|c1|q[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|c1|q\(3));

-- Location: LABCELL_X37_Y4_N57
\dcc|WideOr61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~4_combout\ = ( \dcc|drawState\(0) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(3) & ((\dcc|drawState\(6)) # (\dcc|drawState\(7))))) ) ) ) # ( !\dcc|drawState\(0) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(1) & 
-- (\dcc|drawState\(7) & (\dcc|drawState\(6) & !\dcc|drawState\(3)))) ) ) ) # ( \dcc|drawState\(0) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(7) & (\dcc|drawState\(6) & ((\dcc|drawState\(3)) # (\dcc|drawState\(1))))) # (\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(1) $ (!\dcc|drawState\(6))) # (\dcc|drawState\(3)))) ) ) ) # ( !\dcc|drawState\(0) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(7) & (\dcc|drawState\(6) & ((!\dcc|drawState\(1)) # (!\dcc|drawState\(3))))) # (\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(3)) # (!\dcc|drawState\(1) $ (\dcc|drawState\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100101001000101100011111100000010000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_drawState\(6),
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|WideOr61~4_combout\);

-- Location: LABCELL_X42_Y2_N54
\dcc|WideOr61~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~10_combout\ = ( \dcc|drawState\(0) & ( !\dcc|drawState\(7) & ( (\dcc|drawState\(1) & (\dcc|drawState\(4) & !\dcc|drawState\(3))) ) ) ) # ( !\dcc|drawState\(0) & ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(4) & 
-- !\dcc|drawState\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr61~10_combout\);

-- Location: LABCELL_X42_Y2_N42
\dcc|WideOr61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~5_combout\ = ( \dcc|drawState\(0) & ( \dcc|drawState\(7) & ( (\dcc|drawState\(1) & (\dcc|drawState\(4) & (\dcc|drawState\(6) & \dcc|drawState\(3)))) ) ) ) # ( \dcc|drawState\(0) & ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(3) & 
-- (!\dcc|drawState\(1))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(4)))) ) ) ) # ( !\dcc|drawState\(0) & ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(1) & ((!\dcc|drawState\(3)))) # (\dcc|drawState\(1) & (!\dcc|drawState\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000100101010101100110000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(6),
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr61~5_combout\);

-- Location: MLABCELL_X39_Y4_N57
\dcc|WideOr61~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~11_combout\ = ( \dcc|drawState\(3) & ( \dcc|drawState\(7) & ( (!\dcc|drawState\(6) & (!\dcc|drawState\(4) $ (((!\dcc|drawState\(1) & \dcc|drawState\(0)))))) # (\dcc|drawState\(6) & ((!\dcc|drawState\(1)) # ((!\dcc|drawState\(0)) # 
-- (\dcc|drawState\(4))))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|drawState\(7) & ( (!\dcc|drawState\(1) & (((\dcc|drawState\(4)) # (\dcc|drawState\(0))) # (\dcc|drawState\(6)))) # (\dcc|drawState\(1) & (!\dcc|drawState\(4) $ (((\dcc|drawState\(0)) # 
-- (\dcc|drawState\(6)))))) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|drawState\(7) & ( (\dcc|drawState\(6) & (!\dcc|drawState\(4) $ (((!\dcc|drawState\(1) & \dcc|drawState\(0)))))) ) ) ) # ( !\dcc|drawState\(3) & ( !\dcc|drawState\(7) & ( (\dcc|drawState\(6) & 
-- ((!\dcc|drawState\(1) & ((\dcc|drawState\(4)) # (\dcc|drawState\(0)))) # (\dcc|drawState\(1) & (!\dcc|drawState\(0) $ (\dcc|drawState\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010001000101010100010000010001101100110111111111011001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr61~11_combout\);

-- Location: MLABCELL_X39_Y2_N48
\dcc|WideOr61~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~14_combout\ = ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(1) & (\dcc|drawState\(3) & (!\dcc|drawState\(4) & \dcc|drawState\(0)))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(3) $ (!\dcc|drawState\(4))) # (\dcc|drawState\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001110011000100100111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr61~14_combout\);

-- Location: LABCELL_X42_Y2_N27
\dcc|WideOr61~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~12_combout\ = ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(1)) # (((!\dcc|drawState\(0) & \dcc|drawState\(3))) # (\dcc|drawState\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111101111101011111110111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr61~12_combout\);

-- Location: MLABCELL_X39_Y2_N6
\dcc|WideOr61~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~13_combout\ = ( \dcc|drawState\(6) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(0) & (!\dcc|drawState\(7) $ (((\dcc|drawState\(1) & !\dcc|drawState\(4)))))) # (\dcc|drawState\(0) & ((!\dcc|drawState\(4)) # ((\dcc|drawState\(1) & 
-- \dcc|drawState\(7))))) ) ) ) # ( !\dcc|drawState\(6) & ( \dcc|drawState\(3) & ( (\dcc|drawState\(7) & ((!\dcc|drawState\(0) & ((!\dcc|drawState\(1)) # (\dcc|drawState\(4)))) # (\dcc|drawState\(0) & ((!\dcc|drawState\(4)))))) ) ) ) # ( \dcc|drawState\(6) & 
-- ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(0) & ((!\dcc|drawState\(4) & ((!\dcc|drawState\(7)))) # (\dcc|drawState\(4) & (\dcc|drawState\(1))))) # (\dcc|drawState\(0) & (!\dcc|drawState\(1) $ (((!\dcc|drawState\(4)) # (\dcc|drawState\(7)))))) ) ) ) # ( 
-- !\dcc|drawState\(6) & ( !\dcc|drawState\(3) & ( (\dcc|drawState\(7) & ((!\dcc|drawState\(0) & ((!\dcc|drawState\(4)) # (\dcc|drawState\(1)))) # (\dcc|drawState\(0) & (!\dcc|drawState\(1) $ (!\dcc|drawState\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000110101100010110001100001101000010101101011110100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(6),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr61~13_combout\);

-- Location: LABCELL_X40_Y2_N42
\dcc|WideOr61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~6_combout\ = ( !\dcc|drawState\(8) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(2) & (((\dcc|WideOr61~13_combout\)))) # (\dcc|drawState\(2) & (\dcc|WideOr61~11_combout\)))) # (\dcc|drawState\(5) & ((((\dcc|drawState\(2)))))) ) ) # ( 
-- \dcc|drawState\(8) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(2) & (\dcc|WideOr61~14_combout\)) # (\dcc|drawState\(2) & ((\dcc|WideOr61~12_combout\)))))) # (\dcc|drawState\(5) & ((((\dcc|drawState\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_WideOr61~11_combout\,
	datac => \dcc|ALT_INV_WideOr61~14_combout\,
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_WideOr61~12_combout\,
	datag => \dcc|ALT_INV_WideOr61~13_combout\,
	combout => \dcc|WideOr61~6_combout\);

-- Location: MLABCELL_X39_Y3_N6
\dcc|WideOr61~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~15_combout\ = ( \dcc|drawState\(3) & ( \dcc|drawState\(0) & ( (!\dcc|drawState\(4) & (!\dcc|drawState\(1) & (!\dcc|drawState\(6) $ (!\dcc|drawState\(7))))) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|drawState\(0) & ( (\dcc|drawState\(1) & 
-- ((!\dcc|drawState\(6) & ((\dcc|drawState\(7)))) # (\dcc|drawState\(6) & ((!\dcc|drawState\(7)) # (\dcc|drawState\(4)))))) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(4) & (\dcc|drawState\(1) & (!\dcc|drawState\(6) $ 
-- (!\dcc|drawState\(7))))) ) ) ) # ( !\dcc|drawState\(3) & ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(4) & (!\dcc|drawState\(1) & ((\dcc|drawState\(7)) # (\dcc|drawState\(6))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(6) $ ((!\dcc|drawState\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111000010010000000000100100000000000010110110100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_drawState\(0),
	combout => \dcc|WideOr61~15_combout\);

-- Location: LABCELL_X40_Y2_N48
\dcc|WideOr61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr61~0_combout\ = ( !\dcc|drawState\(8) & ( (!\dcc|drawState\(5) & ((((\dcc|WideOr61~6_combout\))))) # (\dcc|drawState\(5) & (((!\dcc|WideOr61~6_combout\ & ((\dcc|WideOr61~15_combout\))) # (\dcc|WideOr61~6_combout\ & 
-- (\dcc|WideOr61~4_combout\))))) ) ) # ( \dcc|drawState\(8) & ( (!\dcc|drawState\(5) & ((((\dcc|WideOr61~6_combout\))))) # (\dcc|drawState\(5) & (((!\dcc|WideOr61~6_combout\ & (\dcc|WideOr61~10_combout\)) # (\dcc|WideOr61~6_combout\ & 
-- ((\dcc|WideOr61~5_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_WideOr61~4_combout\,
	datac => \dcc|ALT_INV_WideOr61~10_combout\,
	datad => \dcc|ALT_INV_WideOr61~5_combout\,
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_WideOr61~6_combout\,
	datag => \dcc|ALT_INV_WideOr61~15_combout\,
	combout => \dcc|WideOr61~0_combout\);

-- Location: FF_X40_Y2_N50
\dcc|position[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr61~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(2));

-- Location: LABCELL_X42_Y3_N36
\dcc|WideOr62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr62~3_combout\ = ( \dcc|drawState\(2) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(1)) # (!\dcc|drawState\(4)))) ) ) ) # ( !\dcc|drawState\(2) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(3) & ((\dcc|drawState\(4)))) # 
-- (\dcc|drawState\(3) & (!\dcc|drawState\(1) & !\dcc|drawState\(4))) ) ) ) # ( \dcc|drawState\(2) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(1) & (\dcc|drawState\(4) & ((!\dcc|drawState\(0)) # (\dcc|drawState\(3))))) # (\dcc|drawState\(1) & 
-- (!\dcc|drawState\(3) & ((!\dcc|drawState\(4))))) ) ) ) # ( !\dcc|drawState\(2) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (((\dcc|drawState\(3))))) # (\dcc|drawState\(4) & (\dcc|drawState\(1) & ((!\dcc|drawState\(3)) # (\dcc|drawState\(0))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101000101010001001010001000100010110011001100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|WideOr62~3_combout\);

-- Location: LABCELL_X42_Y3_N42
\dcc|WideOr62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr62~0_combout\ = ( \dcc|drawState\(2) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(1)) # (!\dcc|drawState\(4)))) ) ) ) # ( !\dcc|drawState\(2) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (!\dcc|drawState\(1) & 
-- ((\dcc|drawState\(3)) # (\dcc|drawState\(0))))) # (\dcc|drawState\(4) & (((!\dcc|drawState\(3))))) ) ) ) # ( \dcc|drawState\(2) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(1) & (\dcc|drawState\(4) & ((!\dcc|drawState\(0)) # (\dcc|drawState\(3))))) # 
-- (\dcc|drawState\(1) & (((!\dcc|drawState\(3) & !\dcc|drawState\(4))))) ) ) ) # ( !\dcc|drawState\(2) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (((\dcc|drawState\(3))))) # (\dcc|drawState\(4) & (\dcc|drawState\(1) & ((!\dcc|drawState\(3)) # 
-- (\dcc|drawState\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001101000011001011000001110000110011001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|WideOr62~0_combout\);

-- Location: LABCELL_X42_Y3_N18
\dcc|WideOr62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr62~1_combout\ = ( \dcc|drawState\(2) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(3) & (!\dcc|drawState\(0) $ (\dcc|drawState\(5))))) # (\dcc|drawState\(1) & (!\dcc|drawState\(5) & (!\dcc|drawState\(3) $ 
-- (!\dcc|drawState\(0))))) ) ) ) # ( !\dcc|drawState\(2) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(1) $ ((\dcc|drawState\(3))))) # (\dcc|drawState\(5) & (\dcc|drawState\(1) & (!\dcc|drawState\(3) & !\dcc|drawState\(0)))) ) ) ) # ( 
-- \dcc|drawState\(2) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(1) & (\dcc|drawState\(0) & !\dcc|drawState\(5))) # (\dcc|drawState\(1) & (!\dcc|drawState\(0) & \dcc|drawState\(5))))) # (\dcc|drawState\(3) & (!\dcc|drawState\(1) $ 
-- (!\dcc|drawState\(0) $ (\dcc|drawState\(5))))) ) ) ) # ( !\dcc|drawState\(2) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(1) & ((!\dcc|drawState\(0) & (\dcc|drawState\(3) & !\dcc|drawState\(5))) # (\dcc|drawState\(0) & ((\dcc|drawState\(5)))))) # 
-- (\dcc|drawState\(1) & (!\dcc|drawState\(5) & ((!\dcc|drawState\(0)) # (\dcc|drawState\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100001010000110100110000110011001010000001001010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(5),
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|WideOr62~1_combout\);

-- Location: LABCELL_X42_Y3_N51
\dcc|WideOr62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr62~2_combout\ = ( \dcc|WideOr62~1_combout\ & ( (!\dcc|drawState\(6) & ((\dcc|drawState\(7)))) # (\dcc|drawState\(6) & ((!\dcc|drawState\(7)) # (\dcc|WideOr62~0_combout\))) ) ) # ( !\dcc|WideOr62~1_combout\ & ( (\dcc|drawState\(6) & 
-- (\dcc|WideOr62~0_combout\ & \dcc|drawState\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101011011010110110101101101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_WideOr62~0_combout\,
	datac => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_WideOr62~1_combout\,
	combout => \dcc|WideOr62~2_combout\);

-- Location: LABCELL_X42_Y3_N0
\dcc|WideOr62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr62~4_combout\ = ( \dcc|WideOr62~2_combout\ & ( (!\dcc|drawState\(8)) # (((!\dcc|drawState\(7) & \dcc|WideOr62~3_combout\)) # (\dcc|WideOr59~2_combout\)) ) ) # ( !\dcc|WideOr62~2_combout\ & ( (\dcc|drawState\(8) & (((!\dcc|drawState\(7) & 
-- \dcc|WideOr62~3_combout\)) # (\dcc|WideOr59~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000101000001010100010110101111111011111010111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(8),
	datab => \dcc|ALT_INV_drawState\(7),
	datac => \dcc|ALT_INV_WideOr59~2_combout\,
	datad => \dcc|ALT_INV_WideOr62~3_combout\,
	dataf => \dcc|ALT_INV_WideOr62~2_combout\,
	combout => \dcc|WideOr62~4_combout\);

-- Location: FF_X42_Y3_N1
\dcc|position[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr62~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position[1]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y3_N48
\dcc|WideOr63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~4_combout\ = ( \dcc|drawState\(8) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(4) & (!\dcc|drawState\(7) & (!\dcc|drawState\(3) $ (\dcc|drawState\(2))))) ) ) ) # ( !\dcc|drawState\(8) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(4) & 
-- ((!\dcc|drawState\(3) & (!\dcc|drawState\(2) & \dcc|drawState\(7))) # (\dcc|drawState\(3) & (\dcc|drawState\(2))))) ) ) ) # ( \dcc|drawState\(8) & ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(7) & ((!\dcc|drawState\(4) & (\dcc|drawState\(3) & 
-- !\dcc|drawState\(2))) # (\dcc|drawState\(4) & (!\dcc|drawState\(3) & \dcc|drawState\(2))))) ) ) ) # ( !\dcc|drawState\(8) & ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(4) & (!\dcc|drawState\(2) & ((!\dcc|drawState\(7)) # (\dcc|drawState\(3))))) # 
-- (\dcc|drawState\(4) & (!\dcc|drawState\(3) & (\dcc|drawState\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010000100100001001000000000000000010100000101000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_drawState\(7),
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr63~4_combout\);

-- Location: MLABCELL_X39_Y2_N30
\dcc|WideOr63~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~11_combout\ = ( !\dcc|drawState\(8) & ( \dcc|drawState\(7) & ( (!\dcc|drawState\(3) & (!\dcc|drawState\(2) $ (((!\dcc|drawState\(4) & !\dcc|drawState\(1)))))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(4) $ 
-- (!\dcc|drawState\(1))))) ) ) ) # ( \dcc|drawState\(8) & ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(3) & (!\dcc|drawState\(2) $ (((!\dcc|drawState\(4) & !\dcc|drawState\(1)))))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(4) $ 
-- (!\dcc|drawState\(1))))) ) ) ) # ( !\dcc|drawState\(8) & ( !\dcc|drawState\(7) & ( (!\dcc|drawState\(3) & (!\dcc|drawState\(2) $ (((!\dcc|drawState\(4) & \dcc|drawState\(1)))))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(4) $ 
-- (!\dcc|drawState\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110101111100011011011101110001101101110111000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr63~11_combout\);

-- Location: LABCELL_X42_Y2_N6
\dcc|WideOr63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~5_combout\ = ( \dcc|drawState\(8) & ( \dcc|drawState\(7) & ( (\dcc|drawState\(1) & (\dcc|drawState\(3) & (\dcc|drawState\(2) & \dcc|drawState\(4)))) ) ) ) # ( !\dcc|drawState\(8) & ( \dcc|drawState\(7) & ( (!\dcc|drawState\(1) & 
-- (!\dcc|drawState\(4) $ (((!\dcc|drawState\(3) & \dcc|drawState\(2)))))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(2) & (!\dcc|drawState\(3))) # (\dcc|drawState\(2) & ((!\dcc|drawState\(4)))))) ) ) ) # ( \dcc|drawState\(8) & ( !\dcc|drawState\(7) & ( 
-- (!\dcc|drawState\(1) & (!\dcc|drawState\(4) $ (((!\dcc|drawState\(3) & \dcc|drawState\(2)))))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(2) & (!\dcc|drawState\(3))) # (\dcc|drawState\(2) & ((!\dcc|drawState\(4)))))) ) ) ) # ( !\dcc|drawState\(8) & ( 
-- !\dcc|drawState\(7) & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(3) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(4))))) # (\dcc|drawState\(1) & (((!\dcc|drawState\(2) & !\dcc|drawState\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100010000000111001110100100011100111010010000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|WideOr63~5_combout\);

-- Location: MLABCELL_X39_Y2_N12
\dcc|WideOr63~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~15_combout\ = ( \dcc|drawState\(7) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(8) & ((!\dcc|drawState\(2)) # (!\dcc|drawState\(1) $ (!\dcc|drawState\(4))))) ) ) ) # ( !\dcc|drawState\(7) & ( \dcc|drawState\(3) & ( (\dcc|drawState\(8) & 
-- ((!\dcc|drawState\(2)) # (!\dcc|drawState\(1) $ (!\dcc|drawState\(4))))) ) ) ) # ( \dcc|drawState\(7) & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(8) & (!\dcc|drawState\(2) $ (((\dcc|drawState\(1) & !\dcc|drawState\(4)))))) ) ) ) # ( !\dcc|drawState\(7) 
-- & ( !\dcc|drawState\(3) & ( (\dcc|drawState\(8) & (!\dcc|drawState\(2) $ (((!\dcc|drawState\(1) & !\dcc|drawState\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101010100110100000000000000000101111101011111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_drawState\(1),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(8),
	datae => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr63~15_combout\);

-- Location: MLABCELL_X39_Y2_N0
\dcc|WideOr63~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~12_combout\ = ( \dcc|drawState\(2) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(4) & (\dcc|drawState\(1) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(8))))) ) ) ) # ( !\dcc|drawState\(2) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(4) & 
-- (!\dcc|drawState\(1) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(8))))) ) ) ) # ( \dcc|drawState\(2) & ( !\dcc|drawState\(3) & ( (\dcc|drawState\(4) & (!\dcc|drawState\(1) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(8))))) ) ) ) # ( !\dcc|drawState\(2) & ( 
-- !\dcc|drawState\(3) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(7) & (\dcc|drawState\(8) & \dcc|drawState\(1))) # (\dcc|drawState\(7) & (!\dcc|drawState\(8) & !\dcc|drawState\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000100000000001100000000001100000000000000000000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(7),
	datab => \dcc|ALT_INV_drawState\(8),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr63~12_combout\);

-- Location: MLABCELL_X39_Y2_N54
\dcc|WideOr63~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~13_combout\ = ( \dcc|drawState\(2) & ( \dcc|drawState\(8) & ( (!\dcc|drawState\(7) & (!\dcc|drawState\(4) $ (((!\dcc|drawState\(3) & !\dcc|drawState\(1)))))) ) ) ) # ( !\dcc|drawState\(2) & ( \dcc|drawState\(8) & ( (!\dcc|drawState\(7) & 
-- ((!\dcc|drawState\(1) & ((!\dcc|drawState\(4)))) # (\dcc|drawState\(1) & (!\dcc|drawState\(3))))) ) ) ) # ( \dcc|drawState\(2) & ( !\dcc|drawState\(8) & ( (!\dcc|drawState\(3) & (!\dcc|drawState\(4) & (\dcc|drawState\(7) & !\dcc|drawState\(1)))) ) ) ) # ( 
-- !\dcc|drawState\(2) & ( !\dcc|drawState\(8) & ( (\dcc|drawState\(7) & ((!\dcc|drawState\(1) & (!\dcc|drawState\(3))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001100000010000000000011000000101000000110000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(1),
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(8),
	combout => \dcc|WideOr63~13_combout\);

-- Location: LABCELL_X42_Y2_N36
\dcc|WideOr63~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~14_combout\ = ( \dcc|drawState\(8) & ( \dcc|drawState\(1) & ( (!\dcc|drawState\(7) & (!\dcc|drawState\(2) & ((\dcc|drawState\(4)) # (\dcc|drawState\(3))))) ) ) ) # ( !\dcc|drawState\(8) & ( \dcc|drawState\(1) & ( (\dcc|drawState\(7) & 
-- (\dcc|drawState\(2) & ((\dcc|drawState\(4)) # (\dcc|drawState\(3))))) ) ) ) # ( \dcc|drawState\(8) & ( !\dcc|drawState\(1) & ( (!\dcc|drawState\(7) & (((!\dcc|drawState\(3) & \dcc|drawState\(2))) # (\dcc|drawState\(4)))) ) ) ) # ( !\dcc|drawState\(8) & ( 
-- !\dcc|drawState\(1) & ( (\dcc|drawState\(7) & (\dcc|drawState\(2) & !\dcc|drawState\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000010001010101000000001000001010010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(7),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr63~14_combout\);

-- Location: LABCELL_X40_Y2_N24
\dcc|WideOr63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~7_combout\ = ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(6) & (\dcc|WideOr63~14_combout\))) # (\dcc|drawState\(5) & ((((\dcc|WideOr63~12_combout\))) # (\dcc|drawState\(6)))) ) ) # ( \dcc|drawState\(0) & ( 
-- (!\dcc|drawState\(5) & (!\dcc|drawState\(6) & (\dcc|WideOr63~15_combout\))) # (\dcc|drawState\(5) & ((((\dcc|WideOr63~13_combout\))) # (\dcc|drawState\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(6),
	datac => \dcc|ALT_INV_WideOr63~15_combout\,
	datad => \dcc|ALT_INV_WideOr63~12_combout\,
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_WideOr63~13_combout\,
	datag => \dcc|ALT_INV_WideOr63~14_combout\,
	combout => \dcc|WideOr63~7_combout\);

-- Location: MLABCELL_X28_Y3_N42
\dcc|WideOr63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~6_combout\ = ( \dcc|drawState\(1) & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(2) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(8)))) # (\dcc|drawState\(2) & (!\dcc|drawState\(7) & !\dcc|drawState\(8))) ) ) ) # ( !\dcc|drawState\(1) & ( 
-- \dcc|drawState\(3) & ( (!\dcc|drawState\(4) & (\dcc|drawState\(2) & (!\dcc|drawState\(7) & !\dcc|drawState\(8)))) # (\dcc|drawState\(4) & ((!\dcc|drawState\(7) $ (!\dcc|drawState\(8))))) ) ) ) # ( \dcc|drawState\(1) & ( !\dcc|drawState\(3) & ( 
-- (\dcc|drawState\(4) & ((!\dcc|drawState\(2) & (!\dcc|drawState\(7) $ (!\dcc|drawState\(8)))) # (\dcc|drawState\(2) & (!\dcc|drawState\(7) & !\dcc|drawState\(8))))) ) ) ) # ( !\dcc|drawState\(1) & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(4) & 
-- (\dcc|drawState\(2) & ((!\dcc|drawState\(7)) # (!\dcc|drawState\(8))))) # (\dcc|drawState\(4) & ((!\dcc|drawState\(7) $ (!\dcc|drawState\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101110000000100100010000001000011001100000101101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(7),
	datad => \dcc|ALT_INV_drawState\(8),
	datae => \dcc|ALT_INV_drawState\(1),
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|WideOr63~6_combout\);

-- Location: LABCELL_X40_Y2_N36
\dcc|WideOr63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr63~0_combout\ = ( !\dcc|drawState\(0) & ( (!\dcc|drawState\(6) & ((((\dcc|WideOr63~7_combout\))))) # (\dcc|drawState\(6) & (((!\dcc|WideOr63~7_combout\ & ((\dcc|WideOr63~6_combout\))) # (\dcc|WideOr63~7_combout\ & (\dcc|WideOr63~4_combout\))))) 
-- ) ) # ( \dcc|drawState\(0) & ( (!\dcc|drawState\(6) & ((((\dcc|WideOr63~7_combout\))))) # (\dcc|drawState\(6) & (((!\dcc|WideOr63~7_combout\ & (\dcc|WideOr63~11_combout\)) # (\dcc|WideOr63~7_combout\ & ((\dcc|WideOr63~5_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(6),
	datab => \dcc|ALT_INV_WideOr63~4_combout\,
	datac => \dcc|ALT_INV_WideOr63~11_combout\,
	datad => \dcc|ALT_INV_WideOr63~5_combout\,
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_WideOr63~7_combout\,
	datag => \dcc|ALT_INV_WideOr63~6_combout\,
	combout => \dcc|WideOr63~0_combout\);

-- Location: FF_X40_Y2_N37
\dcc|position[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr63~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(0));

-- Location: LABCELL_X40_Y2_N0
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \dcc|position\(0) ) + ( \d0|c1|q\(2) ) + ( !VCC ))
-- \Add1~22\ = CARRY(( \dcc|position\(0) ) + ( \d0|c1|q\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|c1|ALT_INV_q\(2),
	datad => \dcc|ALT_INV_position\(0),
	cin => GND,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X40_Y2_N3
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( \dcc|position[1]~DUPLICATE_q\ ) + ( !\d0|c1|q\(3) ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( \dcc|position[1]~DUPLICATE_q\ ) + ( !\d0|c1|q\(3) ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|c1|ALT_INV_q\(3),
	datad => \dcc|ALT_INV_position[1]~DUPLICATE_q\,
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X40_Y2_N6
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \dcc|position\(2) ) + ( \d0|c1|q\(3) ) + ( \Add1~26\ ))
-- \Add1~18\ = CARRY(( \dcc|position\(2) ) + ( \d0|c1|q\(3) ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d0|c1|ALT_INV_q\(3),
	datac => \dcc|ALT_INV_position\(2),
	cin => \Add1~26\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X40_Y2_N9
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \dcc|position[3]~DUPLICATE_q\ ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~14\ = CARRY(( \dcc|position[3]~DUPLICATE_q\ ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_position[3]~DUPLICATE_q\,
	cin => \Add1~18\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: LABCELL_X40_Y2_N12
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \dcc|position[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~14\ ))
-- \Add1~10\ = CARRY(( \dcc|position[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_position[4]~DUPLICATE_q\,
	cin => \Add1~14\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X40_Y2_N15
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \dcc|position[5]~DUPLICATE_q\ ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~6\ = CARRY(( \dcc|position[5]~DUPLICATE_q\ ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_position[5]~DUPLICATE_q\,
	cin => \Add1~10\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X40_Y2_N18
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \dcc|position\(6) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dcc|ALT_INV_position\(6),
	cin => \Add1~6\,
	sumout => \Add1~1_sumout\);

-- Location: FF_X40_Y2_N20
\d0|y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~1_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(6));

-- Location: FF_X40_Y2_N17
\d0|y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~5_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(5));

-- Location: FF_X40_Y2_N14
\d0|y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~9_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(4));

-- Location: FF_X40_Y2_N11
\d0|y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~13_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(3));

-- Location: FF_X40_Y2_N8
\d0|y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~17_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(2));

-- Location: FF_X40_Y2_N5
\d0|y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~25_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(1));

-- Location: FF_X40_Y2_N2
\d0|y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add1~21_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|y\(0));

-- Location: FF_X42_Y3_N2
\dcc|position[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr62~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(1));

-- Location: FF_X40_Y2_N49
\dcc|position[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr61~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position[2]~DUPLICATE_q\);

-- Location: FF_X40_Y2_N55
\dcc|position[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr58~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(5));

-- Location: FF_X40_Y3_N26
\dcc|position[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr59~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(4));

-- Location: LABCELL_X40_Y3_N0
\Add0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = ( \dcc|position[3]~DUPLICATE_q\ & ( \dcc|position\(4) & ( !\dcc|position\(6) $ ((((\dcc|position\(1) & \dcc|position[2]~DUPLICATE_q\)) # (\dcc|position\(5)))) ) ) ) # ( !\dcc|position[3]~DUPLICATE_q\ & ( \dcc|position\(4) & ( 
-- !\dcc|position\(5) $ (\dcc|position\(6)) ) ) ) # ( \dcc|position[3]~DUPLICATE_q\ & ( !\dcc|position\(4) & ( !\dcc|position\(5) $ (\dcc|position\(6)) ) ) ) # ( !\dcc|position[3]~DUPLICATE_q\ & ( !\dcc|position\(4) & ( !\dcc|position\(5) $ 
-- (\dcc|position\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000000011111110000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_position\(1),
	datab => \dcc|ALT_INV_position[2]~DUPLICATE_q\,
	datac => \dcc|ALT_INV_position\(5),
	datad => \dcc|ALT_INV_position\(6),
	datae => \dcc|ALT_INV_position[3]~DUPLICATE_q\,
	dataf => \dcc|ALT_INV_position\(4),
	combout => \Add0~4_combout\);

-- Location: LABCELL_X42_Y3_N24
\dcst|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcst|Mux8~7_combout\ = ( !\dcc|drawState\(8) & ( \dcc|drawState\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(8),
	combout => \dcst|Mux8~7_combout\);

-- Location: LABCELL_X43_Y3_N18
\dcc|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr1~1_combout\ = ( \dcc|drawState\(5) & ( \dcc|drawState\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|WideOr1~1_combout\);

-- Location: MLABCELL_X39_Y2_N21
\dcc|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr1~0_combout\ = ( \dcc|drawState\(1) & ( (\dcc|drawState\(5) & ((\dcc|drawState\(2)) # (\dcc|drawState\(3)))) ) ) # ( !\dcc|drawState\(1) & ( (\dcc|drawState\(3) & \dcc|drawState\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \dcc|ALT_INV_drawState\(2),
	dataf => \dcc|ALT_INV_drawState\(1),
	combout => \dcc|WideOr1~0_combout\);

-- Location: LABCELL_X40_Y3_N18
\dcc|WideOr1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|WideOr1~2_combout\ = ( \dcc|WideOr1~0_combout\ & ( \dcc|WideOr57~3_combout\ & ( (!\dcst|Mux8~7_combout\) # ((!\dcc|WideOr1~1_combout\ & ((\dcc|drawState\(4)) # (\dcc|drawState\(6))))) ) ) ) # ( !\dcc|WideOr1~0_combout\ & ( \dcc|WideOr57~3_combout\ & 
-- ( (!\dcst|Mux8~7_combout\) # ((\dcc|drawState\(6) & !\dcc|WideOr1~1_combout\)) ) ) ) # ( \dcc|WideOr1~0_combout\ & ( !\dcc|WideOr57~3_combout\ & ( (!\dcst|Mux8~7_combout\) # ((\dcc|drawState\(4)) # (\dcc|drawState\(6))) ) ) ) # ( !\dcc|WideOr1~0_combout\ 
-- & ( !\dcc|WideOr57~3_combout\ & ( (!\dcst|Mux8~7_combout\) # (\dcc|drawState\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101111111011111110111011101010101011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcst|ALT_INV_Mux8~7_combout\,
	datab => \dcc|ALT_INV_drawState\(6),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \dcc|ALT_INV_WideOr1~1_combout\,
	datae => \dcc|ALT_INV_WideOr1~0_combout\,
	dataf => \dcc|ALT_INV_WideOr57~3_combout\,
	combout => \dcc|WideOr1~2_combout\);

-- Location: FF_X40_Y3_N19
\dcc|changeX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|changeX~q\);

-- Location: LABCELL_X40_Y3_N54
\x0|q[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \x0|q[5]~1_combout\ = ( \dcc|changeX~q\ & ( !\KEY[0]~input_o\ ) ) # ( !\dcc|changeX~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \dcc|ALT_INV_changeX~q\,
	combout => \x0|q[5]~1_combout\);

-- Location: FF_X40_Y3_N2
\x0|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(6));

-- Location: FF_X40_Y3_N8
\dcc|position[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|WideOr60~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|position\(3));

-- Location: LABCELL_X40_Y3_N57
\Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~3_combout\ = ( \dcc|position\(3) & ( !\dcc|position\(5) $ (((\dcc|position\(4) & (\dcc|position[2]~DUPLICATE_q\ & \dcc|position\(1))))) ) ) # ( !\dcc|position\(3) & ( !\dcc|position\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000011111000011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_position\(4),
	datab => \dcc|ALT_INV_position[2]~DUPLICATE_q\,
	datac => \dcc|ALT_INV_position\(5),
	datad => \dcc|ALT_INV_position\(1),
	dataf => \dcc|ALT_INV_position\(3),
	combout => \Add0~3_combout\);

-- Location: FF_X40_Y3_N58
\x0|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(5));

-- Location: LABCELL_X40_Y3_N42
\Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = ( \dcc|position\(3) & ( !\dcc|position\(4) $ (((!\dcc|position[2]~DUPLICATE_q\) # (!\dcc|position\(1)))) ) ) # ( !\dcc|position\(3) & ( \dcc|position\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_position[2]~DUPLICATE_q\,
	datac => \dcc|ALT_INV_position\(4),
	datad => \dcc|ALT_INV_position\(1),
	dataf => \dcc|ALT_INV_position\(3),
	combout => \Add0~2_combout\);

-- Location: FF_X40_Y3_N43
\x0|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(4));

-- Location: LABCELL_X40_Y3_N30
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_combout\ = ( \dcc|position\(3) & ( (!\dcc|position[2]~DUPLICATE_q\) # (!\dcc|position\(1)) ) ) # ( !\dcc|position\(3) & ( (\dcc|position[2]~DUPLICATE_q\ & \dcc|position\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_position[2]~DUPLICATE_q\,
	datad => \dcc|ALT_INV_position\(1),
	dataf => \dcc|ALT_INV_position\(3),
	combout => \Add0~1_combout\);

-- Location: FF_X40_Y3_N31
\x0|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(3));

-- Location: LABCELL_X40_Y3_N15
\Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = !\dcc|position[2]~DUPLICATE_q\ $ (!\dcc|position\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_position[2]~DUPLICATE_q\,
	datad => \dcc|ALT_INV_position\(1),
	combout => \Add0~0_combout\);

-- Location: FF_X40_Y3_N16
\x0|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Add0~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(2));

-- Location: LABCELL_X40_Y3_N39
\x0|q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \x0|q~2_combout\ = ( \KEY[0]~input_o\ & ( !\dcc|position\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_position\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \x0|q~2_combout\);

-- Location: FF_X40_Y3_N40
\x0|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \x0|q~2_combout\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(1));

-- Location: LABCELL_X42_Y3_N48
\x0|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \x0|q~0_combout\ = ( \dcc|position\(0) & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \dcc|ALT_INV_position\(0),
	combout => \x0|q~0_combout\);

-- Location: FF_X42_Y3_N49
\x0|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \x0|q~0_combout\,
	ena => \x0|q[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x0|q\(0));

-- Location: LABCELL_X43_Y3_N30
\d0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~1_sumout\ = SUM(( \d0|c1|q\(0) ) + ( \x0|q\(0) ) + ( !VCC ))
-- \d0|Add0~2\ = CARRY(( \d0|c1|q\(0) ) + ( \x0|q\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \x0|ALT_INV_q\(0),
	datac => \d0|c1|ALT_INV_q\(0),
	cin => GND,
	sumout => \d0|Add0~1_sumout\,
	cout => \d0|Add0~2\);

-- Location: LABCELL_X43_Y3_N33
\d0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~5_sumout\ = SUM(( \d0|c1|q\(1) ) + ( \x0|q\(1) ) + ( \d0|Add0~2\ ))
-- \d0|Add0~6\ = CARRY(( \d0|c1|q\(1) ) + ( \x0|q\(1) ) + ( \d0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \x0|ALT_INV_q\(1),
	datac => \d0|c1|ALT_INV_q\(1),
	cin => \d0|Add0~2\,
	sumout => \d0|Add0~5_sumout\,
	cout => \d0|Add0~6\);

-- Location: LABCELL_X43_Y3_N36
\d0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~9_sumout\ = SUM(( \x0|q\(2) ) + ( GND ) + ( \d0|Add0~6\ ))
-- \d0|Add0~10\ = CARRY(( \x0|q\(2) ) + ( GND ) + ( \d0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \x0|ALT_INV_q\(2),
	cin => \d0|Add0~6\,
	sumout => \d0|Add0~9_sumout\,
	cout => \d0|Add0~10\);

-- Location: LABCELL_X43_Y3_N39
\d0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~13_sumout\ = SUM(( \x0|q\(3) ) + ( GND ) + ( \d0|Add0~10\ ))
-- \d0|Add0~14\ = CARRY(( \x0|q\(3) ) + ( GND ) + ( \d0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \x0|ALT_INV_q\(3),
	cin => \d0|Add0~10\,
	sumout => \d0|Add0~13_sumout\,
	cout => \d0|Add0~14\);

-- Location: LABCELL_X43_Y3_N42
\d0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~17_sumout\ = SUM(( \x0|q\(4) ) + ( GND ) + ( \d0|Add0~14\ ))
-- \d0|Add0~18\ = CARRY(( \x0|q\(4) ) + ( GND ) + ( \d0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \x0|ALT_INV_q\(4),
	cin => \d0|Add0~14\,
	sumout => \d0|Add0~17_sumout\,
	cout => \d0|Add0~18\);

-- Location: LABCELL_X43_Y3_N45
\d0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~21_sumout\ = SUM(( \x0|q\(5) ) + ( GND ) + ( \d0|Add0~18\ ))
-- \d0|Add0~22\ = CARRY(( \x0|q\(5) ) + ( GND ) + ( \d0|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \x0|ALT_INV_q\(5),
	cin => \d0|Add0~18\,
	sumout => \d0|Add0~21_sumout\,
	cout => \d0|Add0~22\);

-- Location: LABCELL_X43_Y3_N48
\d0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d0|Add0~25_sumout\ = SUM(( \x0|q\(6) ) + ( GND ) + ( \d0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \x0|ALT_INV_q\(6),
	cin => \d0|Add0~22\,
	sumout => \d0|Add0~25_sumout\);

-- Location: FF_X43_Y3_N50
\d0|x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~25_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(6));

-- Location: FF_X43_Y3_N46
\d0|x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~21_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(5));

-- Location: LABCELL_X40_Y4_N0
\VGA|user_input_translator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~9_sumout\ = SUM(( \d0|x\(5) ) + ( \d0|y\(0) ) + ( !VCC ))
-- \VGA|user_input_translator|Add0~10\ = CARRY(( \d0|x\(5) ) + ( \d0|y\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_y\(0),
	datac => \d0|ALT_INV_x\(5),
	cin => GND,
	sumout => \VGA|user_input_translator|Add0~9_sumout\,
	cout => \VGA|user_input_translator|Add0~10\);

-- Location: LABCELL_X40_Y4_N3
\VGA|user_input_translator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~13_sumout\ = SUM(( \d0|x\(6) ) + ( \d0|y\(1) ) + ( \VGA|user_input_translator|Add0~10\ ))
-- \VGA|user_input_translator|Add0~14\ = CARRY(( \d0|x\(6) ) + ( \d0|y\(1) ) + ( \VGA|user_input_translator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_y\(1),
	datad => \d0|ALT_INV_x\(6),
	cin => \VGA|user_input_translator|Add0~10\,
	sumout => \VGA|user_input_translator|Add0~13_sumout\,
	cout => \VGA|user_input_translator|Add0~14\);

-- Location: LABCELL_X40_Y4_N6
\VGA|user_input_translator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~17_sumout\ = SUM(( \d0|y\(2) ) + ( \d0|y\(0) ) + ( \VGA|user_input_translator|Add0~14\ ))
-- \VGA|user_input_translator|Add0~18\ = CARRY(( \d0|y\(2) ) + ( \d0|y\(0) ) + ( \VGA|user_input_translator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_y\(2),
	dataf => \d0|ALT_INV_y\(0),
	cin => \VGA|user_input_translator|Add0~14\,
	sumout => \VGA|user_input_translator|Add0~17_sumout\,
	cout => \VGA|user_input_translator|Add0~18\);

-- Location: LABCELL_X40_Y4_N9
\VGA|user_input_translator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~21_sumout\ = SUM(( \d0|y\(3) ) + ( \d0|y\(1) ) + ( \VGA|user_input_translator|Add0~18\ ))
-- \VGA|user_input_translator|Add0~22\ = CARRY(( \d0|y\(3) ) + ( \d0|y\(1) ) + ( \VGA|user_input_translator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_y\(3),
	datac => \d0|ALT_INV_y\(1),
	cin => \VGA|user_input_translator|Add0~18\,
	sumout => \VGA|user_input_translator|Add0~21_sumout\,
	cout => \VGA|user_input_translator|Add0~22\);

-- Location: LABCELL_X40_Y4_N12
\VGA|user_input_translator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~25_sumout\ = SUM(( \d0|y\(4) ) + ( \d0|y\(2) ) + ( \VGA|user_input_translator|Add0~22\ ))
-- \VGA|user_input_translator|Add0~26\ = CARRY(( \d0|y\(4) ) + ( \d0|y\(2) ) + ( \VGA|user_input_translator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_y\(4),
	datac => \d0|ALT_INV_y\(2),
	cin => \VGA|user_input_translator|Add0~22\,
	sumout => \VGA|user_input_translator|Add0~25_sumout\,
	cout => \VGA|user_input_translator|Add0~26\);

-- Location: LABCELL_X40_Y4_N15
\VGA|user_input_translator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~29_sumout\ = SUM(( \d0|y\(3) ) + ( \d0|y\(5) ) + ( \VGA|user_input_translator|Add0~26\ ))
-- \VGA|user_input_translator|Add0~30\ = CARRY(( \d0|y\(3) ) + ( \d0|y\(5) ) + ( \VGA|user_input_translator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_y\(3),
	dataf => \d0|ALT_INV_y\(5),
	cin => \VGA|user_input_translator|Add0~26\,
	sumout => \VGA|user_input_translator|Add0~29_sumout\,
	cout => \VGA|user_input_translator|Add0~30\);

-- Location: LABCELL_X40_Y4_N18
\VGA|user_input_translator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~33_sumout\ = SUM(( \d0|y\(6) ) + ( \d0|y\(4) ) + ( \VGA|user_input_translator|Add0~30\ ))
-- \VGA|user_input_translator|Add0~34\ = CARRY(( \d0|y\(6) ) + ( \d0|y\(4) ) + ( \VGA|user_input_translator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_y\(4),
	datac => \d0|ALT_INV_y\(6),
	cin => \VGA|user_input_translator|Add0~30\,
	sumout => \VGA|user_input_translator|Add0~33_sumout\,
	cout => \VGA|user_input_translator|Add0~34\);

-- Location: LABCELL_X40_Y4_N21
\VGA|user_input_translator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~37_sumout\ = SUM(( \d0|y\(5) ) + ( GND ) + ( \VGA|user_input_translator|Add0~34\ ))
-- \VGA|user_input_translator|Add0~38\ = CARRY(( \d0|y\(5) ) + ( GND ) + ( \VGA|user_input_translator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_y\(5),
	cin => \VGA|user_input_translator|Add0~34\,
	sumout => \VGA|user_input_translator|Add0~37_sumout\,
	cout => \VGA|user_input_translator|Add0~38\);

-- Location: LABCELL_X40_Y4_N24
\VGA|user_input_translator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~5_sumout\ = SUM(( \d0|y\(6) ) + ( GND ) + ( \VGA|user_input_translator|Add0~38\ ))
-- \VGA|user_input_translator|Add0~6\ = CARRY(( \d0|y\(6) ) + ( GND ) + ( \VGA|user_input_translator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d0|ALT_INV_y\(6),
	cin => \VGA|user_input_translator|Add0~38\,
	sumout => \VGA|user_input_translator|Add0~5_sumout\,
	cout => \VGA|user_input_translator|Add0~6\);

-- Location: LABCELL_X42_Y2_N30
\VGA|writeEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~0_combout\ = ( \d0|y\(4) & ( (\d0|y\(6) & (\d0|y\(5) & \d0|y\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d0|ALT_INV_y\(6),
	datac => \d0|ALT_INV_y\(5),
	datad => \d0|ALT_INV_y\(3),
	dataf => \d0|ALT_INV_y\(4),
	combout => \VGA|writeEn~0_combout\);

-- Location: LABCELL_X40_Y4_N27
\VGA|user_input_translator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~1_sumout\ = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add0~6\,
	sumout => \VGA|user_input_translator|Add0~1_sumout\);

-- Location: LABCELL_X42_Y2_N48
\VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2) = ( \c0|PresentState\(0) & ( (\VGA|user_input_translator|Add0~5_sumout\ & (!\VGA|writeEn~0_combout\ & !\VGA|user_input_translator|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	datab => \VGA|ALT_INV_writeEn~0_combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	dataf => \c0|ALT_INV_PresentState\(0),
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2));

-- Location: FF_X24_Y5_N13
\VGA|controller|yCounter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[4]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y5_N0
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|xCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(2),
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: LABCELL_X27_Y5_N3
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|xCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: LABCELL_X27_Y5_N6
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|xCounter\(9) $ (!\VGA|controller|yCounter[4]~DUPLICATE_q\ $ (\VGA|controller|yCounter\(2))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|xCounter\(9) $ (!\VGA|controller|yCounter[4]~DUPLICATE_q\ $ (\VGA|controller|yCounter\(2))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((!\VGA|controller|xCounter\(9) & (\VGA|controller|yCounter[4]~DUPLICATE_q\ & \VGA|controller|yCounter\(2))) # (\VGA|controller|xCounter\(9) & ((\VGA|controller|yCounter\(2)) # 
-- (\VGA|controller|yCounter[4]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(9),
	datab => \VGA|controller|ALT_INV_yCounter[4]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: LABCELL_X27_Y5_N9
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|yCounter[5]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(3)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|yCounter[5]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(3)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|yCounter[5]~DUPLICATE_q\ & \VGA|controller|yCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\,
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: LABCELL_X27_Y5_N12
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter[4]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter[4]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((\VGA|controller|yCounter[4]~DUPLICATE_q\ & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter[4]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: LABCELL_X27_Y5_N15
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter[5]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter[5]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(7) & \VGA|controller|yCounter[5]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: LABCELL_X27_Y5_N18
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: LABCELL_X27_Y5_N21
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: LABCELL_X27_Y5_N24
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: LABCELL_X27_Y5_N27
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: LABCELL_X27_Y5_N45
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2) = ( \VGA|controller|controller_translator|Add1~1_sumout\ & ( !\VGA|controller|controller_translator|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2));

-- Location: CLKCTRL_G7
\KEY[1]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[1]~input_o\,
	outclk => \KEY[1]~inputCLKENA0_outclk\);

-- Location: FF_X35_Y5_N5
\c1|cubeout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	asdata => \rc1|q\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(12));

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X35_Y2_N6
\rc1|q[32]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[32]~1_combout\ = ( \KEY[1]~input_o\ & ( !\KEY[3]~input_o\ ) ) # ( !\KEY[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \rc1|q[32]~1_combout\);

-- Location: FF_X35_Y5_N47
\rc1|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(12),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(12));

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LABCELL_X30_Y2_N18
\c1|cubeout[56]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[56]~31_combout\ = ( \SW[3]~input_o\ & ( !\SW[2]~input_o\ $ (!\SW[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[56]~31_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X29_Y5_N36
\c1|cubeout[83]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[83]~18_combout\ = ( \SW[2]~input_o\ & ( (!\SW[1]~input_o\) # (\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[83]~18_combout\);

-- Location: LABCELL_X35_Y4_N6
\c1|cubeout[56]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[56]~30_combout\ = ( \SW[3]~input_o\ & ( (\SW[2]~input_o\ & !\SW[1]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\) # ((!\SW[1]~input_o\) # (!\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[56]~30_combout\);

-- Location: LABCELL_X36_Y1_N57
\c1|cubeout[73]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[73]~17_combout\ = ( \SW[1]~input_o\ & ( (\SW[3]~input_o\ & !\SW[2]~input_o\) ) ) # ( !\SW[1]~input_o\ & ( (\SW[3]~input_o\ & \SW[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[73]~17_combout\);

-- Location: LABCELL_X30_Y2_N21
\c1|cubeout[105]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[105]~11_combout\ = ( !\SW[3]~input_o\ & ( \SW[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[105]~11_combout\);

-- Location: LABCELL_X29_Y1_N6
\c1|cubeout[105]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[105]~12_combout\ = ( !\SW[3]~input_o\ & ( \SW[2]~input_o\ & ( \SW[1]~input_o\ ) ) ) # ( !\SW[3]~input_o\ & ( !\SW[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[105]~12_combout\);

-- Location: LABCELL_X35_Y6_N0
\c1|cubeout[47]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[47]~1_combout\ = ( \SW[3]~input_o\ & ( !\SW[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[47]~1_combout\);

-- Location: LABCELL_X29_Y5_N27
\c1|cubeout[47]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[47]~9_combout\ = ( \SW[0]~input_o\ & ( (!\SW[3]~input_o\ & ((\SW[2]~input_o\) # (\SW[1]~input_o\))) ) ) # ( !\SW[0]~input_o\ & ( (!\SW[2]~input_o\ & (\SW[1]~input_o\)) # (\SW[2]~input_o\ & ((!\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110000010100001111000001010101111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	combout => \c1|cubeout[47]~9_combout\);

-- Location: LABCELL_X27_Y6_N27
\c1|cubeout[83]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[83]~19_combout\ = ( \SW[3]~input_o\ & ( (\SW[2]~input_o\ & !\SW[1]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (\SW[2]~input_o\ & \SW[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[83]~19_combout\);

-- Location: LABCELL_X35_Y1_N45
\c1|Mux159~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~13_combout\ = ( \rc1|q\(26) & ( (\rc1|q\(20)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(26) & ( (!\SW[0]~input_o\ & \rc1|q\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(20),
	dataf => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux159~13_combout\);

-- Location: LABCELL_X36_Y6_N21
\c1|Mux159~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~11_combout\ = ( \rc1|q\(26) & ( (!\SW[0]~input_o\) # (\rc1|q\(8)) ) ) # ( !\rc1|q\(26) & ( (\SW[0]~input_o\ & \rc1|q\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(8),
	dataf => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux159~11_combout\);

-- Location: LABCELL_X36_Y6_N18
\c1|Mux159~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~12_combout\ = ( \rc1|q\(26) & ( (\rc1|q\(161)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(26) & ( (!\SW[0]~input_o\ & \rc1|q\(161)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(161),
	dataf => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux159~12_combout\);

-- Location: LABCELL_X33_Y5_N3
\c1|cubeout[73]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[73]~16_combout\ = (!\SW[1]~input_o\ & (\SW[2]~input_o\)) # (\SW[1]~input_o\ & (!\SW[3]~input_o\ & (!\SW[2]~input_o\ $ (!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010000010101100101000001010110010100000101011001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[73]~16_combout\);

-- Location: LABCELL_X29_Y1_N24
\c1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux27~0_combout\ = ( \rc1|q\(47) & ( \rc1|q\(80) & ( (!\SW[1]~input_o\) # (\rc1|q\(89)) ) ) ) # ( !\rc1|q\(47) & ( \rc1|q\(80) & ( (!\SW[1]~input_o\ & (!\SW[0]~input_o\)) # (\SW[1]~input_o\ & ((\rc1|q\(89)))) ) ) ) # ( \rc1|q\(47) & ( !\rc1|q\(80) & ( 
-- (!\SW[1]~input_o\ & (\SW[0]~input_o\)) # (\SW[1]~input_o\ & ((\rc1|q\(89)))) ) ) ) # ( !\rc1|q\(47) & ( !\rc1|q\(80) & ( (\SW[1]~input_o\ & \rc1|q\(89)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000011111111000000111100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(89),
	datae => \rc1|ALT_INV_q\(47),
	dataf => \rc1|ALT_INV_q\(80),
	combout => \c1|Mux27~0_combout\);

-- Location: LABCELL_X33_Y1_N39
\c1|cubeout[47]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[47]~10_combout\ = ( !\SW[2]~input_o\ & ( (\SW[3]~input_o\ & ((!\SW[0]~input_o\) # (!\SW[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100000000000000000001010100010101000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[47]~10_combout\);

-- Location: LABCELL_X29_Y1_N57
\c1|Mux159~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~15_combout\ = ( \rc1|q\(29) & ( \rc1|q\(128) ) ) # ( !\rc1|q\(29) & ( \rc1|q\(128) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(29) & ( !\rc1|q\(128) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(29),
	dataf => \rc1|ALT_INV_q\(128),
	combout => \c1|Mux159~15_combout\);

-- Location: LABCELL_X35_Y4_N9
\c1|cubeout[47]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[47]~8_combout\ = (\SW[2]~input_o\ & !\SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[47]~8_combout\);

-- Location: LABCELL_X33_Y1_N57
\c1|cubeout[47]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[47]~7_combout\ = ( \SW[2]~input_o\ & ( (\SW[1]~input_o\) # (\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[47]~7_combout\);

-- Location: LABCELL_X33_Y4_N48
\c1|Mux159~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~26_combout\ = ( \rc1|q\(128) & ( \rc1|q\(155) ) ) # ( !\rc1|q\(128) & ( \rc1|q\(155) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(128) & ( !\rc1|q\(155) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(128),
	dataf => \rc1|ALT_INV_q\(155),
	combout => \c1|Mux159~26_combout\);

-- Location: LABCELL_X30_Y1_N18
\c1|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux33~0_combout\ = ( \rc1|q\(74) & ( \c1|Mux159~26_combout\ & ( ((!\c1|cubeout[47]~8_combout\ & (\c1|Mux159~29_combout\)) # (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(110))))) # (\c1|cubeout[47]~7_combout\) ) ) ) # ( !\rc1|q\(74) & ( 
-- \c1|Mux159~26_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)) # (\c1|Mux159~29_combout\))) # (\c1|cubeout[47]~8_combout\ & (((\rc1|q\(110) & !\c1|cubeout[47]~7_combout\)))) ) ) ) # ( \rc1|q\(74) & ( !\c1|Mux159~26_combout\ & ( 
-- (!\c1|cubeout[47]~8_combout\ & (\c1|Mux159~29_combout\ & ((!\c1|cubeout[47]~7_combout\)))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\) # (\rc1|q\(110))))) ) ) ) # ( !\rc1|q\(74) & ( !\c1|Mux159~26_combout\ & ( 
-- (!\c1|cubeout[47]~7_combout\ & ((!\c1|cubeout[47]~8_combout\ & (\c1|Mux159~29_combout\)) # (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(110)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~29_combout\,
	datab => \rc1|ALT_INV_q\(110),
	datac => \c1|ALT_INV_cubeout[47]~8_combout\,
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \rc1|ALT_INV_q\(74),
	dataf => \c1|ALT_INV_Mux159~26_combout\,
	combout => \c1|Mux33~0_combout\);

-- Location: LABCELL_X29_Y1_N42
\c1|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux33~1_combout\ = ( \c1|Mux159~15_combout\ & ( \c1|Mux33~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & (((\rc1|q\(128)) # (\c1|cubeout[47]~9_combout\)))) # (\c1|cubeout[47]~10_combout\ & (((!\c1|cubeout[47]~9_combout\)) # (\rc1|q\(107)))) ) ) ) # ( 
-- !\c1|Mux159~15_combout\ & ( \c1|Mux33~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & (((\rc1|q\(128)) # (\c1|cubeout[47]~9_combout\)))) # (\c1|cubeout[47]~10_combout\ & (\rc1|q\(107) & (\c1|cubeout[47]~9_combout\))) ) ) ) # ( \c1|Mux159~15_combout\ & ( 
-- !\c1|Mux33~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & (((!\c1|cubeout[47]~9_combout\ & \rc1|q\(128))))) # (\c1|cubeout[47]~10_combout\ & (((!\c1|cubeout[47]~9_combout\)) # (\rc1|q\(107)))) ) ) ) # ( !\c1|Mux159~15_combout\ & ( !\c1|Mux33~0_combout\ & 
-- ( (!\c1|cubeout[47]~10_combout\ & (((!\c1|cubeout[47]~9_combout\ & \rc1|q\(128))))) # (\c1|cubeout[47]~10_combout\ & (\rc1|q\(107) & (\c1|cubeout[47]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(107),
	datab => \c1|ALT_INV_cubeout[47]~10_combout\,
	datac => \c1|ALT_INV_cubeout[47]~9_combout\,
	datad => \rc1|ALT_INV_q\(128),
	datae => \c1|ALT_INV_Mux159~15_combout\,
	dataf => \c1|ALT_INV_Mux33~0_combout\,
	combout => \c1|Mux33~1_combout\);

-- Location: FF_X29_Y1_N44
\c1|cubeout[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(128));

-- Location: LABCELL_X29_Y1_N15
\rc1|q~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~29_combout\ = ( \c1|cubeout\(128) ) # ( !\c1|cubeout\(128) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(128),
	combout => \rc1|q~29_combout\);

-- Location: FF_X29_Y1_N17
\rc1|q[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~29_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(128));

-- Location: LABCELL_X30_Y4_N33
\c1|Mux159~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~29_combout\ = ( \rc1|q\(134) & ( (\rc1|q\(128)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(134) & ( (!\SW[0]~input_o\ & \rc1|q\(128)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(128),
	dataf => \rc1|ALT_INV_q\(134),
	combout => \c1|Mux159~29_combout\);

-- Location: LABCELL_X30_Y4_N24
\c1|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux27~1_combout\ = ( \c1|cubeout[105]~11_combout\ & ( \c1|Mux159~30_combout\ & ( (!\c1|cubeout[105]~12_combout\ & ((\c1|Mux159~29_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(161))) ) ) ) # ( !\c1|cubeout[105]~11_combout\ & ( 
-- \c1|Mux159~30_combout\ & ( (\c1|cubeout[105]~12_combout\) # (\c1|Mux27~0_combout\) ) ) ) # ( \c1|cubeout[105]~11_combout\ & ( !\c1|Mux159~30_combout\ & ( (!\c1|cubeout[105]~12_combout\ & ((\c1|Mux159~29_combout\))) # (\c1|cubeout[105]~12_combout\ & 
-- (\rc1|q\(161))) ) ) ) # ( !\c1|cubeout[105]~11_combout\ & ( !\c1|Mux159~30_combout\ & ( (\c1|Mux27~0_combout\ & !\c1|cubeout[105]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(161),
	datab => \c1|ALT_INV_Mux27~0_combout\,
	datac => \c1|ALT_INV_Mux159~29_combout\,
	datad => \c1|ALT_INV_cubeout[105]~12_combout\,
	datae => \c1|ALT_INV_cubeout[105]~11_combout\,
	dataf => \c1|ALT_INV_Mux159~30_combout\,
	combout => \c1|Mux27~1_combout\);

-- Location: LABCELL_X23_Y5_N36
\c1|cubeout[105]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[105]~13_combout\ = ( \SW[3]~input_o\ & ( ((\SW[0]~input_o\ & \SW[1]~input_o\)) # (\SW[2]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\))) # (\SW[1]~input_o\ & (!\SW[0]~input_o\ & \SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001010111100000000101000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[105]~13_combout\);

-- Location: FF_X30_Y4_N26
\c1|cubeout[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux27~1_combout\,
	asdata => \rc1|q\(134),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(134));

-- Location: LABCELL_X30_Y4_N30
\rc1|q~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~21_combout\ = ( \c1|cubeout\(134) ) # ( !\c1|cubeout\(134) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(134),
	combout => \rc1|q~21_combout\);

-- Location: FF_X30_Y4_N32
\rc1|q[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~21_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(134));

-- Location: LABCELL_X31_Y4_N30
\c1|Mux159~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~30_combout\ = ( \rc1|q\(134) & ( (!\SW[0]~input_o\) # (\rc1|q\(116)) ) ) # ( !\rc1|q\(134) & ( (\SW[0]~input_o\ & \rc1|q\(116)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(116),
	dataf => \rc1|ALT_INV_q\(134),
	combout => \c1|Mux159~30_combout\);

-- Location: LABCELL_X30_Y4_N45
\c1|Mux159~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~23_combout\ = ( \rc1|q\(107) & ( (\rc1|q\(137)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(107) & ( (!\SW[0]~input_o\ & \rc1|q\(137)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(137),
	dataf => \rc1|ALT_INV_q\(107),
	combout => \c1|Mux159~23_combout\);

-- Location: LABCELL_X33_Y3_N15
\c1|Mux159~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~2_combout\ = (!\SW[0]~input_o\ & (\rc1|q\(2))) # (\SW[0]~input_o\ & ((\rc1|q\(137))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(2),
	datab => \rc1|ALT_INV_q\(137),
	datad => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux159~2_combout\);

-- Location: LABCELL_X30_Y4_N54
\c1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux24~0_combout\ = ( \rc1|q\(53) & ( \rc1|q\(110) & ( ((!\c1|cubeout[47]~7_combout\ & (\c1|Mux159~23_combout\)) # (\c1|cubeout[47]~7_combout\ & ((\c1|Mux159~2_combout\)))) # (\c1|cubeout[47]~8_combout\) ) ) ) # ( !\rc1|q\(53) & ( \rc1|q\(110) & ( 
-- (!\c1|cubeout[47]~7_combout\ & (\c1|Mux159~23_combout\ & ((!\c1|cubeout[47]~8_combout\)))) # (\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\) # (\c1|Mux159~2_combout\)))) ) ) ) # ( \rc1|q\(53) & ( !\rc1|q\(110) & ( (!\c1|cubeout[47]~7_combout\ 
-- & (((\c1|cubeout[47]~8_combout\)) # (\c1|Mux159~23_combout\))) # (\c1|cubeout[47]~7_combout\ & (((\c1|Mux159~2_combout\ & !\c1|cubeout[47]~8_combout\)))) ) ) ) # ( !\rc1|q\(53) & ( !\rc1|q\(110) & ( (!\c1|cubeout[47]~8_combout\ & 
-- ((!\c1|cubeout[47]~7_combout\ & (\c1|Mux159~23_combout\)) # (\c1|cubeout[47]~7_combout\ & ((\c1|Mux159~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~7_combout\,
	datab => \c1|ALT_INV_Mux159~23_combout\,
	datac => \c1|ALT_INV_Mux159~2_combout\,
	datad => \c1|ALT_INV_cubeout[47]~8_combout\,
	datae => \rc1|ALT_INV_q\(53),
	dataf => \rc1|ALT_INV_q\(110),
	combout => \c1|Mux24~0_combout\);

-- Location: LABCELL_X30_Y4_N18
\c1|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux24~1_combout\ = ( !\c1|cubeout[47]~10_combout\ & ( ((!\c1|cubeout[47]~9_combout\ & (\rc1|q\(137))) # (\c1|cubeout[47]~9_combout\ & (((\c1|Mux24~0_combout\))))) ) ) # ( \c1|cubeout[47]~10_combout\ & ( (!\c1|cubeout[47]~9_combout\ & 
-- ((!\SW[0]~input_o\ & (\rc1|q\(137))) # (\SW[0]~input_o\ & (((\rc1|q\(155))))))) # (\c1|cubeout[47]~9_combout\ & ((((\rc1|q\(143)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111001001110000000000110011000011110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(137),
	datac => \rc1|ALT_INV_q\(155),
	datad => \c1|ALT_INV_cubeout[47]~9_combout\,
	datae => \c1|ALT_INV_cubeout[47]~10_combout\,
	dataf => \rc1|ALT_INV_q\(143),
	datag => \c1|ALT_INV_Mux24~0_combout\,
	combout => \c1|Mux24~1_combout\);

-- Location: FF_X30_Y4_N19
\c1|cubeout[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(137));

-- Location: FF_X33_Y3_N14
\rc1|q[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(137),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(137));

-- Location: LABCELL_X29_Y1_N36
\c1|Mux108~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux108~0_combout\ = ( \rc1|q\(35) & ( \rc1|q\(80) & ( ((!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(137)))) # (\c1|cubeout[47]~7_combout\ & (\rc1|q\(47)))) # (\c1|cubeout[47]~8_combout\) ) ) ) # ( !\rc1|q\(35) & ( \rc1|q\(80) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(137)))) # (\c1|cubeout[47]~7_combout\ & (\rc1|q\(47))))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)))) ) ) ) # ( \rc1|q\(35) & ( !\rc1|q\(80) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(137)))) # (\c1|cubeout[47]~7_combout\ & (\rc1|q\(47))))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)))) ) ) ) # ( !\rc1|q\(35) & ( !\rc1|q\(80) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(137)))) # (\c1|cubeout[47]~7_combout\ & (\rc1|q\(47))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~8_combout\,
	datab => \rc1|ALT_INV_q\(47),
	datac => \c1|ALT_INV_cubeout[47]~7_combout\,
	datad => \rc1|ALT_INV_q\(137),
	datae => \rc1|ALT_INV_q\(35),
	dataf => \rc1|ALT_INV_q\(80),
	combout => \c1|Mux108~0_combout\);

-- Location: LABCELL_X31_Y2_N39
\c1|Mux108~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux108~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (\rc1|q\(53))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux108~0_combout\))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(20)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~17_combout\ & (((!\c1|cubeout[73]~16_combout\ & (\rc1|q\(53))) # (\c1|cubeout[73]~16_combout\ & ((\c1|Mux108~0_combout\)))))) # (\c1|cubeout[73]~17_combout\ & ((!\c1|cubeout[73]~16_combout\ & (((\rc1|q\(116))))) # 
-- (\c1|cubeout[73]~16_combout\ & (\rc1|q\(53))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100000011010001110001000101010101110011110100011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(53),
	datab => \c1|ALT_INV_cubeout[73]~17_combout\,
	datac => \rc1|ALT_INV_q\(116),
	datad => \c1|ALT_INV_cubeout[73]~16_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux108~0_combout\,
	datag => \rc1|ALT_INV_q\(20),
	combout => \c1|Mux108~1_combout\);

-- Location: FF_X31_Y2_N41
\c1|cubeout[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux108~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(53));

-- Location: LABCELL_X31_Y2_N0
\rc1|q~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~8_combout\ = ( \KEY[3]~input_o\ & ( \c1|cubeout\(53) ) ) # ( !\KEY[3]~input_o\ & ( \c1|cubeout\(53) ) ) # ( !\KEY[3]~input_o\ & ( !\c1|cubeout\(53) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(53),
	combout => \rc1|q~8_combout\);

-- Location: FF_X31_Y2_N2
\rc1|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~8_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(53));

-- Location: LABCELL_X30_Y4_N42
\c1|Mux159~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~19_combout\ = ( \rc1|q\(62) & ( (!\SW[0]~input_o\) # (\rc1|q\(89)) ) ) # ( !\rc1|q\(62) & ( (\SW[0]~input_o\ & \rc1|q\(89)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(89),
	dataf => \rc1|ALT_INV_q\(62),
	combout => \c1|Mux159~19_combout\);

-- Location: LABCELL_X31_Y4_N3
\c1|Mux159~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~21_combout\ = ( \rc1|q\(62) & ( (\rc1|q\(35)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(62) & ( (!\SW[0]~input_o\ & \rc1|q\(35)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(35),
	dataf => \rc1|ALT_INV_q\(62),
	combout => \c1|Mux159~21_combout\);

-- Location: LABCELL_X31_Y4_N21
\c1|Mux159~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~22_combout\ = ( \rc1|q\(62) & ( (!\SW[0]~input_o\) # (\rc1|q\(56)) ) ) # ( !\rc1|q\(62) & ( (\rc1|q\(56) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(56),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(62),
	combout => \c1|Mux159~22_combout\);

-- Location: LABCELL_X31_Y4_N12
\c1|Mux159~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~20_combout\ = ( \rc1|q\(62) & ( (\SW[0]~input_o\) # (\rc1|q\(8)) ) ) # ( !\rc1|q\(62) & ( (\rc1|q\(8) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(8),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(62),
	combout => \c1|Mux159~20_combout\);

-- Location: LABCELL_X31_Y4_N51
\c1|Mux99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux99~0_combout\ = ( \c1|Mux159~22_combout\ & ( \c1|Mux159~20_combout\ & ( ((!\SW[1]~input_o\ & (\c1|Mux159~19_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux159~21_combout\)))) # (\SW[3]~input_o\) ) ) ) # ( !\c1|Mux159~22_combout\ & ( 
-- \c1|Mux159~20_combout\ & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux159~19_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux159~21_combout\))))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)))) ) ) ) # ( \c1|Mux159~22_combout\ & ( !\c1|Mux159~20_combout\ & ( 
-- (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux159~19_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux159~21_combout\))))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\)))) ) ) ) # ( !\c1|Mux159~22_combout\ & ( !\c1|Mux159~20_combout\ & ( (!\SW[3]~input_o\ & 
-- ((!\SW[1]~input_o\ & (\c1|Mux159~19_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux159~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \c1|ALT_INV_Mux159~19_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \c1|ALT_INV_Mux159~21_combout\,
	datae => \c1|ALT_INV_Mux159~22_combout\,
	dataf => \c1|ALT_INV_Mux159~20_combout\,
	combout => \c1|Mux99~0_combout\);

-- Location: LABCELL_X31_Y4_N54
\c1|Mux99~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux99~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (((\c1|Mux99~0_combout\)))) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(62))))))) # (\c1|cubeout[83]~18_combout\ & 
-- ((!\c1|cubeout[83]~19_combout\ & (((\rc1|q\(62))))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(80))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (((\c1|Mux99~0_combout\)))) # (\c1|cubeout[83]~19_combout\ & 
-- (\rc1|q\(116))))) # (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(62)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110001001000000101000101001100111111011110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~18_combout\,
	datab => \c1|ALT_INV_cubeout[83]~19_combout\,
	datac => \rc1|ALT_INV_q\(116),
	datad => \c1|ALT_INV_Mux99~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(62),
	datag => \rc1|ALT_INV_q\(80),
	combout => \c1|Mux99~1_combout\);

-- Location: FF_X31_Y4_N56
\c1|cubeout[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux99~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(62));

-- Location: FF_X31_Y4_N11
\rc1|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(62),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(62));

-- Location: LABCELL_X35_Y1_N30
\c1|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux45~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(62))) # (\SW[2]~input_o\ & (((\rc1|q\(53))))))) # (\SW[0]~input_o\ & ((((\rc1|q\(116)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & 
-- (((\rc1|q\(116))))) # (\SW[0]~input_o\ & (\rc1|q\(83))))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (((\rc1|q\(53))))) # (\SW[0]~input_o\ & (((\rc1|q\(116))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001001100000000100100011000111011011111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(83),
	datad => \rc1|ALT_INV_q\(53),
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(116),
	datag => \rc1|ALT_INV_q\(62),
	combout => \c1|Mux45~1_combout\);

-- Location: LABCELL_X35_Y1_N48
\c1|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux45~0_combout\ = ( \c1|cubeout[105]~11_combout\ & ( \c1|Mux45~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & ((\c1|Mux159~30_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(143))) ) ) ) # ( !\c1|cubeout[105]~11_combout\ & ( 
-- \c1|Mux45~1_combout\ & ( (!\c1|cubeout[105]~12_combout\) # (\rc1|q\(110)) ) ) ) # ( \c1|cubeout[105]~11_combout\ & ( !\c1|Mux45~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & ((\c1|Mux159~30_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(143))) ) 
-- ) ) # ( !\c1|cubeout[105]~11_combout\ & ( !\c1|Mux45~1_combout\ & ( (\rc1|q\(110) & \c1|cubeout[105]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(143),
	datab => \rc1|ALT_INV_q\(110),
	datac => \c1|ALT_INV_Mux159~30_combout\,
	datad => \c1|ALT_INV_cubeout[105]~12_combout\,
	datae => \c1|ALT_INV_cubeout[105]~11_combout\,
	dataf => \c1|ALT_INV_Mux45~1_combout\,
	combout => \c1|Mux45~0_combout\);

-- Location: MLABCELL_X28_Y4_N3
\c1|cubeout[78]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[78]~15_combout\ = ( \SW[1]~input_o\ & ( \SW[0]~input_o\ & ( (\SW[2]~input_o\ & \SW[3]~input_o\) ) ) ) # ( !\SW[1]~input_o\ & ( \SW[0]~input_o\ & ( (!\SW[2]~input_o\ & !\SW[3]~input_o\) ) ) ) # ( \SW[1]~input_o\ & ( !\SW[0]~input_o\ & ( 
-- (!\SW[3]~input_o\) # (\SW[2]~input_o\) ) ) ) # ( !\SW[1]~input_o\ & ( !\SW[0]~input_o\ & ( (!\SW[2]~input_o\ & !\SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000111100111111001111000000110000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|cubeout[78]~15_combout\);

-- Location: FF_X35_Y1_N50
\c1|cubeout[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux45~0_combout\,
	asdata => \rc1|q\(116),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(116));

-- Location: LABCELL_X35_Y1_N9
\rc1|q~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~31_combout\ = ( \c1|cubeout\(116) ) # ( !\c1|cubeout\(116) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(116),
	combout => \rc1|q~31_combout\);

-- Location: FF_X35_Y1_N11
\rc1|q[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~31_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(116));

-- Location: LABCELL_X31_Y2_N15
\c1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux18~0_combout\ = ( \rc1|q\(161) & ( ((!\SW[0]~input_o\ & (\rc1|q\(116))) # (\SW[0]~input_o\ & ((\rc1|q\(137))))) # (\SW[1]~input_o\) ) ) # ( !\rc1|q\(161) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\rc1|q\(116))) # (\SW[0]~input_o\ & 
-- ((\rc1|q\(137)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(116),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(137),
	dataf => \rc1|ALT_INV_q\(161),
	combout => \c1|Mux18~0_combout\);

-- Location: LABCELL_X30_Y2_N54
\c1|Mux159~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~6_combout\ = ( \rc1|q\(47) & ( \rc1|q\(143) ) ) # ( !\rc1|q\(47) & ( \rc1|q\(143) & ( \SW[0]~input_o\ ) ) ) # ( \rc1|q\(47) & ( !\rc1|q\(143) & ( !\SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(47),
	dataf => \rc1|ALT_INV_q\(143),
	combout => \c1|Mux159~6_combout\);

-- Location: LABCELL_X31_Y2_N57
\c1|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux18~1_combout\ = ( \c1|Mux159~8_combout\ & ( \c1|Mux159~6_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((\c1|Mux18~0_combout\)) # (\c1|cubeout[105]~12_combout\))) # (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\) # 
-- ((\rc1|q\(8))))) ) ) ) # ( !\c1|Mux159~8_combout\ & ( \c1|Mux159~6_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (!\c1|cubeout[105]~12_combout\ & (\c1|Mux18~0_combout\))) # (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\) # 
-- ((\rc1|q\(8))))) ) ) ) # ( \c1|Mux159~8_combout\ & ( !\c1|Mux159~6_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((\c1|Mux18~0_combout\)) # (\c1|cubeout[105]~12_combout\))) # (\c1|cubeout[105]~11_combout\ & (\c1|cubeout[105]~12_combout\ & 
-- ((\rc1|q\(8))))) ) ) ) # ( !\c1|Mux159~8_combout\ & ( !\c1|Mux159~6_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (!\c1|cubeout[105]~12_combout\ & (\c1|Mux18~0_combout\))) # (\c1|cubeout[105]~11_combout\ & (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(8))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~11_combout\,
	datab => \c1|ALT_INV_cubeout[105]~12_combout\,
	datac => \c1|ALT_INV_Mux18~0_combout\,
	datad => \rc1|ALT_INV_q\(8),
	datae => \c1|ALT_INV_Mux159~8_combout\,
	dataf => \c1|ALT_INV_Mux159~6_combout\,
	combout => \c1|Mux18~1_combout\);

-- Location: FF_X31_Y2_N58
\c1|cubeout[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux18~1_combout\,
	asdata => \rc1|q\(143),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(143));

-- Location: FF_X33_Y2_N29
\rc1|q[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(143),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(143));

-- Location: LABCELL_X30_Y2_N6
\c1|Mux159~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~8_combout\ = ( \rc1|q\(101) & ( \rc1|q\(143) ) ) # ( !\rc1|q\(101) & ( \rc1|q\(143) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(101) & ( !\rc1|q\(143) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(101),
	dataf => \rc1|ALT_INV_q\(143),
	combout => \c1|Mux159~8_combout\);

-- Location: LABCELL_X36_Y2_N42
\c1|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux60~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ & (\rc1|q\(83))) # (\SW[2]~input_o\ & ((\rc1|q\(110))))))) # (\SW[0]~input_o\ & (\rc1|q\(101))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & 
-- (\rc1|q\(101))) # (\SW[0]~input_o\ & (((\rc1|q\(26))))))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\ & ((\rc1|q\(110)))) # (\SW[0]~input_o\ & (\rc1|q\(101)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101010001000001110100111111010101010111011100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(101),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(26),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(110),
	datag => \rc1|ALT_INV_q\(83),
	combout => \c1|Mux60~1_combout\);

-- Location: LABCELL_X36_Y2_N30
\c1|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux60~0_combout\ = ( \c1|Mux159~8_combout\ & ( \c1|Mux60~1_combout\ & ( (!\c1|cubeout[105]~12_combout\) # ((!\c1|cubeout[105]~11_combout\ & (\rc1|q\(74))) # (\c1|cubeout[105]~11_combout\ & ((\rc1|q\(107))))) ) ) ) # ( !\c1|Mux159~8_combout\ & ( 
-- \c1|Mux60~1_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((!\c1|cubeout[105]~12_combout\)) # (\rc1|q\(74)))) # (\c1|cubeout[105]~11_combout\ & (((\rc1|q\(107) & \c1|cubeout[105]~12_combout\)))) ) ) ) # ( \c1|Mux159~8_combout\ & ( !\c1|Mux60~1_combout\ & 
-- ( (!\c1|cubeout[105]~11_combout\ & (\rc1|q\(74) & ((\c1|cubeout[105]~12_combout\)))) # (\c1|cubeout[105]~11_combout\ & (((!\c1|cubeout[105]~12_combout\) # (\rc1|q\(107))))) ) ) ) # ( !\c1|Mux159~8_combout\ & ( !\c1|Mux60~1_combout\ & ( 
-- (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & (\rc1|q\(74))) # (\c1|cubeout[105]~11_combout\ & ((\rc1|q\(107)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~11_combout\,
	datab => \rc1|ALT_INV_q\(74),
	datac => \rc1|ALT_INV_q\(107),
	datad => \c1|ALT_INV_cubeout[105]~12_combout\,
	datae => \c1|ALT_INV_Mux159~8_combout\,
	dataf => \c1|ALT_INV_Mux60~1_combout\,
	combout => \c1|Mux60~0_combout\);

-- Location: FF_X36_Y2_N32
\c1|cubeout[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux60~0_combout\,
	asdata => \rc1|q\(101),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(101));

-- Location: LABCELL_X35_Y2_N21
\rc1|q~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~7_combout\ = ( \c1|cubeout\(101) ) # ( !\c1|cubeout\(101) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(101),
	combout => \rc1|q~7_combout\);

-- Location: FF_X35_Y2_N23
\rc1|q[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~7_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(101));

-- Location: LABCELL_X31_Y2_N18
\c1|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux51~0_combout\ = ( \rc1|q\(128) & ( \rc1|q\(56) & ( (!\c1|cubeout[47]~7_combout\ & ((!\c1|cubeout[47]~8_combout\) # ((\rc1|q\(116))))) # (\c1|cubeout[47]~7_combout\ & (((\rc1|q\(137))) # (\c1|cubeout[47]~8_combout\))) ) ) ) # ( !\rc1|q\(128) & ( 
-- \rc1|q\(56) & ( (!\c1|cubeout[47]~7_combout\ & (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(116))))) # (\c1|cubeout[47]~7_combout\ & (((\rc1|q\(137))) # (\c1|cubeout[47]~8_combout\))) ) ) ) # ( \rc1|q\(128) & ( !\rc1|q\(56) & ( (!\c1|cubeout[47]~7_combout\ & 
-- ((!\c1|cubeout[47]~8_combout\) # ((\rc1|q\(116))))) # (\c1|cubeout[47]~7_combout\ & (!\c1|cubeout[47]~8_combout\ & (\rc1|q\(137)))) ) ) ) # ( !\rc1|q\(128) & ( !\rc1|q\(56) & ( (!\c1|cubeout[47]~7_combout\ & (\c1|cubeout[47]~8_combout\ & 
-- ((\rc1|q\(116))))) # (\c1|cubeout[47]~7_combout\ & (!\c1|cubeout[47]~8_combout\ & (\rc1|q\(137)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~7_combout\,
	datab => \c1|ALT_INV_cubeout[47]~8_combout\,
	datac => \rc1|ALT_INV_q\(137),
	datad => \rc1|ALT_INV_q\(116),
	datae => \rc1|ALT_INV_q\(128),
	dataf => \rc1|ALT_INV_q\(56),
	combout => \c1|Mux51~0_combout\);

-- Location: LABCELL_X36_Y2_N48
\c1|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux51~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & ((((\rc1|q\(110)))))) # (\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (((\c1|Mux51~0_combout\)))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(35))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~17_combout\ & ((!\c1|cubeout[73]~16_combout\ & (((\rc1|q\(110))))) # (\c1|cubeout[73]~16_combout\ & (((\c1|Mux51~0_combout\)))))) # (\c1|cubeout[73]~17_combout\ & ((!\c1|cubeout[73]~16_combout\ & (\rc1|q\(101))) # 
-- (\c1|cubeout[73]~16_combout\ & (((\rc1|q\(110))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000111001101000001001001110100100011111011110010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[73]~17_combout\,
	datab => \c1|ALT_INV_cubeout[73]~16_combout\,
	datac => \rc1|ALT_INV_q\(101),
	datad => \rc1|ALT_INV_q\(110),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux51~0_combout\,
	datag => \rc1|ALT_INV_q\(35),
	combout => \c1|Mux51~1_combout\);

-- Location: FF_X36_Y2_N50
\c1|cubeout[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux51~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(110));

-- Location: LABCELL_X36_Y2_N12
\rc1|q~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~14_combout\ = ( \c1|cubeout\(110) ) # ( !\c1|cubeout\(110) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(110),
	combout => \rc1|q~14_combout\);

-- Location: FF_X36_Y2_N14
\rc1|q[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~14_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(110));

-- Location: LABCELL_X33_Y4_N15
\c1|Mux159~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~25_combout\ = ( \rc1|q\(35) & ( (\SW[0]~input_o\) # (\rc1|q\(155)) ) ) # ( !\rc1|q\(35) & ( (\rc1|q\(155) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(155),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(35),
	combout => \c1|Mux159~25_combout\);

-- Location: LABCELL_X31_Y4_N33
\c1|Mux159~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~18_combout\ = ( \rc1|q\(29) & ( (\rc1|q\(35)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(29) & ( (!\SW[0]~input_o\ & \rc1|q\(35)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(35),
	dataf => \rc1|ALT_INV_q\(29),
	combout => \c1|Mux159~18_combout\);

-- Location: LABCELL_X30_Y4_N0
\c1|Mux126~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux126~0_combout\ = ( \c1|Mux159~21_combout\ & ( \c1|Mux159~18_combout\ & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\ & (\c1|Mux159~25_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(53))))) ) ) ) # ( !\c1|Mux159~21_combout\ & ( \c1|Mux159~18_combout\ & ( 
-- (!\SW[1]~input_o\ & (((\SW[2]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux159~25_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(53)))))) ) ) ) # ( \c1|Mux159~21_combout\ & ( !\c1|Mux159~18_combout\ & ( (!\SW[1]~input_o\ & 
-- (((!\SW[2]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux159~25_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(53)))))) ) ) ) # ( !\c1|Mux159~21_combout\ & ( !\c1|Mux159~18_combout\ & ( (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & 
-- (\c1|Mux159~25_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(53)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~25_combout\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(53),
	datae => \c1|ALT_INV_Mux159~21_combout\,
	dataf => \c1|ALT_INV_Mux159~18_combout\,
	combout => \c1|Mux126~0_combout\);

-- Location: LABCELL_X31_Y4_N24
\c1|Mux126~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux126~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[56]~30_combout\ & (\rc1|q\(35))) # (\c1|cubeout[56]~30_combout\ & (((!\c1|cubeout[56]~31_combout\ & ((\c1|Mux126~0_combout\))) # (\c1|cubeout[56]~31_combout\ & (\rc1|q\(26)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & (\rc1|q\(35))) # (\c1|cubeout[56]~31_combout\ & (((\rc1|q\(110))))))) # (\c1|cubeout[56]~30_combout\ & (((!\c1|cubeout[56]~31_combout\ & ((\c1|Mux126~0_combout\))) # 
-- (\c1|cubeout[56]~31_combout\ & (\rc1|q\(35)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000111010001000001110101110111010001110111011100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(35),
	datab => \c1|ALT_INV_cubeout[56]~30_combout\,
	datac => \rc1|ALT_INV_q\(110),
	datad => \c1|ALT_INV_cubeout[56]~31_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux126~0_combout\,
	datag => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux126~1_combout\);

-- Location: FF_X31_Y4_N26
\c1|cubeout[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux126~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(35));

-- Location: LABCELL_X31_Y4_N0
\rc1|q~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~23_combout\ = ( \c1|cubeout\(35) ) # ( !\c1|cubeout\(35) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(35),
	combout => \rc1|q~23_combout\);

-- Location: FF_X31_Y4_N2
\rc1|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~23_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(35));

-- Location: LABCELL_X36_Y6_N57
\c1|Mux159~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~14_combout\ = ( \rc1|q\(35) & ( \rc1|q\(26) ) ) # ( !\rc1|q\(35) & ( \rc1|q\(26) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(35) & ( !\rc1|q\(26) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(35),
	dataf => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux159~14_combout\);

-- Location: LABCELL_X36_Y6_N48
\c1|Mux135~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux135~0_combout\ = ( \c1|Mux159~12_combout\ & ( \c1|Mux159~14_combout\ & ( ((!\SW[1]~input_o\ & ((\c1|Mux159~11_combout\))) # (\SW[1]~input_o\ & (\c1|Mux159~13_combout\))) # (\SW[3]~input_o\) ) ) ) # ( !\c1|Mux159~12_combout\ & ( 
-- \c1|Mux159~14_combout\ & ( (!\SW[1]~input_o\ & (((\c1|Mux159~11_combout\ & !\SW[3]~input_o\)))) # (\SW[1]~input_o\ & (((\SW[3]~input_o\)) # (\c1|Mux159~13_combout\))) ) ) ) # ( \c1|Mux159~12_combout\ & ( !\c1|Mux159~14_combout\ & ( (!\SW[1]~input_o\ & 
-- (((\SW[3]~input_o\) # (\c1|Mux159~11_combout\)))) # (\SW[1]~input_o\ & (\c1|Mux159~13_combout\ & ((!\SW[3]~input_o\)))) ) ) ) # ( !\c1|Mux159~12_combout\ & ( !\c1|Mux159~14_combout\ & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\c1|Mux159~11_combout\))) 
-- # (\SW[1]~input_o\ & (\c1|Mux159~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~13_combout\,
	datab => \c1|ALT_INV_Mux159~11_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \c1|ALT_INV_Mux159~12_combout\,
	dataf => \c1|ALT_INV_Mux159~14_combout\,
	combout => \c1|Mux135~0_combout\);

-- Location: LABCELL_X36_Y6_N6
\c1|Mux135~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux135~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & ((\c1|Mux135~0_combout\))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(26)))))) # (\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ 
-- & (\rc1|q\(26))) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(101))))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & ((\c1|Mux135~0_combout\))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(80)))))) # 
-- (\c1|cubeout[83]~18_combout\ & (\rc1|q\(26))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000101000111000100010001110111011101010001111101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(26),
	datab => \c1|ALT_INV_cubeout[83]~18_combout\,
	datac => \rc1|ALT_INV_q\(80),
	datad => \c1|ALT_INV_cubeout[83]~19_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux135~0_combout\,
	datag => \rc1|ALT_INV_q\(101),
	combout => \c1|Mux135~1_combout\);

-- Location: FF_X36_Y6_N8
\c1|cubeout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux135~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(26));

-- Location: LABCELL_X36_Y6_N24
\rc1|q~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~9_combout\ = ( \KEY[3]~input_o\ & ( \c1|cubeout\(26) ) ) # ( !\KEY[3]~input_o\ & ( \c1|cubeout\(26) ) ) # ( !\KEY[3]~input_o\ & ( !\c1|cubeout\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(26),
	combout => \rc1|q~9_combout\);

-- Location: FF_X36_Y6_N26
\rc1|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~9_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(26));

-- Location: LABCELL_X36_Y6_N3
\c1|Mux153~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux153~2_combout\ = ( \rc1|q\(26) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & ((\rc1|q\(8)))) # (\SW[0]~input_o\ & (\rc1|q\(2))))) # (\SW[1]~input_o\ & ((!\SW[0]~input_o\) # ((\rc1|q\(8))))) ) ) # ( !\rc1|q\(26) & ( (!\SW[1]~input_o\ & 
-- ((!\SW[0]~input_o\ & ((\rc1|q\(8)))) # (\SW[0]~input_o\ & (\rc1|q\(2))))) # (\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\rc1|q\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010011011000000101001101101000110110111110100011011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(2),
	datad => \rc1|ALT_INV_q\(8),
	dataf => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux153~2_combout\);

-- Location: LABCELL_X31_Y4_N6
\c1|Mux153~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux153~1_combout\ = ( \rc1|q\(8) & ( \rc1|q\(29) & ( ((!\SW[0]~input_o\ & (\rc1|q\(143))) # (\SW[0]~input_o\ & ((\rc1|q\(107))))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(8) & ( \rc1|q\(29) & ( (!\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(143)))) 
-- # (\SW[0]~input_o\ & (((\rc1|q\(107) & !\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(8) & ( !\rc1|q\(29) & ( (!\SW[0]~input_o\ & (\rc1|q\(143) & ((!\SW[1]~input_o\)))) # (\SW[0]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(107))))) ) ) ) # ( !\rc1|q\(8) & ( 
-- !\rc1|q\(29) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\rc1|q\(143))) # (\SW[0]~input_o\ & ((\rc1|q\(107)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(143),
	datac => \rc1|ALT_INV_q\(107),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(8),
	dataf => \rc1|ALT_INV_q\(29),
	combout => \c1|Mux153~1_combout\);

-- Location: LABCELL_X35_Y2_N18
\c1|Mux153~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux153~0_combout\ = ( \rc1|q\(8) & ( ((!\SW[1]~input_o\) # ((!\SW[0]~input_o\) # (\rc1|q\(62)))) # (\SW[3]~input_o\) ) ) # ( !\rc1|q\(8) & ( (!\SW[3]~input_o\ & (\SW[1]~input_o\ & (\SW[0]~input_o\ & \rc1|q\(62)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(62),
	dataf => \rc1|ALT_INV_q\(8),
	combout => \c1|Mux153~0_combout\);

-- Location: LABCELL_X35_Y2_N15
\c1|Mux153~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux153~3_combout\ = ( \c1|Mux153~1_combout\ & ( \c1|Mux153~0_combout\ & ( ((\SW[2]~input_o\) # (\c1|Mux153~2_combout\)) # (\SW[3]~input_o\) ) ) ) # ( !\c1|Mux153~1_combout\ & ( \c1|Mux153~0_combout\ & ( ((!\SW[3]~input_o\ & \c1|Mux153~2_combout\)) # 
-- (\SW[2]~input_o\) ) ) ) # ( \c1|Mux153~1_combout\ & ( !\c1|Mux153~0_combout\ & ( (!\SW[2]~input_o\ & ((\c1|Mux153~2_combout\) # (\SW[3]~input_o\))) ) ) ) # ( !\c1|Mux153~1_combout\ & ( !\c1|Mux153~0_combout\ & ( (!\SW[3]~input_o\ & (\c1|Mux153~2_combout\ 
-- & !\SW[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000010111110000000000001010111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \c1|ALT_INV_Mux153~2_combout\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux153~1_combout\,
	dataf => \c1|ALT_INV_Mux153~0_combout\,
	combout => \c1|Mux153~3_combout\);

-- Location: FF_X35_Y2_N17
\c1|cubeout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux153~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(8));

-- Location: LABCELL_X35_Y2_N9
\rc1|q~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~26_combout\ = ( \c1|cubeout\(8) ) # ( !\c1|cubeout\(8) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(8),
	combout => \rc1|q~26_combout\);

-- Location: FF_X35_Y2_N11
\rc1|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~26_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(8));

-- Location: LABCELL_X33_Y3_N27
\c1|Mux159~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~3_combout\ = ( \rc1|q\(2) & ( (\rc1|q\(8)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(2) & ( (!\SW[0]~input_o\ & \rc1|q\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(8),
	dataf => \rc1|ALT_INV_q\(2),
	combout => \c1|Mux159~3_combout\);

-- Location: LABCELL_X33_Y3_N57
\c1|Mux159~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~4_combout\ = ( \rc1|q\(56) & ( (!\SW[0]~input_o\) # (\rc1|q\(2)) ) ) # ( !\rc1|q\(56) & ( (\rc1|q\(2) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(2),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(56),
	combout => \c1|Mux159~4_combout\);

-- Location: LABCELL_X35_Y1_N3
\c1|Mux159~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~1_combout\ = ( \rc1|q\(20) & ( (\rc1|q\(2)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(20) & ( (!\SW[0]~input_o\ & \rc1|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(2),
	dataf => \rc1|ALT_INV_q\(20),
	combout => \c1|Mux159~1_combout\);

-- Location: LABCELL_X33_Y3_N0
\c1|Mux159~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~5_combout\ = ( \c1|Mux159~1_combout\ & ( \c1|Mux159~2_combout\ & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\ & (\c1|Mux159~3_combout\)) # (\SW[2]~input_o\ & ((\c1|Mux159~4_combout\)))) ) ) ) # ( !\c1|Mux159~1_combout\ & ( \c1|Mux159~2_combout\ & 
-- ( (!\SW[2]~input_o\ & (\c1|Mux159~3_combout\ & ((\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\) # (\c1|Mux159~4_combout\)))) ) ) ) # ( \c1|Mux159~1_combout\ & ( !\c1|Mux159~2_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # 
-- (\c1|Mux159~3_combout\))) # (\SW[2]~input_o\ & (((\c1|Mux159~4_combout\ & \SW[1]~input_o\)))) ) ) ) # ( !\c1|Mux159~1_combout\ & ( !\c1|Mux159~2_combout\ & ( (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux159~3_combout\)) # (\SW[2]~input_o\ & 
-- ((\c1|Mux159~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \c1|ALT_INV_Mux159~3_combout\,
	datac => \c1|ALT_INV_Mux159~4_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux159~1_combout\,
	dataf => \c1|ALT_INV_Mux159~2_combout\,
	combout => \c1|Mux159~5_combout\);

-- Location: LABCELL_X36_Y7_N24
\c1|cubeout[154]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[154]~0_combout\ = ( \SW[1]~input_o\ & ( \SW[3]~input_o\ ) ) # ( !\SW[1]~input_o\ & ( (\SW[3]~input_o\ & \SW[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[154]~0_combout\);

-- Location: LABCELL_X33_Y3_N42
\c1|Mux159~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~35_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & (\c1|Mux159~5_combout\)) # (\c1|cubeout[47]~1_combout\ & ((\rc1|q\(2))))))) # (\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & 
-- ((\rc1|q\(2)))) # (\c1|cubeout[47]~1_combout\ & (\rc1|q\(47)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux159~5_combout\)) # (\c1|cubeout[47]~1_combout\ & (((\rc1|q\(89))))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000011010001000000110001110111110011110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~5_combout\,
	datab => \c1|ALT_INV_cubeout[154]~0_combout\,
	datac => \rc1|ALT_INV_q\(89),
	datad => \c1|ALT_INV_cubeout[47]~1_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(2),
	datag => \rc1|ALT_INV_q\(47),
	combout => \c1|Mux159~35_combout\);

-- Location: FF_X33_Y3_N44
\c1|cubeout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux159~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(2));

-- Location: LABCELL_X33_Y3_N24
\rc1|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~0_combout\ = ( \c1|cubeout\(2) ) # ( !\c1|cubeout\(2) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(2),
	combout => \rc1|q~0_combout\);

-- Location: FF_X33_Y3_N26
\rc1|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~0_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(2));

-- Location: LABCELL_X33_Y3_N12
\c1|Mux159~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~0_combout\ = ( \rc1|q\(47) & ( (!\SW[0]~input_o\) # (\rc1|q\(2)) ) ) # ( !\rc1|q\(47) & ( (\rc1|q\(2) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(2),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(47),
	combout => \c1|Mux159~0_combout\);

-- Location: LABCELL_X33_Y3_N51
\c1|Mux114~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux114~0_combout\ = ( \rc1|q\(74) & ( \c1|Mux159~7_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\) # (\c1|Mux159~6_combout\)))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)) # (\rc1|q\(53)))) ) ) ) # ( 
-- !\rc1|q\(74) & ( \c1|Mux159~7_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\) # (\c1|Mux159~6_combout\)))) # (\c1|cubeout[47]~8_combout\ & (\rc1|q\(53) & ((\c1|cubeout[47]~7_combout\)))) ) ) ) # ( \rc1|q\(74) & ( 
-- !\c1|Mux159~7_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|Mux159~6_combout\ & !\c1|cubeout[47]~7_combout\)))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)) # (\rc1|q\(53)))) ) ) ) # ( !\rc1|q\(74) & ( !\c1|Mux159~7_combout\ & ( 
-- (!\c1|cubeout[47]~8_combout\ & (((\c1|Mux159~6_combout\ & !\c1|cubeout[47]~7_combout\)))) # (\c1|cubeout[47]~8_combout\ & (\rc1|q\(53) & ((\c1|cubeout[47]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(53),
	datab => \c1|ALT_INV_Mux159~6_combout\,
	datac => \c1|ALT_INV_cubeout[47]~8_combout\,
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \rc1|ALT_INV_q\(74),
	dataf => \c1|ALT_INV_Mux159~7_combout\,
	combout => \c1|Mux114~0_combout\);

-- Location: LABCELL_X33_Y3_N30
\c1|Mux114~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux114~1_combout\ = ( \rc1|q\(134) & ( \c1|Mux114~0_combout\ & ( ((!\c1|cubeout[47]~10_combout\ & ((\rc1|q\(47)))) # (\c1|cubeout[47]~10_combout\ & (\c1|Mux159~0_combout\))) # (\c1|cubeout[47]~9_combout\) ) ) ) # ( !\rc1|q\(134) & ( 
-- \c1|Mux114~0_combout\ & ( (!\c1|cubeout[47]~9_combout\ & ((!\c1|cubeout[47]~10_combout\ & ((\rc1|q\(47)))) # (\c1|cubeout[47]~10_combout\ & (\c1|Mux159~0_combout\)))) # (\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\)))) ) ) ) # ( 
-- \rc1|q\(134) & ( !\c1|Mux114~0_combout\ & ( (!\c1|cubeout[47]~9_combout\ & ((!\c1|cubeout[47]~10_combout\ & ((\rc1|q\(47)))) # (\c1|cubeout[47]~10_combout\ & (\c1|Mux159~0_combout\)))) # (\c1|cubeout[47]~9_combout\ & (((\c1|cubeout[47]~10_combout\)))) ) ) 
-- ) # ( !\rc1|q\(134) & ( !\c1|Mux114~0_combout\ & ( (!\c1|cubeout[47]~9_combout\ & ((!\c1|cubeout[47]~10_combout\ & ((\rc1|q\(47)))) # (\c1|cubeout[47]~10_combout\ & (\c1|Mux159~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~9_combout\,
	datab => \c1|ALT_INV_Mux159~0_combout\,
	datac => \c1|ALT_INV_cubeout[47]~10_combout\,
	datad => \rc1|ALT_INV_q\(47),
	datae => \rc1|ALT_INV_q\(134),
	dataf => \c1|ALT_INV_Mux114~0_combout\,
	combout => \c1|Mux114~1_combout\);

-- Location: FF_X33_Y3_N32
\c1|cubeout[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux114~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(47));

-- Location: LABCELL_X33_Y3_N39
\rc1|q~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~5_combout\ = ( \c1|cubeout\(47) ) # ( !\c1|cubeout\(47) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(47),
	combout => \rc1|q~5_combout\);

-- Location: FF_X33_Y3_N41
\rc1|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~5_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(47));

-- Location: LABCELL_X33_Y3_N6
\c1|Mux159~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~7_combout\ = ( \rc1|q\(47) & ( (\rc1|q\(29)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(47) & ( (!\SW[0]~input_o\ & \rc1|q\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(29),
	dataf => \rc1|ALT_INV_q\(47),
	combout => \c1|Mux159~7_combout\);

-- Location: LABCELL_X31_Y3_N18
\c1|Mux159~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~17_combout\ = ( \rc1|q\(161) & ( (!\SW[0]~input_o\) # (\rc1|q\(29)) ) ) # ( !\rc1|q\(161) & ( (\rc1|q\(29) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(29),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(161),
	combout => \c1|Mux159~17_combout\);

-- Location: LABCELL_X31_Y4_N18
\c1|Mux159~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~16_combout\ = ( \rc1|q\(29) & ( (!\SW[0]~input_o\) # (\rc1|q\(56)) ) ) # ( !\rc1|q\(29) & ( (\rc1|q\(56) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(56),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(29),
	combout => \c1|Mux159~16_combout\);

-- Location: LABCELL_X31_Y4_N36
\c1|Mux132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux132~0_combout\ = ( \SW[2]~input_o\ & ( \c1|Mux159~16_combout\ & ( (!\SW[1]~input_o\ & (\c1|Mux159~7_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux159~18_combout\))) ) ) ) # ( !\SW[2]~input_o\ & ( \c1|Mux159~16_combout\ & ( (!\SW[1]~input_o\) # 
-- (\c1|Mux159~17_combout\) ) ) ) # ( \SW[2]~input_o\ & ( !\c1|Mux159~16_combout\ & ( (!\SW[1]~input_o\ & (\c1|Mux159~7_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux159~18_combout\))) ) ) ) # ( !\SW[2]~input_o\ & ( !\c1|Mux159~16_combout\ & ( 
-- (\c1|Mux159~17_combout\ & \SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~7_combout\,
	datab => \c1|ALT_INV_Mux159~17_combout\,
	datac => \c1|ALT_INV_Mux159~18_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \c1|ALT_INV_Mux159~16_combout\,
	combout => \c1|Mux132~0_combout\);

-- Location: LABCELL_X31_Y4_N42
\c1|Mux132~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux132~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & (\c1|Mux132~0_combout\)) # (\c1|cubeout[154]~0_combout\ & ((\rc1|q\(29))))))) # (\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & 
-- ((\rc1|q\(29)))) # (\c1|cubeout[154]~0_combout\ & (\rc1|q\(128)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux132~0_combout\)) # (\c1|cubeout[47]~1_combout\ & (((\rc1|q\(8))))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(29)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000011010001110000000001110111110011110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux132~0_combout\,
	datab => \c1|ALT_INV_cubeout[47]~1_combout\,
	datac => \rc1|ALT_INV_q\(8),
	datad => \c1|ALT_INV_cubeout[154]~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(29),
	datag => \rc1|ALT_INV_q\(128),
	combout => \c1|Mux132~1_combout\);

-- Location: FF_X31_Y4_N44
\c1|cubeout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux132~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(29));

-- Location: LABCELL_X31_Y4_N15
\rc1|q~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~12_combout\ = ( \c1|cubeout\(29) ) # ( !\c1|cubeout\(29) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(29),
	combout => \rc1|q~12_combout\);

-- Location: FF_X31_Y4_N17
\rc1|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~12_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(29));

-- Location: MLABCELL_X39_Y4_N36
\c1|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux0~2_combout\ = ( \rc1|q\(29) & ( \rc1|q\(161) & ( (!\SW[1]~input_o\) # ((\rc1|q\(83)) # (\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(29) & ( \rc1|q\(161) & ( (!\SW[1]~input_o\ & (!\SW[0]~input_o\)) # (\SW[1]~input_o\ & ((\rc1|q\(83)) # (\SW[0]~input_o\))) 
-- ) ) ) # ( \rc1|q\(29) & ( !\rc1|q\(161) & ( (!\SW[1]~input_o\ & (\SW[0]~input_o\)) # (\SW[1]~input_o\ & (!\SW[0]~input_o\ & \rc1|q\(83))) ) ) ) # ( !\rc1|q\(29) & ( !\rc1|q\(161) & ( (\SW[1]~input_o\ & (!\SW[0]~input_o\ & \rc1|q\(83))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000010100101101010100101111101011010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(83),
	datae => \rc1|ALT_INV_q\(29),
	dataf => \rc1|ALT_INV_q\(161),
	combout => \c1|Mux0~2_combout\);

-- Location: LABCELL_X36_Y6_N30
\c1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux0~0_combout\ = ( \SW[1]~input_o\ & ( \rc1|q\(26) & ( ((!\SW[3]~input_o\ & \SW[0]~input_o\)) # (\rc1|q\(161)) ) ) ) # ( !\SW[1]~input_o\ & ( \rc1|q\(26) & ( \rc1|q\(161) ) ) ) # ( \SW[1]~input_o\ & ( !\rc1|q\(26) & ( (\rc1|q\(161) & 
-- ((!\SW[0]~input_o\) # (\SW[3]~input_o\))) ) ) ) # ( !\SW[1]~input_o\ & ( !\rc1|q\(26) & ( \rc1|q\(161) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000001100001111000011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(161),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux0~0_combout\);

-- Location: LABCELL_X29_Y4_N42
\c1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux0~1_combout\ = ( \rc1|q\(155) & ( \rc1|q\(134) & ( (!\SW[0]~input_o\) # ((!\SW[1]~input_o\ & ((\rc1|q\(143)))) # (\SW[1]~input_o\ & (\rc1|q\(161)))) ) ) ) # ( !\rc1|q\(155) & ( \rc1|q\(134) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\) # 
-- ((\rc1|q\(143))))) # (\SW[1]~input_o\ & (\SW[0]~input_o\ & (\rc1|q\(161)))) ) ) ) # ( \rc1|q\(155) & ( !\rc1|q\(134) & ( (!\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\rc1|q\(143))))) # (\SW[1]~input_o\ & ((!\SW[0]~input_o\) # ((\rc1|q\(161))))) ) ) ) # ( 
-- !\rc1|q\(155) & ( !\rc1|q\(134) & ( (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(143)))) # (\SW[1]~input_o\ & (\rc1|q\(161))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(161),
	datad => \rc1|ALT_INV_q\(143),
	datae => \rc1|ALT_INV_q\(155),
	dataf => \rc1|ALT_INV_q\(134),
	combout => \c1|Mux0~1_combout\);

-- Location: LABCELL_X33_Y4_N0
\c1|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux0~3_combout\ = ( \c1|Mux0~1_combout\ & ( (!\SW[2]~input_o\ & (((\SW[3]~input_o\)) # (\c1|Mux0~2_combout\))) # (\SW[2]~input_o\ & (((\c1|Mux0~0_combout\)))) ) ) # ( !\c1|Mux0~1_combout\ & ( (!\SW[2]~input_o\ & (\c1|Mux0~2_combout\ & 
-- ((!\SW[3]~input_o\)))) # (\SW[2]~input_o\ & (((\c1|Mux0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux0~2_combout\,
	datab => \c1|ALT_INV_Mux0~0_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \c1|ALT_INV_Mux0~1_combout\,
	combout => \c1|Mux0~3_combout\);

-- Location: FF_X33_Y4_N2
\c1|cubeout[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(161));

-- Location: FF_X33_Y4_N26
\rc1|q[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(161),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(161));

-- Location: LABCELL_X33_Y4_N30
\c1|Mux159~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~27_combout\ = ( \rc1|q\(155) & ( (\rc1|q\(89)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(155) & ( (!\SW[0]~input_o\ & \rc1|q\(89)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(89),
	dataf => \rc1|ALT_INV_q\(155),
	combout => \c1|Mux159~27_combout\);

-- Location: LABCELL_X33_Y4_N3
\c1|Mux159~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~28_combout\ = ( \rc1|q\(155) & ( (\SW[0]~input_o\) # (\rc1|q\(20)) ) ) # ( !\rc1|q\(155) & ( (\rc1|q\(20) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(20),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(155),
	combout => \c1|Mux159~28_combout\);

-- Location: LABCELL_X33_Y4_N6
\c1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux6~0_combout\ = ( \c1|Mux159~28_combout\ & ( \c1|Mux159~25_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[2]~input_o\)) # (\c1|Mux159~26_combout\))) # (\SW[1]~input_o\ & (((\SW[2]~input_o\) # (\c1|Mux159~27_combout\)))) ) ) ) # ( !\c1|Mux159~28_combout\ & 
-- ( \c1|Mux159~25_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[2]~input_o\)) # (\c1|Mux159~26_combout\))) # (\SW[1]~input_o\ & (((\c1|Mux159~27_combout\ & !\SW[2]~input_o\)))) ) ) ) # ( \c1|Mux159~28_combout\ & ( !\c1|Mux159~25_combout\ & ( (!\SW[1]~input_o\ & 
-- (\c1|Mux159~26_combout\ & ((\SW[2]~input_o\)))) # (\SW[1]~input_o\ & (((\SW[2]~input_o\) # (\c1|Mux159~27_combout\)))) ) ) ) # ( !\c1|Mux159~28_combout\ & ( !\c1|Mux159~25_combout\ & ( (!\SW[1]~input_o\ & (\c1|Mux159~26_combout\ & ((\SW[2]~input_o\)))) # 
-- (\SW[1]~input_o\ & (((\c1|Mux159~27_combout\ & !\SW[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~26_combout\,
	datab => \c1|ALT_INV_Mux159~27_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux159~28_combout\,
	dataf => \c1|ALT_INV_Mux159~25_combout\,
	combout => \c1|Mux6~0_combout\);

-- Location: LABCELL_X33_Y4_N42
\c1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux6~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & ((\c1|Mux6~0_combout\))) # (\c1|cubeout[154]~0_combout\ & (\rc1|q\(155)))))) # (\c1|cubeout[47]~1_combout\ & ((!\c1|cubeout[154]~0_combout\ & 
-- (\rc1|q\(155))) # (\c1|cubeout[154]~0_combout\ & (((\rc1|q\(137))))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & ((\c1|Mux6~0_combout\))) # (\c1|cubeout[47]~1_combout\ & (\rc1|q\(161)))))) # 
-- (\c1|cubeout[154]~0_combout\ & (\rc1|q\(155))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000101000111000000110101010111011101010001111100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(155),
	datab => \c1|ALT_INV_cubeout[47]~1_combout\,
	datac => \rc1|ALT_INV_q\(161),
	datad => \c1|ALT_INV_cubeout[154]~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux6~0_combout\,
	datag => \rc1|ALT_INV_q\(137),
	combout => \c1|Mux6~1_combout\);

-- Location: FF_X33_Y4_N43
\c1|cubeout[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(155));

-- Location: FF_X33_Y4_N53
\rc1|q[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(155),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(155));

-- Location: LABCELL_X30_Y4_N12
\c1|Mux72~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux72~2_combout\ = ( \rc1|q\(62) & ( (!\SW[0]~input_o\ & (((\rc1|q\(89))) # (\SW[1]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(155))) # (\SW[1]~input_o\ & ((\rc1|q\(89)))))) ) ) # ( !\rc1|q\(62) & ( (!\SW[0]~input_o\ & 
-- (!\SW[1]~input_o\ & ((\rc1|q\(89))))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(155))) # (\SW[1]~input_o\ & ((\rc1|q\(89)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010011101000001001001110100100110101111110010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(155),
	datad => \rc1|ALT_INV_q\(89),
	dataf => \rc1|ALT_INV_q\(62),
	combout => \c1|Mux72~2_combout\);

-- Location: LABCELL_X36_Y4_N36
\c1|Mux72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux72~0_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(83) & ( ((\SW[1]~input_o\ & !\SW[3]~input_o\)) # (\rc1|q\(89)) ) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(83) & ( \rc1|q\(89) ) ) ) # ( \SW[0]~input_o\ & ( !\rc1|q\(83) & ( (\rc1|q\(89) & 
-- ((!\SW[1]~input_o\) # (\SW[3]~input_o\))) ) ) ) # ( !\SW[0]~input_o\ & ( !\rc1|q\(83) & ( \rc1|q\(89) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001010100010101010101010101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(89),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(83),
	combout => \c1|Mux72~0_combout\);

-- Location: MLABCELL_X34_Y2_N42
\c1|Mux72~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux72~1_combout\ = ( \rc1|q\(2) & ( \rc1|q\(89) & ( ((!\SW[0]~input_o\ & (\rc1|q\(107))) # (\SW[0]~input_o\ & ((\rc1|q\(134))))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(2) & ( \rc1|q\(89) & ( (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\rc1|q\(107)))) # 
-- (\SW[0]~input_o\ & (((\rc1|q\(134))) # (\SW[1]~input_o\))) ) ) ) # ( \rc1|q\(2) & ( !\rc1|q\(89) & ( (!\SW[0]~input_o\ & (((\rc1|q\(107))) # (\SW[1]~input_o\))) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\rc1|q\(134))))) ) ) ) # ( !\rc1|q\(2) & ( 
-- !\rc1|q\(89) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\rc1|q\(107))) # (\SW[0]~input_o\ & ((\rc1|q\(134)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(107),
	datad => \rc1|ALT_INV_q\(134),
	datae => \rc1|ALT_INV_q\(2),
	dataf => \rc1|ALT_INV_q\(89),
	combout => \c1|Mux72~1_combout\);

-- Location: MLABCELL_X34_Y2_N57
\c1|Mux72~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux72~3_combout\ = ( \c1|Mux72~1_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux72~2_combout\)) # (\SW[3]~input_o\))) # (\SW[2]~input_o\ & (((\c1|Mux72~0_combout\)))) ) ) # ( !\c1|Mux72~1_combout\ & ( (!\SW[2]~input_o\ & (!\SW[3]~input_o\ & 
-- (\c1|Mux72~2_combout\))) # (\SW[2]~input_o\ & (((\c1|Mux72~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001111001000100000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \c1|ALT_INV_Mux72~2_combout\,
	datac => \c1|ALT_INV_Mux72~0_combout\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \c1|ALT_INV_Mux72~1_combout\,
	combout => \c1|Mux72~3_combout\);

-- Location: FF_X34_Y2_N58
\c1|cubeout[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux72~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(89));

-- Location: MLABCELL_X34_Y2_N33
\rc1|q~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~25_combout\ = ( \c1|cubeout\(89) ) # ( !\c1|cubeout\(89) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(89),
	combout => \rc1|q~25_combout\);

-- Location: FF_X34_Y2_N35
\rc1|q[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~25_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(89));

-- Location: LABCELL_X30_Y4_N51
\c1|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux54~0_combout\ = ( \SW[0]~input_o\ & ( (!\SW[1]~input_o\ & (\rc1|q\(128))) # (\SW[1]~input_o\ & ((\rc1|q\(8)))) ) ) # ( !\SW[0]~input_o\ & ( (!\SW[1]~input_o\ & (\rc1|q\(101))) # (\SW[1]~input_o\ & ((\rc1|q\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(128),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(101),
	datad => \rc1|ALT_INV_q\(8),
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux54~0_combout\);

-- Location: LABCELL_X30_Y4_N6
\c1|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux54~1_combout\ = ( \c1|Mux159~23_combout\ & ( \c1|Mux54~0_combout\ & ( (!\c1|cubeout[105]~12_combout\) # ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux159~24_combout\))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(89)))) ) ) ) # ( 
-- !\c1|Mux159~23_combout\ & ( \c1|Mux54~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux159~24_combout\))) # (\c1|cubeout[105]~11_combout\ & 
-- (\rc1|q\(89))))) ) ) ) # ( \c1|Mux159~23_combout\ & ( !\c1|Mux54~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux159~24_combout\))) # 
-- (\c1|cubeout[105]~11_combout\ & (\rc1|q\(89))))) ) ) ) # ( !\c1|Mux159~23_combout\ & ( !\c1|Mux54~0_combout\ & ( (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux159~24_combout\))) # (\c1|cubeout[105]~11_combout\ & 
-- (\rc1|q\(89))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \rc1|ALT_INV_q\(89),
	datac => \c1|ALT_INV_cubeout[105]~11_combout\,
	datad => \c1|ALT_INV_Mux159~24_combout\,
	datae => \c1|ALT_INV_Mux159~23_combout\,
	dataf => \c1|ALT_INV_Mux54~0_combout\,
	combout => \c1|Mux54~1_combout\);

-- Location: FF_X30_Y4_N8
\c1|cubeout[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux54~1_combout\,
	asdata => \rc1|q\(107),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(107));

-- Location: LABCELL_X30_Y4_N48
\rc1|q~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~16_combout\ = ( \c1|cubeout\(107) ) # ( !\c1|cubeout\(107) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(107),
	combout => \rc1|q~16_combout\);

-- Location: FF_X30_Y4_N50
\rc1|q[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~16_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(107));

-- Location: LABCELL_X30_Y4_N15
\c1|Mux159~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~24_combout\ = ( \rc1|q\(107) & ( (!\SW[0]~input_o\) # (\rc1|q\(80)) ) ) # ( !\rc1|q\(107) & ( (\SW[0]~input_o\ & \rc1|q\(80)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(80),
	dataf => \rc1|ALT_INV_q\(107),
	combout => \c1|Mux159~24_combout\);

-- Location: LABCELL_X35_Y1_N15
\c1|Mux81~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux81~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (((\rc1|q\(26))))) # (\SW[2]~input_o\ & (\rc1|q\(74))))) # (\SW[0]~input_o\ & ((((\rc1|q\(80)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ & 
-- ((\rc1|q\(80)))) # (\SW[2]~input_o\ & (\rc1|q\(74)))))) # (\SW[0]~input_o\ & (((!\SW[2]~input_o\ & (\rc1|q\(62))) # (\SW[2]~input_o\ & ((\rc1|q\(80))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001000100000000110100010000111111011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(74),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(62),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(80),
	datag => \rc1|ALT_INV_q\(26),
	combout => \c1|Mux81~1_combout\);

-- Location: LABCELL_X35_Y1_N36
\c1|Mux81~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux81~0_combout\ = ( \rc1|q\(53) & ( \c1|Mux81~1_combout\ & ( (!\c1|cubeout[105]~11_combout\) # ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux159~24_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(134))))) ) ) ) # ( !\rc1|q\(53) & ( 
-- \c1|Mux81~1_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((!\c1|cubeout[105]~12_combout\)))) # (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux159~24_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(134)))))) ) ) ) # ( 
-- \rc1|q\(53) & ( !\c1|Mux81~1_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((\c1|cubeout[105]~12_combout\)))) # (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux159~24_combout\)) # (\c1|cubeout[105]~12_combout\ & 
-- ((\rc1|q\(134)))))) ) ) ) # ( !\rc1|q\(53) & ( !\c1|Mux81~1_combout\ & ( (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux159~24_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(134)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~11_combout\,
	datab => \c1|ALT_INV_Mux159~24_combout\,
	datac => \rc1|ALT_INV_q\(134),
	datad => \c1|ALT_INV_cubeout[105]~12_combout\,
	datae => \rc1|ALT_INV_q\(53),
	dataf => \c1|ALT_INV_Mux81~1_combout\,
	combout => \c1|Mux81~0_combout\);

-- Location: FF_X35_Y1_N37
\c1|cubeout[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux81~0_combout\,
	asdata => \rc1|q\(80),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(80));

-- Location: LABCELL_X33_Y1_N24
\rc1|q[80]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[80]~feeder_combout\ = ( \c1|cubeout\(80) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(80),
	combout => \rc1|q[80]~feeder_combout\);

-- Location: FF_X33_Y1_N26
\rc1|q[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[80]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(80));

-- Location: LABCELL_X30_Y2_N45
\c1|Mux87~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux87~0_combout\ = ( \rc1|q\(101) & ( \rc1|q\(20) & ( ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(47))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(128))))) # (\c1|cubeout[47]~8_combout\) ) ) ) # ( !\rc1|q\(101) & ( \rc1|q\(20) & ( 
-- (!\c1|cubeout[47]~7_combout\ & (\rc1|q\(47) & ((!\c1|cubeout[47]~8_combout\)))) # (\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\) # (\rc1|q\(128))))) ) ) ) # ( \rc1|q\(101) & ( !\rc1|q\(20) & ( (!\c1|cubeout[47]~7_combout\ & 
-- (((\c1|cubeout[47]~8_combout\)) # (\rc1|q\(47)))) # (\c1|cubeout[47]~7_combout\ & (((\rc1|q\(128) & !\c1|cubeout[47]~8_combout\)))) ) ) ) # ( !\rc1|q\(101) & ( !\rc1|q\(20) & ( (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(47))) 
-- # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(128)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(47),
	datab => \c1|ALT_INV_cubeout[47]~7_combout\,
	datac => \rc1|ALT_INV_q\(128),
	datad => \c1|ALT_INV_cubeout[47]~8_combout\,
	datae => \rc1|ALT_INV_q\(101),
	dataf => \rc1|ALT_INV_q\(20),
	combout => \c1|Mux87~0_combout\);

-- Location: LABCELL_X31_Y2_N45
\c1|Mux87~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux87~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (\rc1|q\(74))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux87~0_combout\))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(56)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~17_combout\ & (((!\c1|cubeout[73]~16_combout\ & (\rc1|q\(74))) # (\c1|cubeout[73]~16_combout\ & ((\c1|Mux87~0_combout\)))))) # (\c1|cubeout[73]~17_combout\ & ((!\c1|cubeout[73]~16_combout\ & (((\rc1|q\(80))))) # 
-- (\c1|cubeout[73]~16_combout\ & (\rc1|q\(74))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100000011010001110001000101010101110011110100011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(74),
	datab => \c1|ALT_INV_cubeout[73]~17_combout\,
	datac => \rc1|ALT_INV_q\(80),
	datad => \c1|ALT_INV_cubeout[73]~16_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux87~0_combout\,
	datag => \rc1|ALT_INV_q\(56),
	combout => \c1|Mux87~1_combout\);

-- Location: FF_X34_Y2_N47
\c1|cubeout[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	asdata => \c1|Mux87~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(74));

-- Location: FF_X34_Y2_N17
\rc1|q[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(74),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(74));

-- Location: LABCELL_X31_Y2_N30
\c1|Mux159~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~10_combout\ = ( \rc1|q\(56) & ( (!\SW[0]~input_o\) # (\rc1|q\(74)) ) ) # ( !\rc1|q\(56) & ( (\SW[0]~input_o\ & \rc1|q\(74)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(74),
	dataf => \rc1|ALT_INV_q\(56),
	combout => \c1|Mux159~10_combout\);

-- Location: LABCELL_X35_Y2_N24
\c1|Mux105~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux105~0_combout\ = ( \c1|Mux159~16_combout\ & ( \c1|Mux159~33_combout\ & ( (!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & (\c1|Mux159~4_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(110))))) ) ) ) # ( !\c1|Mux159~16_combout\ & ( \c1|Mux159~33_combout\ & ( 
-- (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux159~4_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(110)))))) ) ) ) # ( \c1|Mux159~16_combout\ & ( !\c1|Mux159~33_combout\ & ( (!\SW[2]~input_o\ & 
-- (((\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux159~4_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(110)))))) ) ) ) # ( !\c1|Mux159~16_combout\ & ( !\c1|Mux159~33_combout\ & ( (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & 
-- (\c1|Mux159~4_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(110)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~4_combout\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(110),
	datae => \c1|ALT_INV_Mux159~16_combout\,
	dataf => \c1|ALT_INV_Mux159~33_combout\,
	combout => \c1|Mux105~0_combout\);

-- Location: LABCELL_X35_Y2_N33
\c1|Mux105~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux105~1_combout\ = ( \c1|Mux159~22_combout\ & ( \c1|Mux105~0_combout\ & ( ((!\c1|cubeout[56]~31_combout\ & (\rc1|q\(56))) # (\c1|cubeout[56]~31_combout\ & ((\c1|Mux159~10_combout\)))) # (\c1|cubeout[56]~30_combout\) ) ) ) # ( !\c1|Mux159~22_combout\ 
-- & ( \c1|Mux105~0_combout\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & (\rc1|q\(56))) # (\c1|cubeout[56]~31_combout\ & ((\c1|Mux159~10_combout\))))) # (\c1|cubeout[56]~30_combout\ & (((!\c1|cubeout[56]~31_combout\)))) ) ) ) # ( 
-- \c1|Mux159~22_combout\ & ( !\c1|Mux105~0_combout\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & (\rc1|q\(56))) # (\c1|cubeout[56]~31_combout\ & ((\c1|Mux159~10_combout\))))) # (\c1|cubeout[56]~30_combout\ & 
-- (((\c1|cubeout[56]~31_combout\)))) ) ) ) # ( !\c1|Mux159~22_combout\ & ( !\c1|Mux105~0_combout\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & (\rc1|q\(56))) # (\c1|cubeout[56]~31_combout\ & ((\c1|Mux159~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(56),
	datab => \c1|ALT_INV_cubeout[56]~30_combout\,
	datac => \c1|ALT_INV_cubeout[56]~31_combout\,
	datad => \c1|ALT_INV_Mux159~10_combout\,
	datae => \c1|ALT_INV_Mux159~22_combout\,
	dataf => \c1|ALT_INV_Mux105~0_combout\,
	combout => \c1|Mux105~1_combout\);

-- Location: FF_X35_Y2_N35
\c1|cubeout[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux105~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(56));

-- Location: FF_X31_Y4_N50
\rc1|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(56),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(56));

-- Location: LABCELL_X36_Y2_N36
\c1|Mux159~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~33_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(83) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(83) & ( \rc1|q\(56) ) ) ) # ( !\SW[0]~input_o\ & ( !\rc1|q\(83) & ( \rc1|q\(56) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(56),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(83),
	combout => \c1|Mux159~33_combout\);

-- Location: LABCELL_X37_Y2_N27
\c1|Mux159~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~32_combout\ = ( \rc1|q\(83) & ( (\rc1|q\(89)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(83) & ( (!\SW[0]~input_o\ & \rc1|q\(89)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(89),
	dataf => \rc1|ALT_INV_q\(83),
	combout => \c1|Mux159~32_combout\);

-- Location: LABCELL_X36_Y2_N6
\c1|Mux159~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~31_combout\ = ( \rc1|q\(83) & ( (!\SW[0]~input_o\) # (\rc1|q\(161)) ) ) # ( !\rc1|q\(83) & ( (\rc1|q\(161) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(161),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(83),
	combout => \c1|Mux159~31_combout\);

-- Location: LABCELL_X36_Y2_N18
\c1|Mux78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux78~0_combout\ = ( \SW[1]~input_o\ & ( \c1|Mux159~31_combout\ & ( (!\SW[3]~input_o\ & (\c1|Mux159~33_combout\)) # (\SW[3]~input_o\ & ((\c1|Mux159~34_combout\))) ) ) ) # ( !\SW[1]~input_o\ & ( \c1|Mux159~31_combout\ & ( (!\SW[3]~input_o\) # 
-- (\c1|Mux159~32_combout\) ) ) ) # ( \SW[1]~input_o\ & ( !\c1|Mux159~31_combout\ & ( (!\SW[3]~input_o\ & (\c1|Mux159~33_combout\)) # (\SW[3]~input_o\ & ((\c1|Mux159~34_combout\))) ) ) ) # ( !\SW[1]~input_o\ & ( !\c1|Mux159~31_combout\ & ( 
-- (\c1|Mux159~32_combout\ & \SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux159~33_combout\,
	datab => \c1|ALT_INV_Mux159~34_combout\,
	datac => \c1|ALT_INV_Mux159~32_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \c1|ALT_INV_Mux159~31_combout\,
	combout => \c1|Mux78~0_combout\);

-- Location: LABCELL_X36_Y2_N24
\c1|Mux78~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux78~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & (\c1|Mux78~0_combout\)) # (\c1|cubeout[83]~19_combout\ & ((\rc1|q\(83))))))) # (\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & 
-- ((\rc1|q\(83)))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(116)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (\c1|Mux78~0_combout\)) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(101))))))) # 
-- (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(83)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001000100000101001110111101011110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~18_combout\,
	datab => \c1|ALT_INV_Mux78~0_combout\,
	datac => \rc1|ALT_INV_q\(101),
	datad => \c1|ALT_INV_cubeout[83]~19_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(83),
	datag => \rc1|ALT_INV_q\(116),
	combout => \c1|Mux78~1_combout\);

-- Location: FF_X36_Y2_N26
\c1|cubeout[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux78~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(83));

-- Location: LABCELL_X36_Y2_N15
\rc1|q~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~22_combout\ = ( \c1|cubeout\(83) ) # ( !\c1|cubeout\(83) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(83),
	combout => \rc1|q~22_combout\);

-- Location: FF_X36_Y2_N17
\rc1|q[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~22_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(83));

-- Location: LABCELL_X36_Y2_N3
\c1|Mux159~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~34_combout\ = ( \rc1|q\(83) & ( (!\SW[0]~input_o\) # (\rc1|q\(20)) ) ) # ( !\rc1|q\(83) & ( (\SW[0]~input_o\ & \rc1|q\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(20),
	dataf => \rc1|ALT_INV_q\(83),
	combout => \c1|Mux159~34_combout\);

-- Location: LABCELL_X35_Y1_N6
\c1|Mux159~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux159~9_combout\ = ( \rc1|q\(20) & ( (!\SW[0]~input_o\) # (\rc1|q\(53)) ) ) # ( !\rc1|q\(20) & ( (\SW[0]~input_o\ & \rc1|q\(53)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(53),
	dataf => \rc1|ALT_INV_q\(20),
	combout => \c1|Mux159~9_combout\);

-- Location: LABCELL_X35_Y1_N54
\c1|Mux141~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux141~0_combout\ = ( \c1|Mux159~1_combout\ & ( \c1|Mux159~13_combout\ & ( (!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & ((\c1|Mux159~28_combout\))) # (\SW[1]~input_o\ & (\rc1|q\(74)))) ) ) ) # ( !\c1|Mux159~1_combout\ & ( \c1|Mux159~13_combout\ & ( 
-- (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & ((\c1|Mux159~28_combout\))) # (\SW[1]~input_o\ & (\rc1|q\(74))))) ) ) ) # ( \c1|Mux159~1_combout\ & ( !\c1|Mux159~13_combout\ & ( (!\SW[2]~input_o\ & 
-- (((\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & ((\c1|Mux159~28_combout\))) # (\SW[1]~input_o\ & (\rc1|q\(74))))) ) ) ) # ( !\c1|Mux159~1_combout\ & ( !\c1|Mux159~13_combout\ & ( (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & 
-- ((\c1|Mux159~28_combout\))) # (\SW[1]~input_o\ & (\rc1|q\(74))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(74),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \c1|ALT_INV_Mux159~28_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux159~1_combout\,
	dataf => \c1|ALT_INV_Mux159~13_combout\,
	combout => \c1|Mux141~0_combout\);

-- Location: LABCELL_X35_Y1_N18
\c1|Mux141~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux141~1_combout\ = ( \c1|cubeout[56]~30_combout\ & ( \c1|Mux141~0_combout\ & ( (!\c1|cubeout[56]~31_combout\) # (\c1|Mux159~34_combout\) ) ) ) # ( !\c1|cubeout[56]~30_combout\ & ( \c1|Mux141~0_combout\ & ( (!\c1|cubeout[56]~31_combout\ & 
-- (\rc1|q\(20))) # (\c1|cubeout[56]~31_combout\ & ((\c1|Mux159~9_combout\))) ) ) ) # ( \c1|cubeout[56]~30_combout\ & ( !\c1|Mux141~0_combout\ & ( (\c1|cubeout[56]~31_combout\ & \c1|Mux159~34_combout\) ) ) ) # ( !\c1|cubeout[56]~30_combout\ & ( 
-- !\c1|Mux141~0_combout\ & ( (!\c1|cubeout[56]~31_combout\ & (\rc1|q\(20))) # (\c1|cubeout[56]~31_combout\ & ((\c1|Mux159~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[56]~31_combout\,
	datab => \rc1|ALT_INV_q\(20),
	datac => \c1|ALT_INV_Mux159~34_combout\,
	datad => \c1|ALT_INV_Mux159~9_combout\,
	datae => \c1|ALT_INV_cubeout[56]~30_combout\,
	dataf => \c1|ALT_INV_Mux141~0_combout\,
	combout => \c1|Mux141~1_combout\);

-- Location: FF_X35_Y1_N20
\c1|cubeout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux141~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(20));

-- Location: LABCELL_X35_Y1_N42
\rc1|q~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~30_combout\ = ( \c1|cubeout\(20) ) # ( !\c1|cubeout\(20) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(20),
	combout => \rc1|q~30_combout\);

-- Location: FF_X35_Y1_N44
\rc1|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~30_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(20));

-- Location: LABCELL_X35_Y1_N0
\rtl~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~188_combout\ = ( \rc1|q\(116) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(4) & ((\rc1|q\(20)))) # (\dcc|drawState\(4) & (\rc1|q\(12))))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4))))) ) ) # ( !\rc1|q\(116) & ( (!\dcc|drawState\(5) & 
-- ((!\dcc|drawState\(4) & ((\rc1|q\(20)))) # (\dcc|drawState\(4) & (\rc1|q\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010010111100100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \rc1|ALT_INV_q\(12),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(20),
	dataf => \rc1|ALT_INV_q\(116),
	combout => \rtl~188_combout\);

-- Location: LABCELL_X35_Y3_N9
\dcc|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~0_combout\ = ( \dcc|drawState\(7) & ( !\dcc|drawState\(8) ) ) # ( !\dcc|drawState\(7) & ( \dcc|drawState\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_drawState\(8),
	dataf => \dcc|ALT_INV_drawState\(7),
	combout => \dcc|Selector0~0_combout\);

-- Location: LABCELL_X37_Y4_N3
\c1|cubeout[70]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[70]~21_combout\ = (!\SW[3]~input_o\ & (\SW[1]~input_o\ & ((\SW[2]~input_o\)))) # (\SW[3]~input_o\ & (!\SW[1]~input_o\ $ (((\SW[0]~input_o\ & !\SW[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100101011010000010010101101000001001010110100000100101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[70]~21_combout\);

-- Location: LABCELL_X37_Y5_N30
\c1|Mux69~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux69~0_combout\ = ( \SW[3]~input_o\ & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\))) # (\SW[1]~input_o\ & (!\SW[2]~input_o\ & \SW[0]~input_o\)) ) ) # ( !\SW[3]~input_o\ & ( (\SW[2]~input_o\ & (\SW[1]~input_o\ & \SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111110000000011001111000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|Mux69~0_combout\);

-- Location: LABCELL_X23_Y5_N42
\c1|cubeout[70]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[70]~20_combout\ = ( !\SW[2]~input_o\ & ( \SW[3]~input_o\ & ( !\SW[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[70]~20_combout\);

-- Location: LABCELL_X33_Y2_N15
\c1|cubeout[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[57]~22_combout\ = ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\) # (\SW[3]~input_o\))) ) ) # ( !\SW[1]~input_o\ & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\ & !\SW[2]~input_o\)) # (\SW[3]~input_o\ & (!\SW[0]~input_o\ & 
-- \SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001010000000010100101000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[57]~22_combout\);

-- Location: LABCELL_X37_Y6_N3
\c1|cubeout[47]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[47]~27_combout\ = ( !\SW[2]~input_o\ & ( !\SW[1]~input_o\ & ( !\SW[3]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[47]~27_combout\);

-- Location: MLABCELL_X39_Y6_N0
\c1|cubeout[86]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[86]~28_combout\ = ( \SW[2]~input_o\ & ( \SW[1]~input_o\ & ( (!\SW[3]~input_o\ & \SW[0]~input_o\) ) ) ) # ( !\SW[2]~input_o\ & ( \SW[1]~input_o\ & ( (!\SW[3]~input_o\ & !\SW[0]~input_o\) ) ) ) # ( !\SW[2]~input_o\ & ( !\SW[1]~input_o\ & ( 
-- (\SW[0]~input_o\) # (\SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111000000000000000010100000101000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[86]~28_combout\);

-- Location: MLABCELL_X34_Y6_N51
\c1|cubeout[152]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[152]~3_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & \SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[152]~3_combout\);

-- Location: LABCELL_X23_Y5_N57
\c1|cubeout[152]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[152]~2_combout\ = ( !\SW[2]~input_o\ & ( \SW[3]~input_o\ & ( (!\SW[1]~input_o\) # (!\SW[0]~input_o\) ) ) ) # ( \SW[2]~input_o\ & ( !\SW[3]~input_o\ & ( \SW[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[152]~2_combout\);

-- Location: LABCELL_X36_Y4_N0
\c1|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux63~0_combout\ = ( \SW[0]~input_o\ & ( (\rc1|q\(98) & ((!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # (!\SW[1]~input_o\))) # (\SW[3]~input_o\ & ((\SW[1]~input_o\) # (\SW[2]~input_o\))))) ) ) # ( !\SW[0]~input_o\ & ( (\rc1|q\(98) & ((!\SW[3]~input_o\) # 
-- (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000110100001011000010110000101100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(98),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux63~0_combout\);

-- Location: LABCELL_X29_Y4_N27
\c1|cubeout[158]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[158]~14_combout\ = ( \SW[2]~input_o\ ) # ( !\SW[2]~input_o\ & ( !\SW[1]~input_o\ $ (\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[158]~14_combout\);

-- Location: LABCELL_X37_Y2_N21
\c1|cubeout[145]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[145]~26_combout\ = ( \SW[0]~input_o\ & ( !\SW[1]~input_o\ ) ) # ( !\SW[0]~input_o\ & ( \SW[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|cubeout[145]~26_combout\);

-- Location: LABCELL_X36_Y5_N6
\c1|cubeout[119]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[119]~4_combout\ = ( \SW[1]~input_o\ & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # (!\SW[0]~input_o\))) ) ) # ( !\SW[1]~input_o\ & ( (\SW[2]~input_o\ & !\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[119]~4_combout\);

-- Location: MLABCELL_X39_Y4_N9
\c1|Mux84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux84~0_combout\ = ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & \SW[0]~input_o\) ) ) # ( !\SW[1]~input_o\ & ( (\SW[2]~input_o\ & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|Mux84~0_combout\);

-- Location: LABCELL_X36_Y4_N33
\c1|cubeout[111]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[111]~23_combout\ = ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & ((\SW[0]~input_o\) # (\SW[3]~input_o\))) ) ) # ( !\SW[1]~input_o\ & ( \SW[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[111]~23_combout\);

-- Location: MLABCELL_X34_Y5_N54
\c1|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux57~0_combout\ = ( \SW[3]~input_o\ & ( (!\SW[0]~input_o\ & (!\SW[2]~input_o\ & !\SW[1]~input_o\)) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & !\SW[1]~input_o\)) # (\SW[0]~input_o\ & ((\SW[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010110000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|Mux57~0_combout\);

-- Location: MLABCELL_X34_Y1_N12
\c1|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux36~0_combout\ = ( \rc1|q\(71) & ( \rc1|q\(152) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(113))) # (\SW[2]~input_o\))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(71) & ( \rc1|q\(152) & ( (!\SW[3]~input_o\ & 
-- (((\SW[0]~input_o\ & \rc1|q\(113))) # (\SW[2]~input_o\))) ) ) ) # ( \rc1|q\(71) & ( !\rc1|q\(152) & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\ & (\rc1|q\(113) & !\SW[2]~input_o\))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(71) & ( 
-- !\rc1|q\(152) & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\ & (\rc1|q\(113) & !\SW[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000010001100100010000000010101010100100011011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(113),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(71),
	dataf => \rc1|ALT_INV_q\(152),
	combout => \c1|Mux36~0_combout\);

-- Location: LABCELL_X31_Y6_N45
\c1|cubeout[104]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[104]~24_combout\ = ( \SW[2]~input_o\ & ( (!\SW[3]~input_o\ & !\SW[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[104]~24_combout\);

-- Location: LABCELL_X37_Y6_N51
\c1|cubeout[104]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[104]~25_combout\ = (!\SW[3]~input_o\ & (!\SW[1]~input_o\ $ (((!\SW[2]~input_o\) # (\SW[0]~input_o\))))) # (\SW[3]~input_o\ & (!\SW[1]~input_o\ & ((!\SW[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010000010011001101000001001100110100000100110011010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	combout => \c1|cubeout[104]~25_combout\);

-- Location: LABCELL_X30_Y7_N39
\c1|cubeout[130]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[130]~32_combout\ = ( \SW[3]~input_o\ & ( (!\SW[0]~input_o\ $ (\SW[1]~input_o\)) # (\SW[2]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\) # (!\SW[1]~input_o\))) # (\SW[2]~input_o\ & ((\SW[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110110101101101011011010110111010111110101111101011111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[130]~32_combout\);

-- Location: LABCELL_X29_Y1_N30
\c1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux30~0_combout\ = ( !\SW[3]~input_o\ & ( \SW[2]~input_o\ & ( (!\SW[1]~input_o\ & !\SW[0]~input_o\) ) ) ) # ( \SW[3]~input_o\ & ( !\SW[2]~input_o\ & ( !\SW[1]~input_o\ $ (!\SW[0]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( !\SW[2]~input_o\ & ( 
-- (\SW[1]~input_o\ & \SW[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100111100110011001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|Mux30~0_combout\);

-- Location: LABCELL_X33_Y6_N54
\c1|cubeout[145]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[145]~6_combout\ = ( \SW[3]~input_o\ & ( (!\SW[0]~input_o\ $ (\SW[1]~input_o\)) # (\SW[2]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\) # (!\SW[0]~input_o\ $ (\SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100101111111111010010110100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|cubeout[145]~6_combout\);

-- Location: MLABCELL_X34_Y1_N27
\c1|Mux84~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux84~2_combout\ = ( \rc1|q\(50) & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\) # ((\rc1|q\(71) & \SW[0]~input_o\)))) ) ) # ( !\rc1|q\(50) & ( (\rc1|q\(71) & (\SW[0]~input_o\ & (!\SW[2]~input_o\ & \SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000011110000000100001111000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(71),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(50),
	combout => \c1|Mux84~2_combout\);

-- Location: MLABCELL_X39_Y4_N48
\c1|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux57~1_combout\ = ( \rc1|q\(77) & ( \rc1|q\(92) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & ((\rc1|q\(98)))))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(77) & ( \rc1|q\(92) & ( 
-- (!\SW[3]~input_o\ & (((\SW[2]~input_o\ & \rc1|q\(98))))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( \rc1|q\(77) & ( !\rc1|q\(92) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & ((\rc1|q\(98)))))) ) ) ) # ( 
-- !\rc1|q\(77) & ( !\rc1|q\(92) & ( (\SW[2]~input_o\ & (\rc1|q\(98) & !\SW[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000010001110000000000000011101010100100011110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(98),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(77),
	dataf => \rc1|ALT_INV_q\(92),
	combout => \c1|Mux57~1_combout\);

-- Location: MLABCELL_X39_Y6_N42
\c1|cubeout[63]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[63]~29_combout\ = ( \SW[2]~input_o\ & ( \SW[1]~input_o\ & ( (!\SW[3]~input_o\ & !\SW[0]~input_o\) ) ) ) # ( !\SW[2]~input_o\ & ( \SW[1]~input_o\ & ( \SW[3]~input_o\ ) ) ) # ( \SW[2]~input_o\ & ( !\SW[1]~input_o\ & ( (\SW[0]~input_o\) # 
-- (\SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111101010101010101011010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|cubeout[63]~29_combout\);

-- Location: LABCELL_X35_Y6_N30
\c1|Mux117~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux117~0_combout\ = ( \SW[2]~input_o\ & ( (!\SW[0]~input_o\ & (!\SW[1]~input_o\ $ (!\SW[3]~input_o\))) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ & !\SW[3]~input_o\)) ) ) # ( !\SW[2]~input_o\ & ( (\SW[0]~input_o\ & (\SW[1]~input_o\ & \SW[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100111100110000000011110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|Mux117~0_combout\);

-- Location: MLABCELL_X39_Y4_N30
\c1|Mux117~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux117~2_combout\ = ( \rc1|q\(113) & ( (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & (!\SW[0]~input_o\ & \rc1|q\(23))))) ) ) # ( !\rc1|q\(113) & ( (\SW[2]~input_o\ & (\SW[3]~input_o\ & (!\SW[0]~input_o\ & 
-- \rc1|q\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000010000100100000001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(23),
	dataf => \rc1|ALT_INV_q\(113),
	combout => \c1|Mux117~2_combout\);

-- Location: LABCELL_X37_Y1_N51
\c1|Mux117~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux117~1_combout\ = ( \rc1|q\(50) & ( \rc1|q\(32) & ( !\SW[3]~input_o\ ) ) ) # ( !\rc1|q\(50) & ( \rc1|q\(32) & ( (!\SW[1]~input_o\ & !\SW[3]~input_o\) ) ) ) # ( \rc1|q\(50) & ( !\rc1|q\(32) & ( (\SW[1]~input_o\ & !\SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010010001000100010001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(50),
	dataf => \rc1|ALT_INV_q\(32),
	combout => \c1|Mux117~1_combout\);

-- Location: MLABCELL_X39_Y1_N51
\c1|Mux117~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux117~3_combout\ = ( \c1|Mux117~1_combout\ & ( \rc1|q\(44) & ( (!\c1|Mux117~0_combout\) # (\c1|cubeout[63]~29_combout\) ) ) ) # ( !\c1|Mux117~1_combout\ & ( \rc1|q\(44) & ( (!\c1|Mux117~0_combout\) # ((\c1|cubeout[63]~29_combout\ & 
-- \c1|Mux117~2_combout\)) ) ) ) # ( \c1|Mux117~1_combout\ & ( !\rc1|q\(44) & ( \c1|cubeout[63]~29_combout\ ) ) ) # ( !\c1|Mux117~1_combout\ & ( !\rc1|q\(44) & ( (\c1|cubeout[63]~29_combout\ & \c1|Mux117~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010101010101010111110000111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[63]~29_combout\,
	datac => \c1|ALT_INV_Mux117~0_combout\,
	datad => \c1|ALT_INV_Mux117~2_combout\,
	datae => \c1|ALT_INV_Mux117~1_combout\,
	dataf => \rc1|ALT_INV_q\(44),
	combout => \c1|Mux117~3_combout\);

-- Location: FF_X39_Y1_N53
\c1|cubeout[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux117~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(44));

-- Location: MLABCELL_X39_Y1_N18
\rc1|q~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~33_combout\ = ( \KEY[3]~input_o\ & ( \c1|cubeout\(44) ) ) # ( !\KEY[3]~input_o\ & ( \c1|cubeout\(44) ) ) # ( !\KEY[3]~input_o\ & ( !\c1|cubeout\(44) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(44),
	combout => \rc1|q~33_combout\);

-- Location: FF_X39_Y1_N20
\rc1|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~33_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(44));

-- Location: LABCELL_X37_Y2_N30
\c1|Mux129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux129~0_combout\ = ( \rc1|q\(38) & ( \rc1|q\(44) & ( ((!\SW[1]~input_o\ & ((\rc1|q\(59)))) # (\SW[1]~input_o\ & (\rc1|q\(158)))) # (\SW[2]~input_o\) ) ) ) # ( !\rc1|q\(38) & ( \rc1|q\(44) & ( (!\SW[2]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(59)))) 
-- # (\SW[1]~input_o\ & (\rc1|q\(158))))) # (\SW[2]~input_o\ & (((\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(38) & ( !\rc1|q\(44) & ( (!\SW[2]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(59)))) # (\SW[1]~input_o\ & (\rc1|q\(158))))) # (\SW[2]~input_o\ & 
-- (((!\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(38) & ( !\rc1|q\(44) & ( (!\SW[2]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(59)))) # (\SW[1]~input_o\ & (\rc1|q\(158))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(158),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(59),
	datae => \rc1|ALT_INV_q\(38),
	dataf => \rc1|ALT_INV_q\(44),
	combout => \c1|Mux129~0_combout\);

-- Location: LABCELL_X37_Y2_N24
\c1|Mux129~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux129~1_combout\ = ( \c1|Mux129~0_combout\ & ( ((\c1|cubeout[145]~26_combout\ & !\SW[3]~input_o\)) # (\rc1|q\(32)) ) ) # ( !\c1|Mux129~0_combout\ & ( (\rc1|q\(32) & ((!\c1|cubeout[145]~26_combout\) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110011001100000011001100111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(32),
	datac => \c1|ALT_INV_cubeout[145]~26_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \c1|ALT_INV_Mux129~0_combout\,
	combout => \c1|Mux129~1_combout\);

-- Location: FF_X37_Y2_N26
\c1|cubeout[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux129~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(32));

-- Location: LABCELL_X37_Y2_N39
\rc1|q~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~28_combout\ = ( \c1|cubeout\(32) ) # ( !\c1|cubeout\(32) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(32),
	combout => \rc1|q~28_combout\);

-- Location: FF_X37_Y2_N41
\rc1|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~28_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(32));

-- Location: LABCELL_X36_Y2_N54
\c1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux3~0_combout\ = ( \rc1|q\(146) & ( \rc1|q\(86) & ( ((!\SW[3]~input_o\ & ((\rc1|q\(32)))) # (\SW[3]~input_o\ & (\rc1|q\(152)))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(146) & ( \rc1|q\(86) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(32)))) 
-- # (\SW[3]~input_o\ & (\rc1|q\(152))))) # (\SW[1]~input_o\ & (((!\SW[3]~input_o\)))) ) ) ) # ( \rc1|q\(146) & ( !\rc1|q\(86) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(32)))) # (\SW[3]~input_o\ & (\rc1|q\(152))))) # (\SW[1]~input_o\ & 
-- (((\SW[3]~input_o\)))) ) ) ) # ( !\rc1|q\(146) & ( !\rc1|q\(86) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(32)))) # (\SW[3]~input_o\ & (\rc1|q\(152))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(152),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(32),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(146),
	dataf => \rc1|ALT_INV_q\(86),
	combout => \c1|Mux3~0_combout\);

-- Location: LABCELL_X33_Y3_N54
\c1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux3~1_combout\ = ( \rc1|q\(158) & ( (\c1|Mux3~0_combout\) # (\c1|cubeout[158]~14_combout\) ) ) # ( !\rc1|q\(158) & ( (!\c1|cubeout[158]~14_combout\ & \c1|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_cubeout[158]~14_combout\,
	datad => \c1|ALT_INV_Mux3~0_combout\,
	dataf => \rc1|ALT_INV_q\(158),
	combout => \c1|Mux3~1_combout\);

-- Location: FF_X33_Y3_N56
\c1|cubeout[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(158));

-- Location: FF_X33_Y3_N20
\rc1|q[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(158),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(158));

-- Location: MLABCELL_X34_Y1_N39
\c1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux15~0_combout\ = ( \SW[3]~input_o\ & ( \rc1|q\(119) & ( (!\SW[1]~input_o\ & ((\rc1|q\(158)))) # (\SW[1]~input_o\ & (\rc1|q\(140))) ) ) ) # ( !\SW[3]~input_o\ & ( \rc1|q\(119) & ( (!\SW[1]~input_o\) # (\rc1|q\(11)) ) ) ) # ( \SW[3]~input_o\ & ( 
-- !\rc1|q\(119) & ( (!\SW[1]~input_o\ & ((\rc1|q\(158)))) # (\SW[1]~input_o\ & (\rc1|q\(140))) ) ) ) # ( !\SW[3]~input_o\ & ( !\rc1|q\(119) & ( (\SW[1]~input_o\ & \rc1|q\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \rc1|ALT_INV_q\(140),
	datac => \rc1|ALT_INV_q\(11),
	datad => \rc1|ALT_INV_q\(158),
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(119),
	combout => \c1|Mux15~0_combout\);

-- Location: MLABCELL_X34_Y1_N3
\c1|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux15~1_combout\ = ( \c1|cubeout[145]~6_combout\ & ( \c1|Mux15~0_combout\ & ( \rc1|q\(146) ) ) ) # ( !\c1|cubeout[145]~6_combout\ & ( \c1|Mux15~0_combout\ ) ) # ( \c1|cubeout[145]~6_combout\ & ( !\c1|Mux15~0_combout\ & ( \rc1|q\(146) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(146),
	datae => \c1|ALT_INV_cubeout[145]~6_combout\,
	dataf => \c1|ALT_INV_Mux15~0_combout\,
	combout => \c1|Mux15~1_combout\);

-- Location: FF_X34_Y1_N5
\c1|cubeout[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(146));

-- Location: FF_X34_Y1_N17
\rc1|q[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(146),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(146));

-- Location: MLABCELL_X34_Y2_N54
\c1|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux21~1_combout\ = ( \rc1|q\(146) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\) # (\rc1|q\(152)))) ) ) # ( !\rc1|q\(146) & ( (\SW[3]~input_o\ & (\SW[1]~input_o\ & \rc1|q\(152))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(152),
	dataf => \rc1|ALT_INV_q\(146),
	combout => \c1|Mux21~1_combout\);

-- Location: LABCELL_X33_Y2_N45
\c1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux21~0_combout\ = ( \rc1|q\(50) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(104))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\))))) ) ) # ( !\rc1|q\(50) & ( (\rc1|q\(104) & (!\SW[3]~input_o\ & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000110000000101000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(104),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(50),
	combout => \c1|Mux21~0_combout\);

-- Location: MLABCELL_X34_Y2_N6
\c1|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux21~2_combout\ = ( \c1|Mux21~1_combout\ & ( \c1|Mux21~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # ((!\c1|Mux30~0_combout\ & \rc1|q\(140))) ) ) ) # ( !\c1|Mux21~1_combout\ & ( \c1|Mux21~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # 
-- ((!\c1|Mux30~0_combout\ & \rc1|q\(140))) ) ) ) # ( \c1|Mux21~1_combout\ & ( !\c1|Mux21~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # ((!\c1|Mux30~0_combout\ & \rc1|q\(140))) ) ) ) # ( !\c1|Mux21~1_combout\ & ( !\c1|Mux21~0_combout\ & ( 
-- (!\c1|Mux30~0_combout\ & \rc1|q\(140)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010111111110000101011111111000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux30~0_combout\,
	datac => \rc1|ALT_INV_q\(140),
	datad => \c1|ALT_INV_cubeout[130]~32_combout\,
	datae => \c1|ALT_INV_Mux21~1_combout\,
	dataf => \c1|ALT_INV_Mux21~0_combout\,
	combout => \c1|Mux21~2_combout\);

-- Location: FF_X34_Y2_N7
\c1|cubeout[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(140));

-- Location: FF_X34_Y2_N53
\rc1|q[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(140),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(140));

-- Location: MLABCELL_X39_Y4_N12
\c1|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux57~2_combout\ = ( \rc1|q\(140) & ( \rc1|q\(104) & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & ((\c1|cubeout[104]~24_combout\) # (\c1|Mux57~1_combout\)))) ) ) ) # ( !\rc1|q\(140) & ( \rc1|q\(104) & ( (!\c1|Mux57~0_combout\) # 
-- ((\c1|Mux57~1_combout\ & (!\c1|cubeout[104]~24_combout\ & \c1|cubeout[104]~25_combout\))) ) ) ) # ( \rc1|q\(140) & ( !\rc1|q\(104) & ( (\c1|cubeout[104]~25_combout\ & ((\c1|cubeout[104]~24_combout\) # (\c1|Mux57~1_combout\))) ) ) ) # ( !\rc1|q\(140) & ( 
-- !\rc1|q\(104) & ( (\c1|Mux57~1_combout\ & (!\c1|cubeout[104]~24_combout\ & \c1|cubeout[104]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101111111001100110111001100110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux57~1_combout\,
	datab => \c1|ALT_INV_Mux57~0_combout\,
	datac => \c1|ALT_INV_cubeout[104]~24_combout\,
	datad => \c1|ALT_INV_cubeout[104]~25_combout\,
	datae => \rc1|ALT_INV_q\(140),
	dataf => \rc1|ALT_INV_q\(104),
	combout => \c1|Mux57~2_combout\);

-- Location: FF_X39_Y4_N14
\c1|cubeout[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux57~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(104));

-- Location: MLABCELL_X39_Y4_N33
\rc1|q~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~27_combout\ = ( \c1|cubeout\(104) ) # ( !\c1|cubeout\(104) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(104),
	combout => \rc1|q~27_combout\);

-- Location: FF_X39_Y4_N35
\rc1|q[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~27_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(104));

-- Location: MLABCELL_X39_Y4_N24
\c1|Mux84~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux84~1_combout\ = ( \rc1|q\(65) & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & ((\SW[3]~input_o\) # (\rc1|q\(104))))) ) ) # ( !\rc1|q\(65) & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & (\rc1|q\(104) & !\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(104),
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(65),
	combout => \c1|Mux84~1_combout\);

-- Location: MLABCELL_X34_Y1_N54
\c1|Mux84~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux84~3_combout\ = ( \c1|Mux84~2_combout\ & ( \c1|Mux84~1_combout\ & ( ((\rc1|q\(77) & !\c1|Mux84~0_combout\)) # (\c1|cubeout[111]~23_combout\) ) ) ) # ( !\c1|Mux84~2_combout\ & ( \c1|Mux84~1_combout\ & ( ((\rc1|q\(77) & !\c1|Mux84~0_combout\)) # 
-- (\c1|cubeout[111]~23_combout\) ) ) ) # ( \c1|Mux84~2_combout\ & ( !\c1|Mux84~1_combout\ & ( ((\rc1|q\(77) & !\c1|Mux84~0_combout\)) # (\c1|cubeout[111]~23_combout\) ) ) ) # ( !\c1|Mux84~2_combout\ & ( !\c1|Mux84~1_combout\ & ( (\rc1|q\(77) & 
-- !\c1|Mux84~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010111110101010101011111010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[111]~23_combout\,
	datac => \rc1|ALT_INV_q\(77),
	datad => \c1|ALT_INV_Mux84~0_combout\,
	datae => \c1|ALT_INV_Mux84~2_combout\,
	dataf => \c1|ALT_INV_Mux84~1_combout\,
	combout => \c1|Mux84~3_combout\);

-- Location: FF_X34_Y1_N56
\c1|cubeout[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux84~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(77));

-- Location: FF_X34_Y1_N38
\rc1|q[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(77),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(77));

-- Location: MLABCELL_X34_Y5_N27
\c1|cubeout[119]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|cubeout[119]~5_combout\ = ( !\SW[0]~input_o\ & ( (!\SW[1]~input_o\ & \SW[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|cubeout[119]~5_combout\);

-- Location: MLABCELL_X39_Y2_N36
\c1|Mux111~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux111~1_combout\ = ( \rc1|q\(38) & ( \rc1|q\(44) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\SW[2]~input_o\))) # (\SW[0]~input_o\ & (((\rc1|q\(140)) # (\SW[2]~input_o\)))) ) ) ) # ( !\rc1|q\(38) & ( \rc1|q\(44) & ( (\SW[0]~input_o\ & 
-- ((!\SW[2]~input_o\ & ((\rc1|q\(140)))) # (\SW[2]~input_o\ & (!\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(38) & ( !\rc1|q\(44) & ( (!\SW[2]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(140))))) # (\SW[2]~input_o\ & (\SW[1]~input_o\)) ) ) ) # ( !\rc1|q\(38) & ( 
-- !\rc1|q\(44) & ( (\SW[0]~input_o\ & (!\SW[2]~input_o\ & \rc1|q\(140))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000001010011010100000010001100100000011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(140),
	datae => \rc1|ALT_INV_q\(38),
	dataf => \rc1|ALT_INV_q\(44),
	combout => \c1|Mux111~1_combout\);

-- Location: LABCELL_X37_Y2_N48
\c1|Mux111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux111~0_combout\ = ( \SW[2]~input_o\ & ( (\rc1|q\(50) & (((\SW[0]~input_o\ & \SW[1]~input_o\)) # (\SW[3]~input_o\))) ) ) # ( !\SW[2]~input_o\ & ( (\rc1|q\(50) & ((!\SW[0]~input_o\) # ((!\SW[1]~input_o\) # (\SW[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(50),
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|Mux111~0_combout\);

-- Location: LABCELL_X37_Y2_N6
\c1|Mux111~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux111~2_combout\ = ( \c1|Mux111~0_combout\ ) # ( !\c1|Mux111~0_combout\ & ( (\c1|cubeout[119]~4_combout\ & (((\rc1|q\(77) & \c1|cubeout[119]~5_combout\)) # (\c1|Mux111~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(77),
	datab => \c1|ALT_INV_cubeout[119]~4_combout\,
	datac => \c1|ALT_INV_cubeout[119]~5_combout\,
	datad => \c1|ALT_INV_Mux111~1_combout\,
	dataf => \c1|ALT_INV_Mux111~0_combout\,
	combout => \c1|Mux111~2_combout\);

-- Location: FF_X37_Y2_N8
\c1|cubeout[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux111~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(50));

-- Location: LABCELL_X37_Y2_N36
\rc1|q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~3_combout\ = ( \c1|cubeout\(50) ) # ( !\c1|cubeout\(50) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(50),
	combout => \rc1|q~3_combout\);

-- Location: FF_X37_Y2_N38
\rc1|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~3_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(50));

-- Location: LABCELL_X37_Y2_N54
\c1|Mux123~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux123~0_combout\ = ( \rc1|q\(50) & ( \rc1|q\(32) & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & ((\rc1|q\(5)))) # (\SW[1]~input_o\ & (\rc1|q\(131)))) ) ) ) # ( !\rc1|q\(50) & ( \rc1|q\(32) & ( (!\SW[1]~input_o\ & (((\rc1|q\(5) & \SW[3]~input_o\)))) # 
-- (\SW[1]~input_o\ & (((!\SW[3]~input_o\)) # (\rc1|q\(131)))) ) ) ) # ( \rc1|q\(50) & ( !\rc1|q\(32) & ( (!\SW[1]~input_o\ & (((!\SW[3]~input_o\) # (\rc1|q\(5))))) # (\SW[1]~input_o\ & (\rc1|q\(131) & ((\SW[3]~input_o\)))) ) ) ) # ( !\rc1|q\(50) & ( 
-- !\rc1|q\(32) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(5)))) # (\SW[1]~input_o\ & (\rc1|q\(131))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(131),
	datab => \rc1|ALT_INV_q\(5),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(50),
	dataf => \rc1|ALT_INV_q\(32),
	combout => \c1|Mux123~0_combout\);

-- Location: LABCELL_X37_Y2_N9
\c1|Mux123~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux123~1_combout\ = ( \c1|Mux123~0_combout\ & ( (!\c1|cubeout[145]~6_combout\) # (\rc1|q\(38)) ) ) # ( !\c1|Mux123~0_combout\ & ( (\c1|cubeout[145]~6_combout\ & \rc1|q\(38)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_cubeout[145]~6_combout\,
	datad => \rc1|ALT_INV_q\(38),
	dataf => \c1|ALT_INV_Mux123~0_combout\,
	combout => \c1|Mux123~1_combout\);

-- Location: FF_X37_Y2_N11
\c1|cubeout[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux123~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(38));

-- Location: LABCELL_X37_Y2_N3
\rc1|q~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~20_combout\ = ( \c1|cubeout\(38) ) # ( !\c1|cubeout\(38) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(38),
	combout => \rc1|q~20_combout\);

-- Location: FF_X37_Y2_N5
\rc1|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~20_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(38));

-- Location: LABCELL_X36_Y2_N9
\c1|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux30~2_combout\ = ( \rc1|q\(38) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\) # (\rc1|q\(98)))) ) ) # ( !\rc1|q\(38) & ( (\SW[3]~input_o\ & (\rc1|q\(98) & \SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(98),
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(38),
	combout => \c1|Mux30~2_combout\);

-- Location: LABCELL_X33_Y1_N18
\c1|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux30~1_combout\ = ( \rc1|q\(119) & ( \rc1|q\(125) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # (!\SW[0]~input_o\))) ) ) ) # ( !\rc1|q\(119) & ( \rc1|q\(125) & ( (!\SW[2]~input_o\ & !\SW[3]~input_o\) ) ) ) # ( \rc1|q\(119) & ( !\rc1|q\(125) & ( 
-- (\SW[2]~input_o\ & (!\SW[0]~input_o\ & !\SW[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000010100000101000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(119),
	dataf => \rc1|ALT_INV_q\(125),
	combout => \c1|Mux30~1_combout\);

-- Location: LABCELL_X30_Y1_N6
\c1|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux30~3_combout\ = ( \rc1|q\(131) & ( (!\c1|Mux30~0_combout\) # ((!\c1|cubeout[130]~32_combout\ & ((\c1|Mux30~1_combout\) # (\c1|Mux30~2_combout\)))) ) ) # ( !\rc1|q\(131) & ( (!\c1|cubeout[130]~32_combout\ & ((\c1|Mux30~1_combout\) # 
-- (\c1|Mux30~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101011001110111011101100111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[130]~32_combout\,
	datab => \c1|ALT_INV_Mux30~0_combout\,
	datac => \c1|ALT_INV_Mux30~2_combout\,
	datad => \c1|ALT_INV_Mux30~1_combout\,
	dataf => \rc1|ALT_INV_q\(131),
	combout => \c1|Mux30~3_combout\);

-- Location: FF_X30_Y1_N8
\c1|cubeout[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux30~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(131));

-- Location: LABCELL_X30_Y1_N12
\rc1|q~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~24_combout\ = ( \c1|cubeout\(131) ) # ( !\c1|cubeout\(131) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(131),
	combout => \rc1|q~24_combout\);

-- Location: FF_X30_Y1_N14
\rc1|q[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~24_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(131));

-- Location: MLABCELL_X34_Y1_N33
\c1|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux36~1_combout\ = ( \rc1|q\(131) & ( \rc1|q\(125) & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & ((\c1|cubeout[104]~24_combout\) # (\c1|Mux36~0_combout\)))) ) ) ) # ( !\rc1|q\(131) & ( \rc1|q\(125) & ( (!\c1|Mux57~0_combout\) # 
-- ((\c1|Mux36~0_combout\ & (!\c1|cubeout[104]~24_combout\ & \c1|cubeout[104]~25_combout\))) ) ) ) # ( \rc1|q\(131) & ( !\rc1|q\(125) & ( (\c1|cubeout[104]~25_combout\ & ((\c1|cubeout[104]~24_combout\) # (\c1|Mux36~0_combout\))) ) ) ) # ( !\rc1|q\(131) & ( 
-- !\rc1|q\(125) & ( (\c1|Mux36~0_combout\ & (!\c1|cubeout[104]~24_combout\ & \c1|cubeout[104]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011111110101010101110101010101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux57~0_combout\,
	datab => \c1|ALT_INV_Mux36~0_combout\,
	datac => \c1|ALT_INV_cubeout[104]~24_combout\,
	datad => \c1|ALT_INV_cubeout[104]~25_combout\,
	datae => \rc1|ALT_INV_q\(131),
	dataf => \rc1|ALT_INV_q\(125),
	combout => \c1|Mux36~1_combout\);

-- Location: FF_X34_Y1_N35
\c1|cubeout[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux36~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(125));

-- Location: MLABCELL_X34_Y1_N18
\rc1|q~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~13_combout\ = ( \c1|cubeout\(125) ) # ( !\c1|cubeout\(125) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(125),
	combout => \rc1|q~13_combout\);

-- Location: FF_X34_Y1_N20
\rc1|q[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~13_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(125));

-- Location: LABCELL_X36_Y2_N0
\c1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux9~0_combout\ = ( \rc1|q\(152) & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\) # ((\SW[0]~input_o\ & \SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((!\SW[1]~input_o\) # (\SW[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110010101111111111001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(152),
	combout => \c1|Mux9~0_combout\);

-- Location: LABCELL_X35_Y2_N39
\c1|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux9~1_combout\ = ( \rc1|q\(17) & ( \rc1|q\(158) & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\)) # (\SW[3]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(140))) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(17) & ( \rc1|q\(158) & ( (\SW[3]~input_o\ & 
-- (((\SW[0]~input_o\ & \rc1|q\(140))) # (\SW[1]~input_o\))) ) ) ) # ( \rc1|q\(17) & ( !\rc1|q\(158) & ( (\SW[0]~input_o\ & ((!\SW[3]~input_o\) # ((\rc1|q\(140) & !\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(17) & ( !\rc1|q\(158) & ( (\SW[0]~input_o\ & 
-- (\rc1|q\(140) & (!\SW[1]~input_o\ & \SW[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010101010001000000000000000111110101010100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(140),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(17),
	dataf => \rc1|ALT_INV_q\(158),
	combout => \c1|Mux9~1_combout\);

-- Location: LABCELL_X35_Y2_N45
\c1|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux9~2_combout\ = ( \c1|Mux9~1_combout\ & ( (\c1|Mux9~0_combout\) # (\c1|cubeout[152]~2_combout\) ) ) # ( !\c1|Mux9~1_combout\ & ( ((\c1|cubeout[152]~3_combout\ & (\c1|cubeout[152]~2_combout\ & \rc1|q\(125)))) # (\c1|Mux9~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[152]~3_combout\,
	datab => \c1|ALT_INV_cubeout[152]~2_combout\,
	datac => \rc1|ALT_INV_q\(125),
	datad => \c1|ALT_INV_Mux9~0_combout\,
	dataf => \c1|ALT_INV_Mux9~1_combout\,
	combout => \c1|Mux9~2_combout\);

-- Location: FF_X35_Y2_N47
\c1|cubeout[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(152));

-- Location: FF_X35_Y2_N38
\rc1|q[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(152),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(152));

-- Location: LABCELL_X33_Y2_N24
\c1|Mux144~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux144~1_combout\ = ( \rc1|q\(23) & ( \SW[0]~input_o\ & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # (\rc1|q\(71)))) ) ) ) # ( !\rc1|q\(23) & ( \SW[0]~input_o\ & ( (\SW[2]~input_o\ & (\rc1|q\(71) & !\SW[3]~input_o\)) ) ) ) # ( \rc1|q\(23) & ( 
-- !\SW[0]~input_o\ & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((\rc1|q\(71))))) # (\SW[3]~input_o\ & (((\rc1|q\(152))))) ) ) ) # ( !\rc1|q\(23) & ( !\SW[0]~input_o\ & ( (!\SW[3]~input_o\ & (\SW[2]~input_o\ & ((\rc1|q\(71))))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(152))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011101011110011001100000101000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \rc1|ALT_INV_q\(152),
	datac => \rc1|ALT_INV_q\(71),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(23),
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux144~1_combout\);

-- Location: LABCELL_X33_Y2_N18
\c1|Mux144~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux144~0_combout\ = ( \rc1|q\(17) & ( (!\SW[0]~input_o\ & ((!\SW[3]~input_o\ $ (\SW[1]~input_o\)) # (\SW[2]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ $ (!\SW[2]~input_o\)) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010111111111011001011111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(17),
	combout => \c1|Mux144~0_combout\);

-- Location: LABCELL_X33_Y2_N6
\c1|Mux144~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux144~2_combout\ = ( \c1|Mux144~0_combout\ ) # ( !\c1|Mux144~0_combout\ & ( (\c1|cubeout[86]~28_combout\ & ((!\c1|cubeout[47]~27_combout\ & (\c1|Mux144~1_combout\)) # (\c1|cubeout[47]~27_combout\ & ((\rc1|q\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~27_combout\,
	datab => \c1|ALT_INV_cubeout[86]~28_combout\,
	datac => \c1|ALT_INV_Mux144~1_combout\,
	datad => \rc1|ALT_INV_q\(5),
	dataf => \c1|ALT_INV_Mux144~0_combout\,
	combout => \c1|Mux144~2_combout\);

-- Location: FF_X33_Y2_N8
\c1|cubeout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux144~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(17));

-- Location: LABCELL_X33_Y2_N42
\rc1|q~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~17_combout\ = ( \c1|cubeout\(17) ) # ( !\c1|cubeout\(17) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(17),
	combout => \rc1|q~17_combout\);

-- Location: FF_X33_Y2_N44
\rc1|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~17_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(17));

-- Location: LABCELL_X33_Y1_N12
\c1|Mux138~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux138~0_combout\ = ( \rc1|q\(11) & ( \rc1|q\(17) & ( (!\SW[3]~input_o\) # (\rc1|q\(92)) ) ) ) # ( !\rc1|q\(11) & ( \rc1|q\(17) & ( (!\SW[3]~input_o\ & (!\SW[1]~input_o\)) # (\SW[3]~input_o\ & ((\rc1|q\(92)))) ) ) ) # ( \rc1|q\(11) & ( !\rc1|q\(17) & 
-- ( (!\SW[3]~input_o\ & (\SW[1]~input_o\)) # (\SW[3]~input_o\ & ((\rc1|q\(92)))) ) ) ) # ( !\rc1|q\(11) & ( !\rc1|q\(17) & ( (\SW[3]~input_o\ & \rc1|q\(92)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111111000000110011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(92),
	datae => \rc1|ALT_INV_q\(11),
	dataf => \rc1|ALT_INV_q\(17),
	combout => \c1|Mux138~0_combout\);

-- Location: LABCELL_X33_Y2_N48
\c1|Mux138~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux138~1_combout\ = ( \rc1|q\(23) & ( \rc1|q\(44) & ( (!\c1|cubeout[57]~22_combout\) # ((\c1|Mux138~0_combout\) # (\c1|cubeout[47]~1_combout\)) ) ) ) # ( !\rc1|q\(23) & ( \rc1|q\(44) & ( (\c1|cubeout[57]~22_combout\ & ((!\c1|cubeout[47]~1_combout\ & 
-- ((\c1|Mux138~0_combout\))) # (\c1|cubeout[47]~1_combout\ & (\SW[0]~input_o\)))) ) ) ) # ( \rc1|q\(23) & ( !\rc1|q\(44) & ( (!\c1|cubeout[57]~22_combout\) # ((!\c1|cubeout[47]~1_combout\ & ((\c1|Mux138~0_combout\))) # (\c1|cubeout[47]~1_combout\ & 
-- (!\SW[0]~input_o\))) ) ) ) # ( !\rc1|q\(23) & ( !\rc1|q\(44) & ( (\c1|cubeout[57]~22_combout\ & (!\c1|cubeout[47]~1_combout\ & \c1|Mux138~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000101011101111111000000001010100011010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[57]~22_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \c1|ALT_INV_cubeout[47]~1_combout\,
	datad => \c1|ALT_INV_Mux138~0_combout\,
	datae => \rc1|ALT_INV_q\(23),
	dataf => \rc1|ALT_INV_q\(44),
	combout => \c1|Mux138~1_combout\);

-- Location: FF_X33_Y2_N50
\c1|cubeout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux138~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(23));

-- Location: LABCELL_X33_Y2_N21
\rc1|q~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~10_combout\ = ( \c1|cubeout\(23) ) # ( !\c1|cubeout\(23) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(23),
	combout => \rc1|q~10_combout\);

-- Location: FF_X33_Y2_N23
\rc1|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~10_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(23));

-- Location: MLABCELL_X39_Y2_N24
\c1|Mux69~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux69~1_combout\ = ( \rc1|q\(23) & ( \rc1|q\(104) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((\rc1|q\(113) & !\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(23) & ( \rc1|q\(104) & ( (!\SW[3]~input_o\ & 
-- (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (\rc1|q\(113) & (\SW[2]~input_o\ & !\SW[0]~input_o\))) ) ) ) # ( \rc1|q\(23) & ( !\rc1|q\(104) & ( (\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((\rc1|q\(113) & !\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(23) & ( 
-- !\rc1|q\(104) & ( (\SW[3]~input_o\ & (\rc1|q\(113) & (\SW[2]~input_o\ & !\SW[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010100010101000000000001101010100101000111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(113),
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(23),
	dataf => \rc1|ALT_INV_q\(104),
	combout => \c1|Mux69~1_combout\);

-- Location: LABCELL_X37_Y2_N42
\c1|Mux69~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux69~2_combout\ = ( \c1|cubeout[70]~21_combout\ & ( \c1|Mux69~1_combout\ & ( ((!\c1|cubeout[70]~20_combout\) # ((!\c1|Mux69~0_combout\ & \rc1|q\(92)))) # (\rc1|q\(86)) ) ) ) # ( !\c1|cubeout[70]~21_combout\ & ( \c1|Mux69~1_combout\ & ( 
-- (!\c1|Mux69~0_combout\ & \rc1|q\(92)) ) ) ) # ( \c1|cubeout[70]~21_combout\ & ( !\c1|Mux69~1_combout\ & ( (!\c1|Mux69~0_combout\ & (((\rc1|q\(86) & \c1|cubeout[70]~20_combout\)) # (\rc1|q\(92)))) # (\c1|Mux69~0_combout\ & (\rc1|q\(86) & 
-- ((\c1|cubeout[70]~20_combout\)))) ) ) ) # ( !\c1|cubeout[70]~21_combout\ & ( !\c1|Mux69~1_combout\ & ( (!\c1|Mux69~0_combout\ & \rc1|q\(92)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100011101100001010000010101111111100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux69~0_combout\,
	datab => \rc1|ALT_INV_q\(86),
	datac => \rc1|ALT_INV_q\(92),
	datad => \c1|ALT_INV_cubeout[70]~20_combout\,
	datae => \c1|ALT_INV_cubeout[70]~21_combout\,
	dataf => \c1|ALT_INV_Mux69~1_combout\,
	combout => \c1|Mux69~2_combout\);

-- Location: FF_X37_Y2_N44
\c1|cubeout[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux69~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(92));

-- Location: LABCELL_X37_Y2_N51
\rc1|q~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~32_combout\ = ( \c1|cubeout\(92) ) # ( !\c1|cubeout\(92) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(92),
	combout => \rc1|q~32_combout\);

-- Location: FF_X37_Y2_N53
\rc1|q[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~32_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(92));

-- Location: MLABCELL_X39_Y4_N21
\c1|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux48~1_combout\ = ( \rc1|q\(92) & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(119)))) # (\SW[3]~input_o\ & (\SW[0]~input_o\)))) ) ) # ( !\rc1|q\(92) & ( (!\SW[2]~input_o\ & (!\SW[3]~input_o\ & \rc1|q\(119))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(119),
	dataf => \rc1|ALT_INV_q\(92),
	combout => \c1|Mux48~1_combout\);

-- Location: MLABCELL_X39_Y4_N27
\c1|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux48~0_combout\ = ( \rc1|q\(44) & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & ((\rc1|q\(125)) # (\SW[3]~input_o\)))) ) ) # ( !\rc1|q\(44) & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & (!\SW[3]~input_o\ & \rc1|q\(125)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(125),
	dataf => \rc1|ALT_INV_q\(44),
	combout => \c1|Mux48~0_combout\);

-- Location: MLABCELL_X39_Y4_N6
\c1|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux48~2_combout\ = ( \c1|Mux48~0_combout\ & ( ((!\c1|Mux84~0_combout\ & \rc1|q\(113))) # (\c1|cubeout[111]~23_combout\) ) ) # ( !\c1|Mux48~0_combout\ & ( (!\c1|Mux84~0_combout\ & (((\c1|cubeout[111]~23_combout\ & \c1|Mux48~1_combout\)) # 
-- (\rc1|q\(113)))) # (\c1|Mux84~0_combout\ & (\c1|cubeout[111]~23_combout\ & ((\c1|Mux48~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000111011000010100011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux84~0_combout\,
	datab => \c1|ALT_INV_cubeout[111]~23_combout\,
	datac => \rc1|ALT_INV_q\(113),
	datad => \c1|ALT_INV_Mux48~1_combout\,
	dataf => \c1|ALT_INV_Mux48~0_combout\,
	combout => \c1|Mux48~2_combout\);

-- Location: FF_X39_Y4_N8
\c1|cubeout[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux48~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(113));

-- Location: MLABCELL_X39_Y4_N18
\rc1|q~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~18_combout\ = ( \c1|cubeout\(113) ) # ( !\c1|cubeout\(113) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(113),
	combout => \rc1|q~18_combout\);

-- Location: FF_X39_Y4_N20
\rc1|q[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~18_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(113));

-- Location: LABCELL_X33_Y1_N6
\c1|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux42~1_combout\ = ( \rc1|q\(146) & ( \rc1|q\(131) & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(65))) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(146) & ( \rc1|q\(131) & ( (\SW[0]~input_o\ & 
-- ((!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & \rc1|q\(65))))) ) ) ) # ( \rc1|q\(146) & ( !\rc1|q\(131) & ( (\SW[2]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(65))) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(146) & ( !\rc1|q\(131) & ( (\SW[0]~input_o\ & 
-- (!\SW[1]~input_o\ & (\rc1|q\(65) & \SW[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000011011101010101000001000101010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(65),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(146),
	dataf => \rc1|ALT_INV_q\(131),
	combout => \c1|Mux42~1_combout\);

-- Location: MLABCELL_X34_Y1_N6
\c1|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux42~0_combout\ = ( \rc1|q\(119) & ( (!\SW[2]~input_o\ $ (((\SW[0]~input_o\ & \SW[1]~input_o\)))) # (\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111101010101111111110101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(119),
	combout => \c1|Mux42~0_combout\);

-- Location: MLABCELL_X34_Y1_N42
\c1|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux42~2_combout\ = ( \c1|Mux42~1_combout\ & ( \c1|Mux42~0_combout\ ) ) # ( !\c1|Mux42~1_combout\ & ( \c1|Mux42~0_combout\ ) ) # ( \c1|Mux42~1_combout\ & ( !\c1|Mux42~0_combout\ & ( \c1|cubeout[119]~4_combout\ ) ) ) # ( !\c1|Mux42~1_combout\ & ( 
-- !\c1|Mux42~0_combout\ & ( (\c1|cubeout[119]~4_combout\ & (\rc1|q\(113) & \c1|cubeout[119]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_cubeout[119]~4_combout\,
	datac => \rc1|ALT_INV_q\(113),
	datad => \c1|ALT_INV_cubeout[119]~5_combout\,
	datae => \c1|ALT_INV_Mux42~1_combout\,
	dataf => \c1|ALT_INV_Mux42~0_combout\,
	combout => \c1|Mux42~2_combout\);

-- Location: FF_X34_Y1_N44
\c1|cubeout[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux42~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(119));

-- Location: MLABCELL_X34_Y1_N9
\rc1|q~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~11_combout\ = ( \c1|cubeout\(119) ) # ( !\c1|cubeout\(119) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(119),
	combout => \rc1|q~11_combout\);

-- Location: FF_X34_Y1_N11
\rc1|q[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~11_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(119));

-- Location: LABCELL_X33_Y2_N57
\c1|Mux96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux96~0_combout\ = (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(11))) # (\SW[1]~input_o\ & ((\rc1|q\(119))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(11),
	datad => \rc1|ALT_INV_q\(119),
	combout => \c1|Mux96~0_combout\);

-- Location: LABCELL_X37_Y4_N24
\c1|Mux96~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux96~1_combout\ = ( \rc1|q\(77) & ( (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & (!\SW[0]~input_o\ & \rc1|q\(59))))) ) ) # ( !\rc1|q\(77) & ( (\SW[2]~input_o\ & (!\SW[0]~input_o\ & (\SW[3]~input_o\ & \rc1|q\(59)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000010000001100000001000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(59),
	dataf => \rc1|ALT_INV_q\(77),
	combout => \c1|Mux96~1_combout\);

-- Location: LABCELL_X33_Y4_N12
\c1|Mux96~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux96~2_combout\ = ( \c1|Mux96~1_combout\ & ( ((!\c1|Mux117~0_combout\ & \rc1|q\(65))) # (\c1|cubeout[63]~29_combout\) ) ) # ( !\c1|Mux96~1_combout\ & ( (!\c1|Mux96~0_combout\ & (!\c1|Mux117~0_combout\ & ((\rc1|q\(65))))) # (\c1|Mux96~0_combout\ & 
-- (((!\c1|Mux117~0_combout\ & \rc1|q\(65))) # (\c1|cubeout[63]~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001101000001011100110100001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux96~0_combout\,
	datab => \c1|ALT_INV_Mux117~0_combout\,
	datac => \c1|ALT_INV_cubeout[63]~29_combout\,
	datad => \rc1|ALT_INV_q\(65),
	dataf => \c1|ALT_INV_Mux96~1_combout\,
	combout => \c1|Mux96~2_combout\);

-- Location: FF_X33_Y4_N14
\c1|cubeout[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux96~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(65));

-- Location: FF_X33_Y4_N38
\rc1|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(65),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(65));

-- Location: LABCELL_X33_Y1_N51
\c1|Mux150~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux150~0_combout\ = ( \rc1|q\(146) & ( \rc1|q\(23) & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\ & (\rc1|q\(5))) # (\SW[2]~input_o\ & ((\rc1|q\(65))))) ) ) ) # ( !\rc1|q\(146) & ( \rc1|q\(23) & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # 
-- (\rc1|q\(5)))) # (\SW[2]~input_o\ & (((\SW[1]~input_o\ & \rc1|q\(65))))) ) ) ) # ( \rc1|q\(146) & ( !\rc1|q\(23) & ( (!\SW[2]~input_o\ & (\rc1|q\(5) & (\SW[1]~input_o\))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\) # (\rc1|q\(65))))) ) ) ) # ( !\rc1|q\(146) 
-- & ( !\rc1|q\(23) & ( (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(5))) # (\SW[2]~input_o\ & ((\rc1|q\(65)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(5),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(65),
	datae => \rc1|ALT_INV_q\(146),
	dataf => \rc1|ALT_INV_q\(23),
	combout => \c1|Mux150~0_combout\);

-- Location: LABCELL_X33_Y2_N12
\c1|Mux150~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux150~1_combout\ = ( \rc1|q\(11) & ( ((!\c1|cubeout[145]~26_combout\) # (\c1|Mux150~0_combout\)) # (\SW[3]~input_o\) ) ) # ( !\rc1|q\(11) & ( (!\SW[3]~input_o\ & (\c1|cubeout[145]~26_combout\ & \c1|Mux150~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \c1|ALT_INV_cubeout[145]~26_combout\,
	datac => \c1|ALT_INV_Mux150~0_combout\,
	dataf => \rc1|ALT_INV_q\(11),
	combout => \c1|Mux150~1_combout\);

-- Location: FF_X33_Y2_N14
\c1|cubeout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux150~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(11));

-- Location: LABCELL_X33_Y2_N39
\rc1|q~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~15_combout\ = ( \c1|cubeout\(11) ) # ( !\c1|cubeout\(11) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(11),
	combout => \rc1|q~15_combout\);

-- Location: FF_X33_Y2_N41
\rc1|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~15_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(11));

-- Location: LABCELL_X35_Y2_N3
\c1|Mux156~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux156~0_combout\ = ( \rc1|q\(38) & ( \rc1|q\(98) & ( ((!\SW[1]~input_o\ & (\rc1|q\(11))) # (\SW[1]~input_o\ & ((\rc1|q\(17))))) # (\SW[3]~input_o\) ) ) ) # ( !\rc1|q\(38) & ( \rc1|q\(98) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(11))) # 
-- (\SW[1]~input_o\ & ((\rc1|q\(17)))))) # (\SW[3]~input_o\ & (!\SW[1]~input_o\)) ) ) ) # ( \rc1|q\(38) & ( !\rc1|q\(98) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(11))) # (\SW[1]~input_o\ & ((\rc1|q\(17)))))) # (\SW[3]~input_o\ & 
-- (\SW[1]~input_o\)) ) ) ) # ( !\rc1|q\(38) & ( !\rc1|q\(98) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(11))) # (\SW[1]~input_o\ & ((\rc1|q\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(11),
	datad => \rc1|ALT_INV_q\(17),
	datae => \rc1|ALT_INV_q\(38),
	dataf => \rc1|ALT_INV_q\(98),
	combout => \c1|Mux156~0_combout\);

-- Location: MLABCELL_X34_Y3_N24
\c1|Mux156~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux156~1_combout\ = ( \rc1|q\(5) & ( (\c1|Mux156~0_combout\) # (\c1|cubeout[158]~14_combout\) ) ) # ( !\rc1|q\(5) & ( (!\c1|cubeout[158]~14_combout\ & \c1|Mux156~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_cubeout[158]~14_combout\,
	datad => \c1|ALT_INV_Mux156~0_combout\,
	dataf => \rc1|ALT_INV_q\(5),
	combout => \c1|Mux156~1_combout\);

-- Location: FF_X34_Y3_N26
\c1|cubeout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux156~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(5));

-- Location: MLABCELL_X34_Y3_N6
\rc1|q~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~6_combout\ = ( \c1|cubeout\(5) ) # ( !\c1|cubeout\(5) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(5),
	combout => \rc1|q~6_combout\);

-- Location: FF_X34_Y3_N8
\rc1|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~6_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(5));

-- Location: LABCELL_X31_Y2_N9
\c1|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux63~1_combout\ = ( \rc1|q\(5) & ( \rc1|q\(131) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\SW[3]~input_o\))) # (\SW[0]~input_o\ & (((\rc1|q\(86)) # (\SW[3]~input_o\)))) ) ) ) # ( !\rc1|q\(5) & ( \rc1|q\(131) & ( (\SW[0]~input_o\ & 
-- ((!\SW[3]~input_o\ & ((\rc1|q\(86)))) # (\SW[3]~input_o\ & (!\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(5) & ( !\rc1|q\(131) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(86))))) # (\SW[3]~input_o\ & (\SW[1]~input_o\)) ) ) ) # ( !\rc1|q\(5) & ( 
-- !\rc1|q\(131) & ( (\SW[0]~input_o\ & (!\SW[3]~input_o\ & \rc1|q\(86))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000001010011010100000010001100100000011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(86),
	datae => \rc1|ALT_INV_q\(5),
	dataf => \rc1|ALT_INV_q\(131),
	combout => \c1|Mux63~1_combout\);

-- Location: LABCELL_X35_Y2_N42
\c1|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux63~2_combout\ = ( \rc1|q\(104) & ( ((\c1|cubeout[152]~2_combout\ & ((\c1|Mux63~1_combout\) # (\c1|cubeout[152]~3_combout\)))) # (\c1|Mux63~0_combout\) ) ) # ( !\rc1|q\(104) & ( ((\c1|cubeout[152]~2_combout\ & \c1|Mux63~1_combout\)) # 
-- (\c1|Mux63~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111100011111001111110001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[152]~3_combout\,
	datab => \c1|ALT_INV_cubeout[152]~2_combout\,
	datac => \c1|ALT_INV_Mux63~0_combout\,
	datad => \c1|ALT_INV_Mux63~1_combout\,
	dataf => \rc1|ALT_INV_q\(104),
	combout => \c1|Mux63~2_combout\);

-- Location: FF_X35_Y2_N44
\c1|cubeout[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux63~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(98));

-- Location: LABCELL_X35_Y2_N51
\rc1|q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~2_combout\ = ( \c1|cubeout\(98) ) # ( !\c1|cubeout\(98) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(98),
	combout => \rc1|q~2_combout\);

-- Location: FF_X35_Y2_N53
\rc1|q[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~2_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(98));

-- Location: LABCELL_X37_Y4_N36
\c1|Mux75~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux75~1_combout\ = ( \rc1|q\(59) & ( \rc1|q\(92) & ( (!\SW[3]~input_o\) # ((\rc1|q\(98) & !\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(59) & ( \rc1|q\(92) & ( (!\SW[3]~input_o\ & (\SW[2]~input_o\)) # (\SW[3]~input_o\ & (((\rc1|q\(98) & !\SW[0]~input_o\)))) ) 
-- ) ) # ( \rc1|q\(59) & ( !\rc1|q\(92) & ( (!\SW[3]~input_o\ & (!\SW[2]~input_o\)) # (\SW[3]~input_o\ & (((\rc1|q\(98) & !\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(59) & ( !\rc1|q\(92) & ( (\SW[3]~input_o\ & (\rc1|q\(98) & !\SW[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000100010111000100001000111010001001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(98),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(59),
	dataf => \rc1|ALT_INV_q\(92),
	combout => \c1|Mux75~1_combout\);

-- Location: LABCELL_X37_Y2_N15
\c1|Mux75~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux75~0_combout\ = ( \rc1|q\(86) & ( (!\SW[0]~input_o\ & ((!\SW[3]~input_o\ $ (\SW[1]~input_o\)) # (\SW[2]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ $ (!\SW[1]~input_o\)) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010011111011110111001111101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(86),
	combout => \c1|Mux75~0_combout\);

-- Location: LABCELL_X37_Y2_N18
\c1|Mux75~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux75~2_combout\ = ( \c1|Mux75~0_combout\ ) # ( !\c1|Mux75~0_combout\ & ( (\c1|cubeout[86]~28_combout\ & ((!\c1|cubeout[47]~27_combout\ & (\c1|Mux75~1_combout\)) # (\c1|cubeout[47]~27_combout\ & ((\rc1|q\(158)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~27_combout\,
	datab => \c1|ALT_INV_cubeout[86]~28_combout\,
	datac => \c1|ALT_INV_Mux75~1_combout\,
	datad => \rc1|ALT_INV_q\(158),
	dataf => \c1|ALT_INV_Mux75~0_combout\,
	combout => \c1|Mux75~2_combout\);

-- Location: FF_X37_Y2_N20
\c1|cubeout[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux75~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(86));

-- Location: LABCELL_X37_Y2_N12
\rc1|q~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~19_combout\ = ( \c1|cubeout\(86) ) # ( !\c1|cubeout\(86) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(86),
	combout => \rc1|q~19_combout\);

-- Location: FF_X37_Y2_N14
\rc1|q[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~19_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(86));

-- Location: LABCELL_X37_Y2_N0
\c1|Mux102~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux102~0_combout\ = ( \rc1|q\(32) & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(86)))) # (\SW[3]~input_o\ & (((\rc1|q\(71))))) ) ) # ( !\rc1|q\(32) & ( (!\SW[3]~input_o\ & (\rc1|q\(86) & (!\SW[1]~input_o\))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(71))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110101001000000111010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(86),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(71),
	dataf => \rc1|ALT_INV_q\(32),
	combout => \c1|Mux102~0_combout\);

-- Location: LABCELL_X33_Y4_N54
\c1|Mux102~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux102~1_combout\ = ( \rc1|q\(65) & ( \rc1|q\(59) & ( (!\c1|cubeout[57]~22_combout\) # ((\c1|cubeout[47]~1_combout\) # (\c1|Mux102~0_combout\)) ) ) ) # ( !\rc1|q\(65) & ( \rc1|q\(59) & ( (!\c1|cubeout[57]~22_combout\) # ((!\c1|cubeout[47]~1_combout\ & 
-- (\c1|Mux102~0_combout\)) # (\c1|cubeout[47]~1_combout\ & ((!\SW[0]~input_o\)))) ) ) ) # ( \rc1|q\(65) & ( !\rc1|q\(59) & ( (\c1|cubeout[57]~22_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux102~0_combout\)) # (\c1|cubeout[47]~1_combout\ & 
-- ((\SW[0]~input_o\))))) ) ) ) # ( !\rc1|q\(65) & ( !\rc1|q\(59) & ( (\c1|cubeout[57]~22_combout\ & (\c1|Mux102~0_combout\ & !\c1|cubeout[47]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000010110111011111110101011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[57]~22_combout\,
	datab => \c1|ALT_INV_Mux102~0_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \c1|ALT_INV_cubeout[47]~1_combout\,
	datae => \rc1|ALT_INV_q\(65),
	dataf => \rc1|ALT_INV_q\(59),
	combout => \c1|Mux102~1_combout\);

-- Location: FF_X33_Y4_N56
\c1|cubeout[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux102~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(59));

-- Location: FF_X33_Y4_N11
\rc1|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(59),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(59));

-- Location: LABCELL_X33_Y1_N45
\c1|Mux90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux90~0_combout\ = ( \rc1|q\(77) & ( \rc1|q\(125) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(59))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\))))) ) ) ) # ( !\rc1|q\(77) & ( \rc1|q\(125) & ( 
-- (!\SW[3]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (!\SW[2]~input_o\ & (\rc1|q\(59)))) ) ) ) # ( \rc1|q\(77) & ( !\rc1|q\(125) & ( (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(59))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\))))) ) ) ) # ( 
-- !\rc1|q\(77) & ( !\rc1|q\(125) & ( (!\SW[2]~input_o\ & (\rc1|q\(59) & \SW[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000111001000001111001000100000111101110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \rc1|ALT_INV_q\(59),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(77),
	dataf => \rc1|ALT_INV_q\(125),
	combout => \c1|Mux90~0_combout\);

-- Location: LABCELL_X33_Y2_N0
\c1|Mux90~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux90~1_combout\ = ( \rc1|q\(71) & ( \rc1|q\(17) & ( (!\c1|Mux69~0_combout\) # ((\c1|cubeout[70]~21_combout\ & ((\c1|Mux90~0_combout\) # (\c1|cubeout[70]~20_combout\)))) ) ) ) # ( !\rc1|q\(71) & ( \rc1|q\(17) & ( (\c1|cubeout[70]~21_combout\ & 
-- ((\c1|Mux90~0_combout\) # (\c1|cubeout[70]~20_combout\))) ) ) ) # ( \rc1|q\(71) & ( !\rc1|q\(17) & ( (!\c1|Mux69~0_combout\) # ((\c1|cubeout[70]~21_combout\ & (!\c1|cubeout[70]~20_combout\ & \c1|Mux90~0_combout\))) ) ) ) # ( !\rc1|q\(71) & ( !\rc1|q\(17) 
-- & ( (\c1|cubeout[70]~21_combout\ & (!\c1|cubeout[70]~20_combout\ & \c1|Mux90~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000110011001101110000000101010101011100110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[70]~21_combout\,
	datab => \c1|ALT_INV_Mux69~0_combout\,
	datac => \c1|ALT_INV_cubeout[70]~20_combout\,
	datad => \c1|ALT_INV_Mux90~0_combout\,
	datae => \rc1|ALT_INV_q\(71),
	dataf => \rc1|ALT_INV_q\(17),
	combout => \c1|Mux90~1_combout\);

-- Location: FF_X33_Y2_N1
\c1|cubeout[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux90~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(71));

-- Location: FF_X33_Y2_N56
\rc1|q[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(71),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(71));

-- Location: LABCELL_X33_Y2_N33
\rtl~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~181_combout\ = ( \dcc|drawState\(4) & ( (\rc1|q\(71) & !\dcc|drawState\(5)) ) ) # ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(23))) # (\dcc|drawState\(5) & ((\rc1|q\(119)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(71),
	datab => \rc1|ALT_INV_q\(23),
	datac => \rc1|ALT_INV_q\(119),
	datad => \dcc|ALT_INV_drawState\(5),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~181_combout\);

-- Location: LABCELL_X36_Y3_N21
\dcc|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~0_combout\ = ( \dcc|drawState\(6) & ( (!\dcc|drawState\(8) & !\dcc|drawState\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dcc|ALT_INV_drawState\(8),
	datad => \dcc|ALT_INV_drawState\(7),
	dataf => \dcc|ALT_INV_drawState\(6),
	combout => \dcc|Selector2~0_combout\);

-- Location: MLABCELL_X34_Y2_N27
\dcc|Selector0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~10_combout\ = ( \dcc|Selector2~0_combout\ & ( ((\dcc|Selector0~0_combout\ & \rtl~181_combout\)) # (\rtl~188_combout\) ) ) # ( !\dcc|Selector2~0_combout\ & ( (\dcc|Selector0~0_combout\ & \rtl~181_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~188_combout\,
	datac => \dcc|ALT_INV_Selector0~0_combout\,
	datad => \ALT_INV_rtl~181_combout\,
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector0~10_combout\);

-- Location: MLABCELL_X34_Y2_N0
\rtl~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~189_combout\ = ( \rc1|q\(92) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5) & ((\rc1|q\(44)))) # (\dcc|drawState\(5) & (\rc1|q\(140))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5))) ) ) # ( !\rc1|q\(92) & ( (!\dcc|drawState\(4) & 
-- ((!\dcc|drawState\(5) & ((\rc1|q\(44)))) # (\dcc|drawState\(5) & (\rc1|q\(140))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(140),
	datad => \rc1|ALT_INV_q\(44),
	dataf => \rc1|ALT_INV_q\(92),
	combout => \rtl~189_combout\);

-- Location: FF_X34_Y3_N41
\c1|cubeout[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	asdata => \rc1|q\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(120));

-- Location: MLABCELL_X34_Y3_N3
\rc1|q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~4_combout\ = ( \c1|cubeout\(120) ) # ( !\c1|cubeout\(120) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(120),
	combout => \rc1|q~4_combout\);

-- Location: FF_X34_Y3_N5
\rc1|q[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~4_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(120));

-- Location: LABCELL_X33_Y3_N9
\rtl~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~190_combout\ = ( \dcc|drawState\(4) & ( (\rc1|q\(120) & !\dcc|drawState\(5)) ) ) # ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(47))) # (\dcc|drawState\(5) & ((\rc1|q\(143)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(120),
	datab => \rc1|ALT_INV_q\(47),
	datac => \rc1|ALT_INV_q\(143),
	datad => \dcc|ALT_INV_drawState\(5),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~190_combout\);

-- Location: MLABCELL_X34_Y2_N12
\dcc|Selector0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~12_combout\ = ( \dcc|WideOr57~0_combout\ & ( \dcc|Selector2~0_combout\ & ( (!\rc1|q\(161) & (!\rtl~189_combout\ & ((!\dcc|Selector0~0_combout\) # (!\rtl~190_combout\)))) ) ) ) # ( !\dcc|WideOr57~0_combout\ & ( \dcc|Selector2~0_combout\ & ( 
-- (!\rtl~189_combout\ & ((!\dcc|Selector0~0_combout\) # (!\rtl~190_combout\))) ) ) ) # ( \dcc|WideOr57~0_combout\ & ( !\dcc|Selector2~0_combout\ & ( (!\rc1|q\(161) & ((!\dcc|Selector0~0_combout\) # (!\rtl~190_combout\))) ) ) ) # ( !\dcc|WideOr57~0_combout\ 
-- & ( !\dcc|Selector2~0_combout\ & ( (!\dcc|Selector0~0_combout\) # (!\rtl~190_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100101010101000100011110000110000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(161),
	datab => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \ALT_INV_rtl~189_combout\,
	datad => \ALT_INV_rtl~190_combout\,
	datae => \dcc|ALT_INV_WideOr57~0_combout\,
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector0~12_combout\);

-- Location: MLABCELL_X34_Y2_N3
\rtl~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~185_combout\ = ( \rc1|q\(89) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5) & (\rc1|q\(120))) # (\dcc|drawState\(5) & ((\rc1|q\(137)))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5))) ) ) # ( !\rc1|q\(89) & ( (!\dcc|drawState\(4) & 
-- ((!\dcc|drawState\(5) & (\rc1|q\(120))) # (\dcc|drawState\(5) & ((\rc1|q\(137)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(120),
	datad => \rc1|ALT_INV_q\(137),
	dataf => \rc1|ALT_INV_q\(89),
	combout => \rtl~185_combout\);

-- Location: MLABCELL_X34_Y2_N30
\dcc|Selector0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~11_combout\ = ( \dcc|Selector2~0_combout\ & ( ((\rtl~189_combout\ & \dcc|Selector0~0_combout\)) # (\rtl~185_combout\) ) ) # ( !\dcc|Selector2~0_combout\ & ( (\rtl~189_combout\ & \dcc|Selector0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~189_combout\,
	datac => \ALT_INV_rtl~185_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector0~11_combout\);

-- Location: LABCELL_X33_Y2_N36
\dcc|Selector0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~8_combout\ = ( \rc1|q\(113) & ( (!\dcc|drawState\(4) & (((\dcc|drawState\(5))) # (\rc1|q\(17)))) # (\dcc|drawState\(4) & (((!\dcc|drawState\(5) & \rc1|q\(65))))) ) ) # ( !\rc1|q\(113) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(4) & 
-- (\rc1|q\(17))) # (\dcc|drawState\(4) & ((\rc1|q\(65)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000101010011110100010101001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(17),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \rc1|ALT_INV_q\(65),
	dataf => \rc1|ALT_INV_q\(113),
	combout => \dcc|Selector0~8_combout\);

-- Location: MLABCELL_X34_Y2_N24
\dcc|Selector0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~9_combout\ = ( \rtl~188_combout\ & ( ((\dcc|Selector2~0_combout\ & \dcc|Selector0~8_combout\)) # (\dcc|Selector0~0_combout\) ) ) # ( !\rtl~188_combout\ & ( (\dcc|Selector2~0_combout\ & \dcc|Selector0~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \dcc|ALT_INV_Selector0~8_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~188_combout\,
	combout => \dcc|Selector0~9_combout\);

-- Location: MLABCELL_X34_Y2_N48
\dcc|Selector0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~13_combout\ = ( \dcc|drawState\(3) & ( \dcc|Selector0~9_combout\ & ( (!\dcc|drawState\(0) & ((\dcc|Selector0~11_combout\))) # (\dcc|drawState\(0) & (!\dcc|Selector0~12_combout\)) ) ) ) # ( !\dcc|drawState\(3) & ( \dcc|Selector0~9_combout\ & 
-- ( (!\dcc|drawState\(0)) # (\dcc|Selector0~10_combout\) ) ) ) # ( \dcc|drawState\(3) & ( !\dcc|Selector0~9_combout\ & ( (!\dcc|drawState\(0) & ((\dcc|Selector0~11_combout\))) # (\dcc|drawState\(0) & (!\dcc|Selector0~12_combout\)) ) ) ) # ( 
-- !\dcc|drawState\(3) & ( !\dcc|Selector0~9_combout\ & ( (\dcc|Selector0~10_combout\ & \dcc|drawState\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011001111110011110101111101010000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~10_combout\,
	datab => \dcc|ALT_INV_Selector0~12_combout\,
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_Selector0~11_combout\,
	datae => \dcc|ALT_INV_drawState\(3),
	dataf => \dcc|ALT_INV_Selector0~9_combout\,
	combout => \dcc|Selector0~13_combout\);

-- Location: MLABCELL_X34_Y2_N39
\rtl~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~180_combout\ = ( \rc1|q\(26) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5)) # ((\rc1|q\(120))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5) & (\rc1|q\(74)))) ) ) # ( !\rc1|q\(26) & ( (!\dcc|drawState\(4) & (\dcc|drawState\(5) & 
-- ((\rc1|q\(120))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5) & (\rc1|q\(74)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(74),
	datad => \rc1|ALT_INV_q\(120),
	dataf => \rc1|ALT_INV_q\(26),
	combout => \rtl~180_combout\);

-- Location: MLABCELL_X34_Y1_N21
\rtl~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~182_combout\ = ( \rc1|q\(29) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(4)) # (\rc1|q\(77))))) # (\dcc|drawState\(5) & (\rc1|q\(125) & ((!\dcc|drawState\(4))))) ) ) # ( !\rc1|q\(29) & ( (!\dcc|drawState\(5) & (((\rc1|q\(77) & 
-- \dcc|drawState\(4))))) # (\dcc|drawState\(5) & (\rc1|q\(125) & ((!\dcc|drawState\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000011110101001100001111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(125),
	datab => \rc1|ALT_INV_q\(77),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \rc1|ALT_INV_q\(29),
	combout => \rtl~182_combout\);

-- Location: MLABCELL_X34_Y3_N30
\dcc|Selector0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~19_combout\ = ( \rtl~180_combout\ & ( \rtl~182_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\ & \dcc|drawState\(3))) # (\dcc|Selector2~0_combout\))) ) ) ) # ( 
-- !\rtl~180_combout\ & ( \rtl~182_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\ & (!\dcc|drawState\(3)))) # (\dcc|drawState\(0) & ((!\dcc|drawState\(3) & ((\dcc|Selector2~0_combout\))) # (\dcc|drawState\(3) & (\dcc|Selector0~0_combout\)))) 
-- ) ) ) # ( \rtl~180_combout\ & ( !\rtl~182_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))) ) ) ) # ( !\rtl~180_combout\ & ( !\rtl~182_combout\ & ( (!\dcc|drawState\(3) & 
-- ((!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010001000111011101000001011100010100010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_drawState\(3),
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	datae => \ALT_INV_rtl~180_combout\,
	dataf => \ALT_INV_rtl~182_combout\,
	combout => \dcc|Selector0~19_combout\);

-- Location: MLABCELL_X34_Y1_N51
\dcc|Selector0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~18_combout\ = ( \dcc|drawState\(4) & ( \dcc|drawState\(5) & ( \rc1|q\(146) ) ) ) # ( !\dcc|drawState\(4) & ( \dcc|drawState\(5) & ( \rc1|q\(98) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(5) & ( \rc1|q\(50) ) ) ) # ( 
-- !\dcc|drawState\(4) & ( !\dcc|drawState\(5) & ( \rc1|q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(2),
	datab => \rc1|ALT_INV_q\(50),
	datac => \rc1|ALT_INV_q\(146),
	datad => \rc1|ALT_INV_q\(98),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|Selector0~18_combout\);

-- Location: MLABCELL_X34_Y3_N57
\rtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = ( \rc1|q\(143) & ( \rc1|q\(2) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(4))) # (\rc1|q\(47)))) # (\dcc|drawState\(5) & (((\rc1|q\(120)) # (\dcc|drawState\(4))))) ) ) ) # ( !\rc1|q\(143) & ( \rc1|q\(2) & ( (!\dcc|drawState\(5) & 
-- (((!\dcc|drawState\(4))) # (\rc1|q\(47)))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4) & \rc1|q\(120))))) ) ) ) # ( \rc1|q\(143) & ( !\rc1|q\(2) & ( (!\dcc|drawState\(5) & (\rc1|q\(47) & (\dcc|drawState\(4)))) # (\dcc|drawState\(5) & (((\rc1|q\(120)) # 
-- (\dcc|drawState\(4))))) ) ) ) # ( !\rc1|q\(143) & ( !\rc1|q\(2) & ( (!\dcc|drawState\(5) & (\rc1|q\(47) & (\dcc|drawState\(4)))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4) & \rc1|q\(120))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(47),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(120),
	datae => \rc1|ALT_INV_q\(143),
	dataf => \rc1|ALT_INV_q\(2),
	combout => \rtl~1_combout\);

-- Location: MLABCELL_X34_Y3_N18
\rtl~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~2_combout\ = ( \rc1|q\(53) & ( \rc1|q\(101) & ( (!\dcc|drawState\(5) & (((\rc1|q\(5))) # (\dcc|drawState\(4)))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(4)) # ((\rc1|q\(12))))) ) ) ) # ( !\rc1|q\(53) & ( \rc1|q\(101) & ( (!\dcc|drawState\(5) & 
-- (!\dcc|drawState\(4) & ((\rc1|q\(5))))) # (\dcc|drawState\(5) & ((!\dcc|drawState\(4)) # ((\rc1|q\(12))))) ) ) ) # ( \rc1|q\(53) & ( !\rc1|q\(101) & ( (!\dcc|drawState\(5) & (((\rc1|q\(5))) # (\dcc|drawState\(4)))) # (\dcc|drawState\(5) & 
-- (\dcc|drawState\(4) & (\rc1|q\(12)))) ) ) ) # ( !\rc1|q\(53) & ( !\rc1|q\(101) & ( (!\dcc|drawState\(5) & (!\dcc|drawState\(4) & ((\rc1|q\(5))))) # (\dcc|drawState\(5) & (\dcc|drawState\(4) & (\rc1|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \rc1|ALT_INV_q\(12),
	datad => \rc1|ALT_INV_q\(5),
	datae => \rc1|ALT_INV_q\(53),
	dataf => \rc1|ALT_INV_q\(101),
	combout => \rtl~2_combout\);

-- Location: LABCELL_X35_Y3_N42
\dcc|Selector0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~20_combout\ = ( \rtl~1_combout\ & ( \rtl~2_combout\ & ( (!\dcc|drawState\(0) & (((\dcc|Selector2~0_combout\)))) # (\dcc|drawState\(0) & (!\dcc|drawState\(3) & ((\dcc|Selector0~0_combout\)))) ) ) ) # ( !\rtl~1_combout\ & ( \rtl~2_combout\ & 
-- ( (!\dcc|drawState\(0) & (\dcc|drawState\(3) & (\dcc|Selector2~0_combout\))) # (\dcc|drawState\(0) & (!\dcc|drawState\(3) & ((\dcc|Selector0~0_combout\)))) ) ) ) # ( \rtl~1_combout\ & ( !\rtl~2_combout\ & ( (!\dcc|drawState\(0) & 
-- \dcc|Selector2~0_combout\) ) ) ) # ( !\rtl~1_combout\ & ( !\rtl~2_combout\ & ( (!\dcc|drawState\(0) & (\dcc|drawState\(3) & \dcc|Selector2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000010100000101000000010010001100000101001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	datae => \ALT_INV_rtl~1_combout\,
	dataf => \ALT_INV_rtl~2_combout\,
	combout => \dcc|Selector0~20_combout\);

-- Location: MLABCELL_X34_Y3_N9
\dcc|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~1_combout\ = ( \dcc|Selector0~20_combout\ & ( (\dcc|drawState\(3) & (!\dcc|Selector0~19_combout\ & !\rtl~181_combout\)) ) ) # ( !\dcc|Selector0~20_combout\ & ( (!\dcc|Selector0~19_combout\) # ((!\dcc|drawState\(3) & 
-- !\dcc|Selector0~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011101100111011001110110001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_Selector0~19_combout\,
	datac => \dcc|ALT_INV_Selector0~18_combout\,
	datad => \ALT_INV_rtl~181_combout\,
	dataf => \dcc|ALT_INV_Selector0~20_combout\,
	combout => \dcc|Selector0~1_combout\);

-- Location: LABCELL_X33_Y4_N39
\rtl~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~17_combout\ = ( \rc1|q\(65) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(113))) # (\dcc|drawState\(4) & ((\rc1|q\(161)))) ) ) ) # ( !\rc1|q\(65) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(113))) # (\dcc|drawState\(4) & 
-- ((\rc1|q\(161)))) ) ) ) # ( \rc1|q\(65) & ( !\dcc|drawState\(5) & ( (\rc1|q\(17)) # (\dcc|drawState\(4)) ) ) ) # ( !\rc1|q\(65) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & \rc1|q\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(17),
	datac => \rc1|ALT_INV_q\(113),
	datad => \rc1|ALT_INV_q\(161),
	datae => \rc1|ALT_INV_q\(65),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~17_combout\);

-- Location: LABCELL_X33_Y4_N27
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \rc1|q\(11) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(107))) # (\dcc|drawState\(4) & ((\rc1|q\(155)))) ) ) ) # ( !\rc1|q\(11) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(107))) # (\dcc|drawState\(4) & 
-- ((\rc1|q\(155)))) ) ) ) # ( \rc1|q\(11) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4)) # (\rc1|q\(59)) ) ) ) # ( !\rc1|q\(11) & ( !\dcc|drawState\(5) & ( (\rc1|q\(59) & \dcc|drawState\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(107),
	datab => \rc1|ALT_INV_q\(59),
	datac => \rc1|ALT_INV_q\(155),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(11),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~16_combout\);

-- Location: LABCELL_X33_Y4_N18
\dcc|Selector0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~23_combout\ = ( \dcc|Selector0~0_combout\ & ( \rtl~16_combout\ & ( (!\dcc|drawState\(0) & (((\dcc|Selector2~0_combout\)))) # (\dcc|drawState\(0) & (\rtl~17_combout\ & ((!\dcc|drawState\(3))))) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( 
-- \rtl~16_combout\ & ( (!\dcc|drawState\(0) & \dcc|Selector2~0_combout\) ) ) ) # ( \dcc|Selector0~0_combout\ & ( !\rtl~16_combout\ & ( (!\dcc|drawState\(0) & (((\dcc|Selector2~0_combout\ & \dcc|drawState\(3))))) # (\dcc|drawState\(0) & (\rtl~17_combout\ & 
-- ((!\dcc|drawState\(3))))) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( !\rtl~16_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector2~0_combout\ & \dcc|drawState\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000100010000101000001010000010100001101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \ALT_INV_rtl~17_combout\,
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~16_combout\,
	combout => \dcc|Selector0~23_combout\);

-- Location: LABCELL_X33_Y3_N21
\dcc|Selector0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~21_combout\ = ( \rc1|q\(120) & ( \rc1|q\(110) & ( (!\dcc|drawState\(4)) # ((!\dcc|drawState\(5) & (\rc1|q\(62))) # (\dcc|drawState\(5) & ((\rc1|q\(158))))) ) ) ) # ( !\rc1|q\(120) & ( \rc1|q\(110) & ( (!\dcc|drawState\(4) & 
-- (\dcc|drawState\(5))) # (\dcc|drawState\(4) & ((!\dcc|drawState\(5) & (\rc1|q\(62))) # (\dcc|drawState\(5) & ((\rc1|q\(158)))))) ) ) ) # ( \rc1|q\(120) & ( !\rc1|q\(110) & ( (!\dcc|drawState\(4) & (!\dcc|drawState\(5))) # (\dcc|drawState\(4) & 
-- ((!\dcc|drawState\(5) & (\rc1|q\(62))) # (\dcc|drawState\(5) & ((\rc1|q\(158)))))) ) ) ) # ( !\rc1|q\(120) & ( !\rc1|q\(110) & ( (\dcc|drawState\(4) & ((!\dcc|drawState\(5) & (\rc1|q\(62))) # (\dcc|drawState\(5) & ((\rc1|q\(158)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(62),
	datad => \rc1|ALT_INV_q\(158),
	datae => \rc1|ALT_INV_q\(120),
	dataf => \rc1|ALT_INV_q\(110),
	combout => \dcc|Selector0~21_combout\);

-- Location: LABCELL_X33_Y3_N36
\rtl~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~184_combout\ = ( \rc1|q\(35) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5)) # ((\rc1|q\(131))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5) & (\rc1|q\(83)))) ) ) # ( !\rc1|q\(35) & ( (!\dcc|drawState\(4) & (\dcc|drawState\(5) & 
-- ((\rc1|q\(131))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5) & (\rc1|q\(83)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(83),
	datad => \rc1|ALT_INV_q\(131),
	dataf => \rc1|ALT_INV_q\(35),
	combout => \rtl~184_combout\);

-- Location: MLABCELL_X34_Y2_N36
\rtl~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~183_combout\ = ( \rc1|q\(134) & ( (!\dcc|drawState\(4) & (((\rc1|q\(38))) # (\dcc|drawState\(5)))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5) & ((\rc1|q\(86))))) ) ) # ( !\rc1|q\(134) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(4) & 
-- (\rc1|q\(38))) # (\dcc|drawState\(4) & ((\rc1|q\(86)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(38),
	datad => \rc1|ALT_INV_q\(86),
	dataf => \rc1|ALT_INV_q\(134),
	combout => \rtl~183_combout\);

-- Location: MLABCELL_X34_Y2_N18
\dcc|Selector0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~22_combout\ = ( \rtl~183_combout\ & ( \dcc|drawState\(3) & ( (!\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\)))) # (\dcc|drawState\(0) & (((\rtl~185_combout\ & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\))) ) ) ) # ( 
-- !\rtl~183_combout\ & ( \dcc|drawState\(3) & ( (\dcc|drawState\(0) & (\rtl~185_combout\ & \dcc|Selector0~0_combout\)) ) ) ) # ( \rtl~183_combout\ & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(0) & ((\dcc|Selector0~0_combout\))) # (\dcc|drawState\(0) & 
-- (\dcc|Selector2~0_combout\)) ) ) ) # ( !\rtl~183_combout\ & ( !\dcc|drawState\(3) & ( (!\dcc|drawState\(0) & ((\dcc|Selector0~0_combout\))) # (\dcc|drawState\(0) & (\dcc|Selector2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000000000001010001000110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_rtl~185_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	datae => \ALT_INV_rtl~183_combout\,
	dataf => \dcc|ALT_INV_drawState\(3),
	combout => \dcc|Selector0~22_combout\);

-- Location: LABCELL_X33_Y4_N33
\dcc|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~2_combout\ = ( \dcc|Selector0~22_combout\ & ( (!\dcc|Selector0~23_combout\ & (!\dcc|drawState\(3) & !\dcc|Selector0~21_combout\)) ) ) # ( !\dcc|Selector0~22_combout\ & ( (!\dcc|Selector0~23_combout\) # ((\dcc|drawState\(3) & 
-- !\rtl~184_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110101010101110111010101010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~23_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_Selector0~21_combout\,
	datad => \ALT_INV_rtl~184_combout\,
	dataf => \dcc|ALT_INV_Selector0~22_combout\,
	combout => \dcc|Selector0~2_combout\);

-- Location: MLABCELL_X34_Y3_N51
\rtl~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~187_combout\ = ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & \rc1|q\(128)) ) ) # ( !\dcc|drawState\(5) & ( (\rc1|q\(32) & !\dcc|drawState\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(32),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(128),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~187_combout\);

-- Location: LABCELL_X35_Y3_N3
\rtl~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~186_combout\ = ( !\dcc|drawState\(5) & ( \dcc|drawState\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~186_combout\);

-- Location: MLABCELL_X34_Y3_N36
\dcc|Selector0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~5_combout\ = ( \dcc|Selector0~0_combout\ & ( \rtl~182_combout\ & ( (((\rc1|q\(80) & \rtl~186_combout\)) # (\dcc|Selector2~0_combout\)) # (\rtl~187_combout\) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( \rtl~182_combout\ & ( 
-- \dcc|Selector2~0_combout\ ) ) ) # ( \dcc|Selector0~0_combout\ & ( !\rtl~182_combout\ & ( ((\rc1|q\(80) & \rtl~186_combout\)) # (\rtl~187_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101111100110011001100110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~187_combout\,
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \rc1|ALT_INV_q\(80),
	datad => \ALT_INV_rtl~186_combout\,
	datae => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~182_combout\,
	combout => \dcc|Selector0~5_combout\);

-- Location: MLABCELL_X34_Y3_N42
\dcc|Selector0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~6_combout\ = ( \dcc|Selector0~0_combout\ & ( \rtl~186_combout\ & ( ((\dcc|Selector2~0_combout\ & ((\rc1|q\(80)) # (\rtl~187_combout\)))) # (\rtl~184_combout\) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( \rtl~186_combout\ & ( 
-- (\dcc|Selector2~0_combout\ & ((\rc1|q\(80)) # (\rtl~187_combout\))) ) ) ) # ( \dcc|Selector0~0_combout\ & ( !\rtl~186_combout\ & ( ((\rtl~187_combout\ & \dcc|Selector2~0_combout\)) # (\rtl~184_combout\) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( 
-- !\rtl~186_combout\ & ( (\rtl~187_combout\ & \dcc|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011111111100010011000100110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~187_combout\,
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \rc1|ALT_INV_q\(80),
	datad => \ALT_INV_rtl~184_combout\,
	datae => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~186_combout\,
	combout => \dcc|Selector0~6_combout\);

-- Location: LABCELL_X35_Y3_N30
\rtl~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~30_combout\ = ( \dcc|drawState\(4) & ( \rc1|q\(104) & ( (!\dcc|drawState\(5) & ((\rc1|q\(56)))) # (\dcc|drawState\(5) & (\rc1|q\(152))) ) ) ) # ( !\dcc|drawState\(4) & ( \rc1|q\(104) & ( (\dcc|drawState\(5)) # (\rc1|q\(8)) ) ) ) # ( 
-- \dcc|drawState\(4) & ( !\rc1|q\(104) & ( (!\dcc|drawState\(5) & ((\rc1|q\(56)))) # (\dcc|drawState\(5) & (\rc1|q\(152))) ) ) ) # ( !\dcc|drawState\(4) & ( !\rc1|q\(104) & ( (\rc1|q\(8) & !\dcc|drawState\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(8),
	datab => \rc1|ALT_INV_q\(152),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \rc1|ALT_INV_q\(56),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \rc1|ALT_INV_q\(104),
	combout => \rtl~30_combout\);

-- Location: MLABCELL_X34_Y3_N0
\dcc|Selector0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~4_combout\ = ( \rtl~30_combout\ & ( ((\rtl~16_combout\ & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\) ) ) # ( !\rtl~30_combout\ & ( (\rtl~16_combout\ & \dcc|Selector0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~16_combout\,
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~30_combout\,
	combout => \dcc|Selector0~4_combout\);

-- Location: MLABCELL_X34_Y3_N48
\dcc|Selector0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~3_combout\ = ( \rtl~2_combout\ & ( ((\rtl~30_combout\ & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\) ) ) # ( !\rtl~2_combout\ & ( (\rtl~30_combout\ & \dcc|Selector0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~30_combout\,
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~2_combout\,
	combout => \dcc|Selector0~3_combout\);

-- Location: MLABCELL_X34_Y3_N12
\dcc|Selector0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~7_combout\ = ( \dcc|Selector0~4_combout\ & ( \dcc|Selector0~3_combout\ & ( (!\dcc|drawState\(3)) # ((!\dcc|drawState\(0) & (\dcc|Selector0~5_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector0~6_combout\)))) ) ) ) # ( 
-- !\dcc|Selector0~4_combout\ & ( \dcc|Selector0~3_combout\ & ( (!\dcc|drawState\(3) & (!\dcc|drawState\(0))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector0~5_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector0~6_combout\))))) ) ) ) # ( 
-- \dcc|Selector0~4_combout\ & ( !\dcc|Selector0~3_combout\ & ( (!\dcc|drawState\(3) & (\dcc|drawState\(0))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector0~5_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector0~6_combout\))))) ) ) ) # ( 
-- !\dcc|Selector0~4_combout\ & ( !\dcc|Selector0~3_combout\ & ( (\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector0~5_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector0~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_Selector0~5_combout\,
	datad => \dcc|ALT_INV_Selector0~6_combout\,
	datae => \dcc|ALT_INV_Selector0~4_combout\,
	dataf => \dcc|ALT_INV_Selector0~3_combout\,
	combout => \dcc|Selector0~7_combout\);

-- Location: MLABCELL_X34_Y4_N0
\dcc|Selector0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~14_combout\ = ( \dcc|Selector0~2_combout\ & ( \dcc|Selector0~7_combout\ & ( (!\dcc|drawState\(2) & (((!\dcc|Selector0~1_combout\) # (\dcc|drawState\(1))))) # (\dcc|drawState\(2) & (\dcc|Selector0~13_combout\ & (\dcc|drawState\(1)))) ) ) ) # 
-- ( !\dcc|Selector0~2_combout\ & ( \dcc|Selector0~7_combout\ & ( (!\dcc|drawState\(2) & (((!\dcc|Selector0~1_combout\) # (\dcc|drawState\(1))))) # (\dcc|drawState\(2) & (((!\dcc|drawState\(1))) # (\dcc|Selector0~13_combout\))) ) ) ) # ( 
-- \dcc|Selector0~2_combout\ & ( !\dcc|Selector0~7_combout\ & ( (!\dcc|drawState\(2) & (((!\dcc|drawState\(1) & !\dcc|Selector0~1_combout\)))) # (\dcc|drawState\(2) & (\dcc|Selector0~13_combout\ & (\dcc|drawState\(1)))) ) ) ) # ( !\dcc|Selector0~2_combout\ & 
-- ( !\dcc|Selector0~7_combout\ & ( (!\dcc|drawState\(2) & (((!\dcc|drawState\(1) & !\dcc|Selector0~1_combout\)))) # (\dcc|drawState\(2) & (((!\dcc|drawState\(1))) # (\dcc|Selector0~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000101010001101000010000000111111011010110111010101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_Selector0~13_combout\,
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_Selector0~1_combout\,
	datae => \dcc|ALT_INV_Selector0~2_combout\,
	dataf => \dcc|ALT_INV_Selector0~7_combout\,
	combout => \dcc|Selector0~14_combout\);

-- Location: FF_X34_Y4_N2
\dcc|colour[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|Selector0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|colour\(2));

-- Location: FF_X43_Y3_N32
\d0|x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~1_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(0));

-- Location: FF_X43_Y3_N35
\d0|x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~5_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(1));

-- Location: FF_X43_Y3_N38
\d0|x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~9_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(2));

-- Location: FF_X43_Y3_N41
\d0|x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~13_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(3));

-- Location: FF_X43_Y3_N44
\d0|x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d0|Add0~17_sumout\,
	ena => \dcc|ALT_INV_drawY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d0|x\(4));

-- Location: M10K_X38_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "600000000000000000000000000000600000C0006000000000000000000000000000006000C0C000600000000000000000000000000003E000C0C007E00000000000000000000000000003E00000C007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFF00000000000000000000000000030000000000030000000000000000000000000003000000000003000000000000000000000000000300000000000300000000000000000000000000030000000000030002A448000000000",
	mem_init2 => "000000000030000000000030002AA580000000000000000000300000000000300026A88000000000000000000030000000000030017041000000000000000000003000000000003001000000000000000000000000300000000000300000000000000000000000000030000000000030002A448000000000000000000030000000000030002AA580000000000000000000300000000000300026A880000000000000000000300000000000300070410000000000000000000030000000000030000000000000000000000000003000000000003000000000000000000000000000300000000000300015A90000000000000000000030000000000030000CBA80",
	mem_init1 => "000000000000000000300000000000300015A980000000000000000000300000000000300044108000000000000000000030000000000030004000000000000000000000003000000000003000000000000000000030000000300000000000300015A9000000000001FE00000030000000000030000CBA8000000000067FC00000300000000000300015A98000000000187FF80000300000000000300004108000000000607FFE0000300000000000300000000000000003807FFFC000300000000000300000C0000000000C807FFFF800300000000000300055088000000030807FFFFF0030000000000030004D8880000001C0807FFFFFC030000000000030",
	mem_init0 => "004542800000064081FFFFFFC03000000000003002E0898000001840867FFFFFC0300000000000300200000000006040987FFFFFC0300000000000300000C00000004040E07FFFFFC0300000000000300055088000004041807FFFFFC030000000000030004D888000004046807FFFFFC0300000000000300045428000004058807FFFFFC03000000000003000E0898000004060807FFFFFC03000000000003000000000000041C0807FFFFFC030000000000030000000000000464081FFFFFFC0300000000000300004498000005840867FFFFFC0300000000000300004C48000006040987FFFFFC03000000000003000045C8000004040E07FFFFFC0300000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: FF_X27_Y5_N59
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: FF_X27_Y5_N32
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X27_Y5_N51
\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\ = ( \VGA|controller|controller_translator|Add1~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X27_Y5_N53
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: LABCELL_X27_Y5_N48
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\ = \VGA|VideoMemory|auto_generated|address_reg_b\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\);

-- Location: FF_X27_Y5_N50
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: LABCELL_X43_Y3_N9
\VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2) = ( \VGA|user_input_translator|Add0~1_sumout\ & ( (\c0|PresentState\(0) & (!\VGA|user_input_translator|Add0~5_sumout\ & !\VGA|writeEn~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_PresentState\(0),
	datab => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	datac => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2));

-- Location: LABCELL_X27_Y5_N54
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2) = ( \VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2));

-- Location: MLABCELL_X28_Y2_N21
\c1|Mux160~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~32_combout\ = ( \rc1|q\(82) & ( (\rc1|q\(88)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(82) & ( (!\SW[0]~input_o\ & \rc1|q\(88)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(88),
	dataf => \rc1|ALT_INV_q\(82),
	combout => \c1|Mux160~32_combout\);

-- Location: MLABCELL_X28_Y2_N9
\c1|Mux160~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~18_combout\ = ( \rc1|q\(28) & ( (\rc1|q\(34)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(28) & ( (!\SW[0]~input_o\ & \rc1|q\(34)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(34),
	dataf => \rc1|ALT_INV_q\(28),
	combout => \c1|Mux160~18_combout\);

-- Location: MLABCELL_X28_Y2_N27
\c1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux1~0_combout\ = ( \rc1|q\(160) & ( (!\SW[0]~input_o\) # (((!\SW[1]~input_o\) # (\rc1|q\(25))) # (\SW[3]~input_o\)) ) ) # ( !\rc1|q\(160) & ( (\SW[0]~input_o\ & (!\SW[3]~input_o\ & (\SW[1]~input_o\ & \rc1|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010011111011111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(25),
	dataf => \rc1|ALT_INV_q\(160),
	combout => \c1|Mux1~0_combout\);

-- Location: MLABCELL_X28_Y4_N33
\c1|Mux160~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~30_combout\ = ( \rc1|q\(133) & ( \rc1|q\(115) ) ) # ( !\rc1|q\(133) & ( \rc1|q\(115) & ( \SW[0]~input_o\ ) ) ) # ( \rc1|q\(133) & ( !\rc1|q\(115) & ( !\SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(133),
	dataf => \rc1|ALT_INV_q\(115),
	combout => \c1|Mux160~30_combout\);

-- Location: LABCELL_X30_Y3_N51
\c1|Mux160~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~3_combout\ = ( \rc1|q\(1) & ( (\SW[0]~input_o\) # (\rc1|q\(7)) ) ) # ( !\rc1|q\(1) & ( (\rc1|q\(7) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(7),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(1),
	combout => \c1|Mux160~3_combout\);

-- Location: LABCELL_X29_Y5_N54
\c1|Mux160~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~23_combout\ = ( \rc1|q\(136) & ( \rc1|q\(106) ) ) # ( !\rc1|q\(136) & ( \rc1|q\(106) & ( \SW[0]~input_o\ ) ) ) # ( \rc1|q\(136) & ( !\rc1|q\(106) & ( !\SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(136),
	dataf => \rc1|ALT_INV_q\(106),
	combout => \c1|Mux160~23_combout\);

-- Location: LABCELL_X30_Y5_N9
\c1|Mux160~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~8_combout\ = ( \rc1|q\(142) & ( (!\SW[0]~input_o\) # (\rc1|q\(100)) ) ) # ( !\rc1|q\(142) & ( (\SW[0]~input_o\ & \rc1|q\(100)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(100),
	datae => \rc1|ALT_INV_q\(142),
	combout => \c1|Mux160~8_combout\);

-- Location: MLABCELL_X28_Y4_N24
\c1|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux61~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ & (\rc1|q\(82))) # (\SW[2]~input_o\ & ((\rc1|q\(109))))))) # (\SW[0]~input_o\ & (\rc1|q\(100))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ & 
-- (\rc1|q\(100))) # (\SW[2]~input_o\ & ((\rc1|q\(109))))))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (((\rc1|q\(25))))) # (\SW[2]~input_o\ & (\rc1|q\(100))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100010001010001110001000100011101110111010100011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(100),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(25),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(109),
	datag => \rc1|ALT_INV_q\(82),
	combout => \c1|Mux61~1_combout\);

-- Location: MLABCELL_X28_Y4_N12
\c1|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux61~0_combout\ = ( \rc1|q\(106) & ( \c1|Mux61~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux160~8_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)) # (\rc1|q\(73)))) ) ) ) 
-- # ( !\rc1|q\(106) & ( \c1|Mux61~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux160~8_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(73) & ((!\c1|cubeout[105]~11_combout\)))) ) ) ) # ( \rc1|q\(106) & ( 
-- !\c1|Mux61~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|Mux160~8_combout\ & \c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)) # (\rc1|q\(73)))) ) ) ) # ( !\rc1|q\(106) & ( !\c1|Mux61~1_combout\ 
-- & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|Mux160~8_combout\ & \c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(73) & ((!\c1|cubeout[105]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \rc1|ALT_INV_q\(73),
	datac => \c1|ALT_INV_Mux160~8_combout\,
	datad => \c1|ALT_INV_cubeout[105]~11_combout\,
	datae => \rc1|ALT_INV_q\(106),
	dataf => \c1|ALT_INV_Mux61~1_combout\,
	combout => \c1|Mux61~0_combout\);

-- Location: FF_X28_Y4_N13
\c1|cubeout[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux61~0_combout\,
	asdata => \rc1|q\(100),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(100));

-- Location: FF_X29_Y4_N53
\rc1|q[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(100),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(100));

-- Location: LABCELL_X31_Y2_N12
\c1|Mux160~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~29_combout\ = ( \rc1|q\(127) & ( (!\SW[0]~input_o\) # (\rc1|q\(133)) ) ) # ( !\rc1|q\(127) & ( (\SW[0]~input_o\ & \rc1|q\(133)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(133),
	dataf => \rc1|ALT_INV_q\(127),
	combout => \c1|Mux160~29_combout\);

-- Location: LABCELL_X37_Y3_N21
\c1|Mux160~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~26_combout\ = ( \rc1|q\(154) & ( (!\SW[0]~input_o\) # (\rc1|q\(127)) ) ) # ( !\rc1|q\(154) & ( (\SW[0]~input_o\ & \rc1|q\(127)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(127),
	dataf => \rc1|ALT_INV_q\(154),
	combout => \c1|Mux160~26_combout\);

-- Location: LABCELL_X31_Y2_N24
\c1|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux34~0_combout\ = ( \rc1|q\(109) & ( \c1|Mux160~26_combout\ & ( (!\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\)) # (\c1|Mux160~29_combout\))) # (\c1|cubeout[47]~7_combout\ & (((!\c1|cubeout[47]~8_combout\) # (\rc1|q\(73))))) ) ) ) # ( 
-- !\rc1|q\(109) & ( \c1|Mux160~26_combout\ & ( (!\c1|cubeout[47]~7_combout\ & (\c1|Mux160~29_combout\ & (!\c1|cubeout[47]~8_combout\))) # (\c1|cubeout[47]~7_combout\ & (((!\c1|cubeout[47]~8_combout\) # (\rc1|q\(73))))) ) ) ) # ( \rc1|q\(109) & ( 
-- !\c1|Mux160~26_combout\ & ( (!\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\)) # (\c1|Mux160~29_combout\))) # (\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\ & \rc1|q\(73))))) ) ) ) # ( !\rc1|q\(109) & ( !\c1|Mux160~26_combout\ & ( 
-- (!\c1|cubeout[47]~7_combout\ & (\c1|Mux160~29_combout\ & (!\c1|cubeout[47]~8_combout\))) # (\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\ & \rc1|q\(73))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~7_combout\,
	datab => \c1|ALT_INV_Mux160~29_combout\,
	datac => \c1|ALT_INV_cubeout[47]~8_combout\,
	datad => \rc1|ALT_INV_q\(73),
	datae => \rc1|ALT_INV_q\(109),
	dataf => \c1|ALT_INV_Mux160~26_combout\,
	combout => \c1|Mux34~0_combout\);

-- Location: LABCELL_X37_Y3_N39
\c1|Mux160~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~15_combout\ = ( \rc1|q\(127) & ( (!\SW[0]~input_o\) # (\rc1|q\(28)) ) ) # ( !\rc1|q\(127) & ( (\SW[0]~input_o\ & \rc1|q\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(28),
	dataf => \rc1|ALT_INV_q\(127),
	combout => \c1|Mux160~15_combout\);

-- Location: LABCELL_X37_Y3_N30
\c1|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux34~1_combout\ = ( \c1|Mux34~0_combout\ & ( \c1|Mux160~15_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (((\c1|cubeout[47]~10_combout\)) # (\rc1|q\(127)))) # (\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\) # (\rc1|q\(106))))) ) ) ) # ( 
-- !\c1|Mux34~0_combout\ & ( \c1|Mux160~15_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (((\c1|cubeout[47]~10_combout\)) # (\rc1|q\(127)))) # (\c1|cubeout[47]~9_combout\ & (((\c1|cubeout[47]~10_combout\ & \rc1|q\(106))))) ) ) ) # ( \c1|Mux34~0_combout\ & ( 
-- !\c1|Mux160~15_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (\rc1|q\(127) & (!\c1|cubeout[47]~10_combout\))) # (\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\) # (\rc1|q\(106))))) ) ) ) # ( !\c1|Mux34~0_combout\ & ( !\c1|Mux160~15_combout\ & 
-- ( (!\c1|cubeout[47]~9_combout\ & (\rc1|q\(127) & (!\c1|cubeout[47]~10_combout\))) # (\c1|cubeout[47]~9_combout\ & (((\c1|cubeout[47]~10_combout\ & \rc1|q\(106))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(127),
	datab => \c1|ALT_INV_cubeout[47]~9_combout\,
	datac => \c1|ALT_INV_cubeout[47]~10_combout\,
	datad => \rc1|ALT_INV_q\(106),
	datae => \c1|ALT_INV_Mux34~0_combout\,
	dataf => \c1|ALT_INV_Mux160~15_combout\,
	combout => \c1|Mux34~1_combout\);

-- Location: FF_X37_Y3_N32
\c1|cubeout[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(127));

-- Location: LABCELL_X37_Y3_N36
\rc1|q~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~54_combout\ = ( \c1|cubeout\(127) ) # ( !\c1|cubeout\(127) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(127),
	combout => \rc1|q~54_combout\);

-- Location: FF_X37_Y3_N38
\rc1|q[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~54_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(127));

-- Location: MLABCELL_X28_Y3_N21
\c1|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux52~0_combout\ = ( \rc1|q\(55) & ( \rc1|q\(115) & ( ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(127))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(136))))) # (\c1|cubeout[47]~8_combout\) ) ) ) # ( !\rc1|q\(55) & ( \rc1|q\(115) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(127))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(136)))))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)))) ) ) ) # ( \rc1|q\(55) & ( !\rc1|q\(115) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(127))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(136)))))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)))) ) ) ) # ( !\rc1|q\(55) & ( !\rc1|q\(115) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(127))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(136)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(127),
	datab => \rc1|ALT_INV_q\(136),
	datac => \c1|ALT_INV_cubeout[47]~8_combout\,
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \rc1|ALT_INV_q\(55),
	dataf => \rc1|ALT_INV_q\(115),
	combout => \c1|Mux52~0_combout\);

-- Location: LABCELL_X29_Y4_N30
\c1|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux52~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (\rc1|q\(109))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux52~0_combout\))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(34)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (\rc1|q\(109))) # (\c1|cubeout[73]~17_combout\ & (((\rc1|q\(100))))))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux52~0_combout\))) # 
-- (\c1|cubeout[73]~17_combout\ & (\rc1|q\(109)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000111010001000001110101110111010001110111011100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(109),
	datab => \c1|ALT_INV_cubeout[73]~16_combout\,
	datac => \rc1|ALT_INV_q\(100),
	datad => \c1|ALT_INV_cubeout[73]~17_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux52~0_combout\,
	datag => \rc1|ALT_INV_q\(34),
	combout => \c1|Mux52~1_combout\);

-- Location: FF_X29_Y4_N32
\c1|cubeout[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux52~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(109));

-- Location: LABCELL_X29_Y4_N18
\rc1|q~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~42_combout\ = ( \c1|cubeout\(109) ) # ( !\c1|cubeout\(109) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(109),
	combout => \rc1|q~42_combout\);

-- Location: FF_X29_Y4_N20
\rc1|q[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~42_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(109));

-- Location: LABCELL_X30_Y5_N33
\c1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux25~0_combout\ = ( \rc1|q\(52) & ( \c1|Mux160~2_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)) # (\c1|Mux160~23_combout\))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\) # (\rc1|q\(109))))) ) ) ) # ( 
-- !\rc1|q\(52) & ( \c1|Mux160~2_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)) # (\c1|Mux160~23_combout\))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\ & \rc1|q\(109))))) ) ) ) # ( \rc1|q\(52) & ( 
-- !\c1|Mux160~2_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (\c1|Mux160~23_combout\ & (!\c1|cubeout[47]~7_combout\))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\) # (\rc1|q\(109))))) ) ) ) # ( !\rc1|q\(52) & ( !\c1|Mux160~2_combout\ & ( 
-- (!\c1|cubeout[47]~8_combout\ & (\c1|Mux160~23_combout\ & (!\c1|cubeout[47]~7_combout\))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\ & \rc1|q\(109))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~8_combout\,
	datab => \c1|ALT_INV_Mux160~23_combout\,
	datac => \c1|ALT_INV_cubeout[47]~7_combout\,
	datad => \rc1|ALT_INV_q\(109),
	datae => \rc1|ALT_INV_q\(52),
	dataf => \c1|ALT_INV_Mux160~2_combout\,
	combout => \c1|Mux25~0_combout\);

-- Location: LABCELL_X31_Y5_N48
\c1|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux25~1_combout\ = ( !\c1|cubeout[47]~10_combout\ & ( ((!\c1|cubeout[47]~9_combout\ & (((\rc1|q\(136))))) # (\c1|cubeout[47]~9_combout\ & (\c1|Mux25~0_combout\))) ) ) # ( \c1|cubeout[47]~10_combout\ & ( (!\c1|cubeout[47]~9_combout\ & 
-- (((!\SW[0]~input_o\ & ((\rc1|q\(136)))) # (\SW[0]~input_o\ & (\rc1|q\(154)))))) # (\c1|cubeout[47]~9_combout\ & (\rc1|q\(142))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000100010001110111001111110011111101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(142),
	datab => \c1|ALT_INV_cubeout[47]~9_combout\,
	datac => \rc1|ALT_INV_q\(154),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \c1|ALT_INV_cubeout[47]~10_combout\,
	dataf => \rc1|ALT_INV_q\(136),
	datag => \c1|ALT_INV_Mux25~0_combout\,
	combout => \c1|Mux25~1_combout\);

-- Location: FF_X31_Y5_N50
\c1|cubeout[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(136));

-- Location: LABCELL_X31_Y5_N12
\rc1|q~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~51_combout\ = ( \c1|cubeout\(136) ) # ( !\c1|cubeout\(136) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(136),
	combout => \rc1|q~51_combout\);

-- Location: FF_X31_Y5_N14
\rc1|q[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~51_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(136));

-- Location: LABCELL_X30_Y5_N15
\c1|Mux160~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~2_combout\ = ( \rc1|q\(136) & ( (\rc1|q\(1)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(136) & ( (!\SW[0]~input_o\ & \rc1|q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(1),
	dataf => \rc1|ALT_INV_q\(136),
	combout => \c1|Mux160~2_combout\);

-- Location: LABCELL_X29_Y5_N48
\c1|Mux160~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~1_combout\ = ( \rc1|q\(19) & ( (\SW[0]~input_o\) # (\rc1|q\(1)) ) ) # ( !\rc1|q\(19) & ( (\rc1|q\(1) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(1),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(19),
	combout => \c1|Mux160~1_combout\);

-- Location: LABCELL_X30_Y3_N42
\c1|Mux160~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~4_combout\ = ( \rc1|q\(55) & ( (!\SW[0]~input_o\) # (\rc1|q\(1)) ) ) # ( !\rc1|q\(55) & ( (\SW[0]~input_o\ & \rc1|q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(1),
	dataf => \rc1|ALT_INV_q\(55),
	combout => \c1|Mux160~4_combout\);

-- Location: LABCELL_X30_Y3_N18
\c1|Mux160~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~5_combout\ = ( \c1|Mux160~1_combout\ & ( \c1|Mux160~4_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\c1|Mux160~3_combout\))) # (\SW[2]~input_o\ & (((\c1|Mux160~2_combout\) # (\SW[1]~input_o\)))) ) ) ) # ( !\c1|Mux160~1_combout\ & ( 
-- \c1|Mux160~4_combout\ & ( (!\SW[2]~input_o\ & (\c1|Mux160~3_combout\ & (\SW[1]~input_o\))) # (\SW[2]~input_o\ & (((\c1|Mux160~2_combout\) # (\SW[1]~input_o\)))) ) ) ) # ( \c1|Mux160~1_combout\ & ( !\c1|Mux160~4_combout\ & ( (!\SW[2]~input_o\ & 
-- (((!\SW[1]~input_o\)) # (\c1|Mux160~3_combout\))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\ & \c1|Mux160~2_combout\)))) ) ) ) # ( !\c1|Mux160~1_combout\ & ( !\c1|Mux160~4_combout\ & ( (!\SW[2]~input_o\ & (\c1|Mux160~3_combout\ & (\SW[1]~input_o\))) # 
-- (\SW[2]~input_o\ & (((!\SW[1]~input_o\ & \c1|Mux160~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \c1|ALT_INV_Mux160~3_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \c1|ALT_INV_Mux160~2_combout\,
	datae => \c1|ALT_INV_Mux160~1_combout\,
	dataf => \c1|ALT_INV_Mux160~4_combout\,
	combout => \c1|Mux160~5_combout\);

-- Location: LABCELL_X30_Y3_N30
\c1|Mux160~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~35_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & (\c1|Mux160~5_combout\)) # (\c1|cubeout[154]~0_combout\ & ((\rc1|q\(1))))))) # (\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & 
-- ((\rc1|q\(1)))) # (\c1|cubeout[154]~0_combout\ & (\rc1|q\(46)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux160~5_combout\)) # (\c1|cubeout[47]~1_combout\ & (((\rc1|q\(88))))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000011010001110000000001110111110011110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux160~5_combout\,
	datab => \c1|ALT_INV_cubeout[47]~1_combout\,
	datac => \rc1|ALT_INV_q\(88),
	datad => \c1|ALT_INV_cubeout[154]~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(1),
	datag => \rc1|ALT_INV_q\(46),
	combout => \c1|Mux160~35_combout\);

-- Location: FF_X30_Y3_N32
\c1|cubeout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux160~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(1));

-- Location: LABCELL_X30_Y3_N9
\rc1|q~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~34_combout\ = (!\KEY[3]~input_o\) # (\c1|cubeout\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_cubeout\(1),
	datad => \ALT_INV_KEY[3]~input_o\,
	combout => \rc1|q~34_combout\);

-- Location: FF_X30_Y3_N11
\rc1|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~34_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(1));

-- Location: LABCELL_X30_Y5_N0
\c1|Mux160~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~0_combout\ = (!\SW[0]~input_o\ & ((\rc1|q\(46)))) # (\SW[0]~input_o\ & (\rc1|q\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(1),
	datad => \rc1|ALT_INV_q\(46),
	combout => \c1|Mux160~0_combout\);

-- Location: LABCELL_X29_Y3_N15
\c1|Mux160~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~7_combout\ = ( \rc1|q\(28) & ( (!\SW[0]~input_o\) # (\rc1|q\(46)) ) ) # ( !\rc1|q\(28) & ( (\SW[0]~input_o\ & \rc1|q\(46)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(46),
	dataf => \rc1|ALT_INV_q\(28),
	combout => \c1|Mux160~7_combout\);

-- Location: LABCELL_X30_Y5_N12
\c1|Mux160~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~6_combout\ = (!\SW[0]~input_o\ & (\rc1|q\(46))) # (\SW[0]~input_o\ & ((\rc1|q\(142))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(46),
	datad => \rc1|ALT_INV_q\(142),
	combout => \c1|Mux160~6_combout\);

-- Location: LABCELL_X30_Y5_N51
\c1|Mux115~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux115~0_combout\ = ( \rc1|q\(52) & ( \rc1|q\(73) & ( ((!\c1|cubeout[47]~7_combout\ & ((\c1|Mux160~6_combout\))) # (\c1|cubeout[47]~7_combout\ & (\c1|Mux160~7_combout\))) # (\c1|cubeout[47]~8_combout\) ) ) ) # ( !\rc1|q\(52) & ( \rc1|q\(73) & ( 
-- (!\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\) # (\c1|Mux160~6_combout\)))) # (\c1|cubeout[47]~7_combout\ & (\c1|Mux160~7_combout\ & ((!\c1|cubeout[47]~8_combout\)))) ) ) ) # ( \rc1|q\(52) & ( !\rc1|q\(73) & ( (!\c1|cubeout[47]~7_combout\ & 
-- (((\c1|Mux160~6_combout\ & !\c1|cubeout[47]~8_combout\)))) # (\c1|cubeout[47]~7_combout\ & (((\c1|cubeout[47]~8_combout\)) # (\c1|Mux160~7_combout\))) ) ) ) # ( !\rc1|q\(52) & ( !\rc1|q\(73) & ( (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ 
-- & ((\c1|Mux160~6_combout\))) # (\c1|cubeout[47]~7_combout\ & (\c1|Mux160~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux160~7_combout\,
	datab => \c1|ALT_INV_Mux160~6_combout\,
	datac => \c1|ALT_INV_cubeout[47]~7_combout\,
	datad => \c1|ALT_INV_cubeout[47]~8_combout\,
	datae => \rc1|ALT_INV_q\(52),
	dataf => \rc1|ALT_INV_q\(73),
	combout => \c1|Mux115~0_combout\);

-- Location: LABCELL_X30_Y5_N57
\c1|Mux115~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux115~1_combout\ = ( \c1|Mux160~0_combout\ & ( \c1|Mux115~0_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (((\rc1|q\(46)) # (\c1|cubeout[47]~10_combout\)))) # (\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\)) # (\rc1|q\(133)))) ) ) ) # ( 
-- !\c1|Mux160~0_combout\ & ( \c1|Mux115~0_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\ & \rc1|q\(46))))) # (\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\)) # (\rc1|q\(133)))) ) ) ) # ( \c1|Mux160~0_combout\ & ( 
-- !\c1|Mux115~0_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (((\rc1|q\(46)) # (\c1|cubeout[47]~10_combout\)))) # (\c1|cubeout[47]~9_combout\ & (\rc1|q\(133) & (\c1|cubeout[47]~10_combout\))) ) ) ) # ( !\c1|Mux160~0_combout\ & ( !\c1|Mux115~0_combout\ & ( 
-- (!\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\ & \rc1|q\(46))))) # (\c1|cubeout[47]~9_combout\ & (\rc1|q\(133) & (\c1|cubeout[47]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~9_combout\,
	datab => \rc1|ALT_INV_q\(133),
	datac => \c1|ALT_INV_cubeout[47]~10_combout\,
	datad => \rc1|ALT_INV_q\(46),
	datae => \c1|ALT_INV_Mux160~0_combout\,
	dataf => \c1|ALT_INV_Mux115~0_combout\,
	combout => \c1|Mux115~1_combout\);

-- Location: FF_X30_Y5_N58
\c1|cubeout[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux115~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(46));

-- Location: FF_X30_Y5_N5
\rc1|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(46),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(46));

-- Location: LABCELL_X30_Y3_N6
\c1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux28~0_combout\ = ( \rc1|q\(79) & ( (!\SW[1]~input_o\ & (((!\SW[0]~input_o\) # (\rc1|q\(46))))) # (\SW[1]~input_o\ & (\rc1|q\(88))) ) ) # ( !\rc1|q\(79) & ( (!\SW[1]~input_o\ & (((\rc1|q\(46) & \SW[0]~input_o\)))) # (\SW[1]~input_o\ & (\rc1|q\(88))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(88),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(46),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(79),
	combout => \c1|Mux28~0_combout\);

-- Location: LABCELL_X31_Y2_N48
\c1|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux28~1_combout\ = ( \rc1|q\(160) & ( \c1|Mux160~29_combout\ & ( ((!\c1|cubeout[105]~12_combout\ & ((\c1|Mux28~0_combout\))) # (\c1|cubeout[105]~12_combout\ & (\c1|Mux160~30_combout\))) # (\c1|cubeout[105]~11_combout\) ) ) ) # ( !\rc1|q\(160) & ( 
-- \c1|Mux160~29_combout\ & ( (!\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & ((\c1|Mux28~0_combout\))) # (\c1|cubeout[105]~12_combout\ & (\c1|Mux160~30_combout\)))) # (\c1|cubeout[105]~11_combout\ & (!\c1|cubeout[105]~12_combout\)) ) ) ) 
-- # ( \rc1|q\(160) & ( !\c1|Mux160~29_combout\ & ( (!\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & ((\c1|Mux28~0_combout\))) # (\c1|cubeout[105]~12_combout\ & (\c1|Mux160~30_combout\)))) # (\c1|cubeout[105]~11_combout\ & 
-- (\c1|cubeout[105]~12_combout\)) ) ) ) # ( !\rc1|q\(160) & ( !\c1|Mux160~29_combout\ & ( (!\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & ((\c1|Mux28~0_combout\))) # (\c1|cubeout[105]~12_combout\ & (\c1|Mux160~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~11_combout\,
	datab => \c1|ALT_INV_cubeout[105]~12_combout\,
	datac => \c1|ALT_INV_Mux160~30_combout\,
	datad => \c1|ALT_INV_Mux28~0_combout\,
	datae => \rc1|ALT_INV_q\(160),
	dataf => \c1|ALT_INV_Mux160~29_combout\,
	combout => \c1|Mux28~1_combout\);

-- Location: FF_X31_Y2_N50
\c1|cubeout[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux28~1_combout\,
	asdata => \rc1|q\(133),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(133));

-- Location: LABCELL_X31_Y2_N33
\rc1|q~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~49_combout\ = ( \c1|cubeout\(133) ) # ( !\c1|cubeout\(133) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(133),
	combout => \rc1|q~49_combout\);

-- Location: FF_X31_Y2_N35
\rc1|q[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~49_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(133));

-- Location: LABCELL_X30_Y2_N15
\c1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux1~1_combout\ = ( \rc1|q\(142) & ( \rc1|q\(133) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\rc1|q\(154))) # (\SW[0]~input_o\ & ((\rc1|q\(160))))) ) ) ) # ( !\rc1|q\(142) & ( \rc1|q\(133) & ( (!\SW[0]~input_o\ & (((!\SW[1]~input_o\)) # 
-- (\rc1|q\(154)))) # (\SW[0]~input_o\ & (((\SW[1]~input_o\ & \rc1|q\(160))))) ) ) ) # ( \rc1|q\(142) & ( !\rc1|q\(133) & ( (!\SW[0]~input_o\ & (\rc1|q\(154) & (\SW[1]~input_o\))) # (\SW[0]~input_o\ & (((!\SW[1]~input_o\) # (\rc1|q\(160))))) ) ) ) # ( 
-- !\rc1|q\(142) & ( !\rc1|q\(133) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\rc1|q\(154))) # (\SW[0]~input_o\ & ((\rc1|q\(160)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(154),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(160),
	datae => \rc1|ALT_INV_q\(142),
	dataf => \rc1|ALT_INV_q\(133),
	combout => \c1|Mux1~1_combout\);

-- Location: MLABCELL_X28_Y2_N18
\c1|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux1~2_combout\ = ( \rc1|q\(160) & ( (!\SW[0]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(82)))) # (\SW[0]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(28))))) ) ) # ( !\rc1|q\(160) & ( (!\SW[0]~input_o\ & (\rc1|q\(82) & ((\SW[1]~input_o\)))) # 
-- (\SW[0]~input_o\ & (((\rc1|q\(28) & !\SW[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110100010011001111011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(82),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(28),
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(160),
	combout => \c1|Mux1~2_combout\);

-- Location: MLABCELL_X28_Y2_N30
\c1|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux1~3_combout\ = ( \c1|Mux1~2_combout\ & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\) # ((\c1|Mux1~1_combout\)))) # (\SW[2]~input_o\ & (((\c1|Mux1~0_combout\)))) ) ) # ( !\c1|Mux1~2_combout\ & ( (!\SW[2]~input_o\ & (\SW[3]~input_o\ & 
-- ((\c1|Mux1~1_combout\)))) # (\SW[2]~input_o\ & (((\c1|Mux1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \c1|ALT_INV_Mux1~0_combout\,
	datad => \c1|ALT_INV_Mux1~1_combout\,
	dataf => \c1|ALT_INV_Mux1~2_combout\,
	combout => \c1|Mux1~3_combout\);

-- Location: FF_X28_Y2_N32
\c1|cubeout[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(160));

-- Location: MLABCELL_X28_Y2_N24
\rc1|q~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~48_combout\ = ( \c1|cubeout\(160) ) # ( !\c1|cubeout\(160) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(160),
	combout => \rc1|q~48_combout\);

-- Location: FF_X28_Y2_N26
\rc1|q[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~48_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(160));

-- Location: LABCELL_X31_Y5_N57
\c1|Mux160~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~28_combout\ = ( \rc1|q\(19) & ( (!\SW[0]~input_o\) # (\rc1|q\(154)) ) ) # ( !\rc1|q\(19) & ( (\SW[0]~input_o\ & \rc1|q\(154)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(154),
	dataf => \rc1|ALT_INV_q\(19),
	combout => \c1|Mux160~28_combout\);

-- Location: LABCELL_X37_Y3_N18
\c1|Mux160~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~27_combout\ = ( \rc1|q\(154) & ( (\rc1|q\(88)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(154) & ( (!\SW[0]~input_o\ & \rc1|q\(88)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(88),
	dataf => \rc1|ALT_INV_q\(154),
	combout => \c1|Mux160~27_combout\);

-- Location: LABCELL_X37_Y3_N54
\c1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux7~0_combout\ = ( \c1|Mux160~27_combout\ & ( \c1|Mux160~25_combout\ & ( (!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & (\c1|Mux160~26_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux160~28_combout\)))) ) ) ) # ( !\c1|Mux160~27_combout\ & ( 
-- \c1|Mux160~25_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[2]~input_o\)) # (\c1|Mux160~26_combout\))) # (\SW[1]~input_o\ & (((\c1|Mux160~28_combout\ & \SW[2]~input_o\)))) ) ) ) # ( \c1|Mux160~27_combout\ & ( !\c1|Mux160~25_combout\ & ( (!\SW[1]~input_o\ & 
-- (\c1|Mux160~26_combout\ & ((\SW[2]~input_o\)))) # (\SW[1]~input_o\ & (((!\SW[2]~input_o\) # (\c1|Mux160~28_combout\)))) ) ) ) # ( !\c1|Mux160~27_combout\ & ( !\c1|Mux160~25_combout\ & ( (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux160~26_combout\)) # 
-- (\SW[1]~input_o\ & ((\c1|Mux160~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux160~26_combout\,
	datab => \c1|ALT_INV_Mux160~28_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux160~27_combout\,
	dataf => \c1|ALT_INV_Mux160~25_combout\,
	combout => \c1|Mux7~0_combout\);

-- Location: LABCELL_X37_Y3_N24
\c1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux7~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[47]~1_combout\ & ((!\c1|cubeout[154]~0_combout\ & (((\c1|Mux7~0_combout\)))) # (\c1|cubeout[154]~0_combout\ & (((\rc1|q\(154))))))) # (\c1|cubeout[47]~1_combout\ & ((!\c1|cubeout[154]~0_combout\ & 
-- (((\rc1|q\(154))))) # (\c1|cubeout[154]~0_combout\ & (\rc1|q\(136))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (((\c1|Mux7~0_combout\)))) # (\c1|cubeout[47]~1_combout\ & (\rc1|q\(160))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(154)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101100111000001000011011110001001111011111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~1_combout\,
	datab => \c1|ALT_INV_cubeout[154]~0_combout\,
	datac => \rc1|ALT_INV_q\(160),
	datad => \rc1|ALT_INV_q\(154),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux7~0_combout\,
	datag => \rc1|ALT_INV_q\(136),
	combout => \c1|Mux7~1_combout\);

-- Location: FF_X37_Y3_N26
\c1|cubeout[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(154));

-- Location: LABCELL_X37_Y3_N42
\rc1|q~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~45_combout\ = ( \c1|cubeout\(154) ) # ( !\c1|cubeout\(154) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(154),
	combout => \rc1|q~45_combout\);

-- Location: FF_X37_Y3_N44
\rc1|q[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~45_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(154));

-- Location: LABCELL_X29_Y2_N57
\c1|Mux160~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~25_combout\ = ( \rc1|q\(34) & ( (\SW[0]~input_o\) # (\rc1|q\(154)) ) ) # ( !\rc1|q\(34) & ( (\rc1|q\(154) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(154),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(34),
	combout => \c1|Mux160~25_combout\);

-- Location: LABCELL_X29_Y4_N36
\c1|Mux160~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~20_combout\ = ( \rc1|q\(7) & ( (!\SW[0]~input_o\) # (\rc1|q\(61)) ) ) # ( !\rc1|q\(7) & ( (\rc1|q\(61) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(61),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(7),
	combout => \c1|Mux160~20_combout\);

-- Location: LABCELL_X29_Y4_N6
\c1|Mux160~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~22_combout\ = ( \rc1|q\(61) & ( (!\SW[0]~input_o\) # (\rc1|q\(55)) ) ) # ( !\rc1|q\(61) & ( (\SW[0]~input_o\ & \rc1|q\(55)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(55),
	dataf => \rc1|ALT_INV_q\(61),
	combout => \c1|Mux160~22_combout\);

-- Location: LABCELL_X29_Y4_N9
\c1|Mux160~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~19_combout\ = ( \rc1|q\(88) & ( (\rc1|q\(61)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(88) & ( (!\SW[0]~input_o\ & \rc1|q\(61)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(61),
	dataf => \rc1|ALT_INV_q\(88),
	combout => \c1|Mux160~19_combout\);

-- Location: LABCELL_X29_Y4_N15
\c1|Mux100~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux100~0_combout\ = ( \SW[1]~input_o\ & ( \c1|Mux160~19_combout\ & ( (!\SW[3]~input_o\ & (\c1|Mux160~21_combout\)) # (\SW[3]~input_o\ & ((\c1|Mux160~22_combout\))) ) ) ) # ( !\SW[1]~input_o\ & ( \c1|Mux160~19_combout\ & ( (!\SW[3]~input_o\) # 
-- (\c1|Mux160~20_combout\) ) ) ) # ( \SW[1]~input_o\ & ( !\c1|Mux160~19_combout\ & ( (!\SW[3]~input_o\ & (\c1|Mux160~21_combout\)) # (\SW[3]~input_o\ & ((\c1|Mux160~22_combout\))) ) ) ) # ( !\SW[1]~input_o\ & ( !\c1|Mux160~19_combout\ & ( 
-- (\c1|Mux160~20_combout\ & \SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux160~21_combout\,
	datab => \c1|ALT_INV_Mux160~20_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \c1|ALT_INV_Mux160~22_combout\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \c1|ALT_INV_Mux160~19_combout\,
	combout => \c1|Mux100~0_combout\);

-- Location: LABCELL_X29_Y4_N0
\c1|Mux100~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux100~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & (\c1|Mux100~0_combout\)) # (\c1|cubeout[83]~19_combout\ & ((\rc1|q\(61))))))) # (\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ 
-- & ((\rc1|q\(61)))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(79)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (\c1|Mux100~0_combout\)) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(115))))))) # 
-- (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(61)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001000100000101001110111101011110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~18_combout\,
	datab => \c1|ALT_INV_Mux100~0_combout\,
	datac => \rc1|ALT_INV_q\(115),
	datad => \c1|ALT_INV_cubeout[83]~19_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(61),
	datag => \rc1|ALT_INV_q\(79),
	combout => \c1|Mux100~1_combout\);

-- Location: FF_X29_Y4_N2
\c1|cubeout[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux100~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(61));

-- Location: FF_X29_Y4_N11
\rc1|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(61),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(61));

-- Location: LABCELL_X29_Y4_N39
\c1|Mux160~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~21_combout\ = ( \rc1|q\(34) & ( (!\SW[0]~input_o\) # (\rc1|q\(61)) ) ) # ( !\rc1|q\(34) & ( (\rc1|q\(61) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(61),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(34),
	combout => \c1|Mux160~21_combout\);

-- Location: MLABCELL_X28_Y2_N54
\c1|Mux127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux127~0_combout\ = ( \c1|Mux160~25_combout\ & ( \c1|Mux160~21_combout\ & ( (!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & (\c1|Mux160~18_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(52))))) ) ) ) # ( !\c1|Mux160~25_combout\ & ( \c1|Mux160~21_combout\ & ( 
-- (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux160~18_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(52)))))) ) ) ) # ( \c1|Mux160~25_combout\ & ( !\c1|Mux160~21_combout\ & ( (!\SW[2]~input_o\ & 
-- (((\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux160~18_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(52)))))) ) ) ) # ( !\c1|Mux160~25_combout\ & ( !\c1|Mux160~21_combout\ & ( (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & 
-- (\c1|Mux160~18_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(52)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \c1|ALT_INV_Mux160~18_combout\,
	datac => \rc1|ALT_INV_q\(52),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux160~25_combout\,
	dataf => \c1|ALT_INV_Mux160~21_combout\,
	combout => \c1|Mux127~0_combout\);

-- Location: MLABCELL_X28_Y2_N36
\c1|Mux127~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux127~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[56]~30_combout\ & ((((\rc1|q\(34)))))) # (\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & (\c1|Mux127~0_combout\)) # (\c1|cubeout[56]~31_combout\ & (((\rc1|q\(25))))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[56]~31_combout\ & (((!\c1|cubeout[56]~30_combout\ & ((\rc1|q\(34)))) # (\c1|cubeout[56]~30_combout\ & (\c1|Mux127~0_combout\))))) # (\c1|cubeout[56]~31_combout\ & (((!\c1|cubeout[56]~30_combout\ & (\rc1|q\(109))) # 
-- (\c1|cubeout[56]~30_combout\ & ((\rc1|q\(34))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001000111000000110100010011111111010001111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux127~0_combout\,
	datab => \c1|ALT_INV_cubeout[56]~31_combout\,
	datac => \rc1|ALT_INV_q\(109),
	datad => \c1|ALT_INV_cubeout[56]~30_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(34),
	datag => \rc1|ALT_INV_q\(25),
	combout => \c1|Mux127~1_combout\);

-- Location: FF_X28_Y2_N38
\c1|cubeout[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux127~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(34));

-- Location: FF_X28_Y2_N11
\rc1|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(34),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(34));

-- Location: LABCELL_X29_Y2_N54
\c1|Mux160~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~14_combout\ = ( \rc1|q\(25) & ( (!\SW[0]~input_o\) # (\rc1|q\(34)) ) ) # ( !\rc1|q\(25) & ( (\rc1|q\(34) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(34),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(25),
	combout => \c1|Mux160~14_combout\);

-- Location: LABCELL_X29_Y2_N36
\c1|Mux160~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~11_combout\ = ( \rc1|q\(7) & ( (\SW[0]~input_o\) # (\rc1|q\(25)) ) ) # ( !\rc1|q\(7) & ( (\rc1|q\(25) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(25),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(7),
	combout => \c1|Mux160~11_combout\);

-- Location: MLABCELL_X28_Y2_N51
\c1|Mux160~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~12_combout\ = ( \rc1|q\(25) & ( \rc1|q\(160) ) ) # ( !\rc1|q\(25) & ( \rc1|q\(160) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(25) & ( !\rc1|q\(160) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(25),
	dataf => \rc1|ALT_INV_q\(160),
	combout => \c1|Mux160~12_combout\);

-- Location: LABCELL_X29_Y2_N12
\c1|Mux136~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux136~0_combout\ = ( \c1|Mux160~11_combout\ & ( \c1|Mux160~12_combout\ & ( (!\SW[1]~input_o\) # ((!\SW[3]~input_o\ & (\c1|Mux160~13_combout\)) # (\SW[3]~input_o\ & ((\c1|Mux160~14_combout\)))) ) ) ) # ( !\c1|Mux160~11_combout\ & ( 
-- \c1|Mux160~12_combout\ & ( (!\SW[3]~input_o\ & (\c1|Mux160~13_combout\ & ((\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\) # (\c1|Mux160~14_combout\)))) ) ) ) # ( \c1|Mux160~11_combout\ & ( !\c1|Mux160~12_combout\ & ( (!\SW[3]~input_o\ & 
-- (((!\SW[1]~input_o\)) # (\c1|Mux160~13_combout\))) # (\SW[3]~input_o\ & (((\c1|Mux160~14_combout\ & \SW[1]~input_o\)))) ) ) ) # ( !\c1|Mux160~11_combout\ & ( !\c1|Mux160~12_combout\ & ( (\SW[1]~input_o\ & ((!\SW[3]~input_o\ & (\c1|Mux160~13_combout\)) # 
-- (\SW[3]~input_o\ & ((\c1|Mux160~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux160~13_combout\,
	datab => \c1|ALT_INV_Mux160~14_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux160~11_combout\,
	dataf => \c1|ALT_INV_Mux160~12_combout\,
	combout => \c1|Mux136~0_combout\);

-- Location: LABCELL_X29_Y2_N24
\c1|Mux136~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux136~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (((\c1|Mux136~0_combout\)))) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(25))))))) # (\c1|cubeout[83]~18_combout\ & 
-- ((!\c1|cubeout[83]~19_combout\ & (((\rc1|q\(25))))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(100))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (((\c1|Mux136~0_combout\)))) # (\c1|cubeout[83]~19_combout\ 
-- & (\rc1|q\(79))))) # (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(25)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110001001000000101000101001100111111011110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~18_combout\,
	datab => \c1|ALT_INV_cubeout[83]~19_combout\,
	datac => \rc1|ALT_INV_q\(79),
	datad => \c1|ALT_INV_Mux136~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(25),
	datag => \rc1|ALT_INV_q\(100),
	combout => \c1|Mux136~1_combout\);

-- Location: FF_X29_Y2_N26
\c1|cubeout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux136~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(25));

-- Location: LABCELL_X29_Y2_N42
\rc1|q~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~38_combout\ = ( \c1|cubeout\(25) ) # ( !\c1|cubeout\(25) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(25),
	combout => \rc1|q~38_combout\);

-- Location: FF_X29_Y2_N44
\rc1|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~38_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(25));

-- Location: LABCELL_X29_Y2_N9
\c1|Mux160~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~13_combout\ = ( \rc1|q\(25) & ( (\SW[0]~input_o\) # (\rc1|q\(19)) ) ) # ( !\rc1|q\(25) & ( (\rc1|q\(19) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(19),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(25),
	combout => \c1|Mux160~13_combout\);

-- Location: LABCELL_X29_Y5_N18
\c1|Mux142~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux142~0_combout\ = ( \c1|Mux160~28_combout\ & ( \c1|Mux160~1_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux160~13_combout\)) # (\SW[1]~input_o\))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\) # ((\rc1|q\(73))))) ) ) ) # ( !\c1|Mux160~28_combout\ & ( 
-- \c1|Mux160~1_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux160~13_combout\)) # (\SW[1]~input_o\))) # (\SW[2]~input_o\ & (\SW[1]~input_o\ & ((\rc1|q\(73))))) ) ) ) # ( \c1|Mux160~28_combout\ & ( !\c1|Mux160~1_combout\ & ( (!\SW[2]~input_o\ & (!\SW[1]~input_o\ 
-- & (\c1|Mux160~13_combout\))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\) # ((\rc1|q\(73))))) ) ) ) # ( !\c1|Mux160~28_combout\ & ( !\c1|Mux160~1_combout\ & ( (!\SW[2]~input_o\ & (!\SW[1]~input_o\ & (\c1|Mux160~13_combout\))) # (\SW[2]~input_o\ & 
-- (\SW[1]~input_o\ & ((\rc1|q\(73))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \c1|ALT_INV_Mux160~13_combout\,
	datad => \rc1|ALT_INV_q\(73),
	datae => \c1|ALT_INV_Mux160~28_combout\,
	dataf => \c1|ALT_INV_Mux160~1_combout\,
	combout => \c1|Mux142~0_combout\);

-- Location: LABCELL_X30_Y5_N36
\c1|Mux160~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~9_combout\ = ( \rc1|q\(19) & ( (!\SW[0]~input_o\) # (\rc1|q\(52)) ) ) # ( !\rc1|q\(19) & ( (\SW[0]~input_o\ & \rc1|q\(52)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(52),
	dataf => \rc1|ALT_INV_q\(19),
	combout => \c1|Mux160~9_combout\);

-- Location: LABCELL_X30_Y5_N42
\c1|Mux142~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux142~1_combout\ = ( \c1|Mux160~9_combout\ & ( \rc1|q\(19) & ( (!\c1|cubeout[56]~30_combout\) # ((!\c1|cubeout[56]~31_combout\ & ((\c1|Mux142~0_combout\))) # (\c1|cubeout[56]~31_combout\ & (\c1|Mux160~34_combout\))) ) ) ) # ( !\c1|Mux160~9_combout\ & 
-- ( \rc1|q\(19) & ( (!\c1|cubeout[56]~31_combout\ & ((!\c1|cubeout[56]~30_combout\) # ((\c1|Mux142~0_combout\)))) # (\c1|cubeout[56]~31_combout\ & (\c1|cubeout[56]~30_combout\ & (\c1|Mux160~34_combout\))) ) ) ) # ( \c1|Mux160~9_combout\ & ( !\rc1|q\(19) & ( 
-- (!\c1|cubeout[56]~31_combout\ & (\c1|cubeout[56]~30_combout\ & ((\c1|Mux142~0_combout\)))) # (\c1|cubeout[56]~31_combout\ & ((!\c1|cubeout[56]~30_combout\) # ((\c1|Mux160~34_combout\)))) ) ) ) # ( !\c1|Mux160~9_combout\ & ( !\rc1|q\(19) & ( 
-- (\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & ((\c1|Mux142~0_combout\))) # (\c1|cubeout[56]~31_combout\ & (\c1|Mux160~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[56]~31_combout\,
	datab => \c1|ALT_INV_cubeout[56]~30_combout\,
	datac => \c1|ALT_INV_Mux160~34_combout\,
	datad => \c1|ALT_INV_Mux142~0_combout\,
	datae => \c1|ALT_INV_Mux160~9_combout\,
	dataf => \rc1|ALT_INV_q\(19),
	combout => \c1|Mux142~1_combout\);

-- Location: FF_X30_Y5_N44
\c1|cubeout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux142~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(19));

-- Location: LABCELL_X30_Y5_N39
\rc1|q~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~55_combout\ = ( \c1|cubeout\(19) ) # ( !\c1|cubeout\(19) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(19),
	combout => \rc1|q~55_combout\);

-- Location: FF_X30_Y5_N41
\rc1|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~55_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(19));

-- Location: LABCELL_X29_Y4_N21
\c1|Mux160~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~34_combout\ = (!\SW[0]~input_o\ & (\rc1|q\(82))) # (\SW[0]~input_o\ & ((\rc1|q\(19))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(82),
	datac => \rc1|ALT_INV_q\(19),
	datad => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux160~34_combout\);

-- Location: MLABCELL_X28_Y2_N33
\c1|Mux160~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~31_combout\ = ( \rc1|q\(82) & ( (!\SW[0]~input_o\) # (\rc1|q\(160)) ) ) # ( !\rc1|q\(82) & ( (\SW[0]~input_o\ & \rc1|q\(160)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(160),
	dataf => \rc1|ALT_INV_q\(82),
	combout => \c1|Mux160~31_combout\);

-- Location: LABCELL_X29_Y2_N51
\c1|Mux160~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~33_combout\ = ( \rc1|q\(55) & ( (!\SW[0]~input_o\) # (\rc1|q\(82)) ) ) # ( !\rc1|q\(55) & ( (\SW[0]~input_o\ & \rc1|q\(82)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(82),
	dataf => \rc1|ALT_INV_q\(55),
	combout => \c1|Mux160~33_combout\);

-- Location: LABCELL_X29_Y2_N30
\c1|Mux79~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux79~0_combout\ = ( \c1|Mux160~31_combout\ & ( \c1|Mux160~33_combout\ & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & (\c1|Mux160~32_combout\)) # (\SW[1]~input_o\ & ((\c1|Mux160~34_combout\)))) ) ) ) # ( !\c1|Mux160~31_combout\ & ( 
-- \c1|Mux160~33_combout\ & ( (!\SW[1]~input_o\ & (\c1|Mux160~32_combout\ & (\SW[3]~input_o\))) # (\SW[1]~input_o\ & (((!\SW[3]~input_o\) # (\c1|Mux160~34_combout\)))) ) ) ) # ( \c1|Mux160~31_combout\ & ( !\c1|Mux160~33_combout\ & ( (!\SW[1]~input_o\ & 
-- (((!\SW[3]~input_o\)) # (\c1|Mux160~32_combout\))) # (\SW[1]~input_o\ & (((\SW[3]~input_o\ & \c1|Mux160~34_combout\)))) ) ) ) # ( !\c1|Mux160~31_combout\ & ( !\c1|Mux160~33_combout\ & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux160~32_combout\)) # 
-- (\SW[1]~input_o\ & ((\c1|Mux160~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_Mux160~32_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \c1|ALT_INV_Mux160~34_combout\,
	datae => \c1|ALT_INV_Mux160~31_combout\,
	dataf => \c1|ALT_INV_Mux160~33_combout\,
	combout => \c1|Mux79~0_combout\);

-- Location: LABCELL_X29_Y2_N0
\c1|Mux79~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux79~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & (\c1|Mux79~0_combout\)) # (\c1|cubeout[83]~19_combout\ & ((\rc1|q\(82))))))) # (\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & 
-- ((\rc1|q\(82)))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(115)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (\c1|Mux79~0_combout\)) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(100))))))) # 
-- (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(82)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001000100000101001110111101011110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~18_combout\,
	datab => \c1|ALT_INV_Mux79~0_combout\,
	datac => \rc1|ALT_INV_q\(100),
	datad => \c1|ALT_INV_cubeout[83]~19_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(82),
	datag => \rc1|ALT_INV_q\(115),
	combout => \c1|Mux79~1_combout\);

-- Location: FF_X29_Y2_N2
\c1|cubeout[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux79~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(82));

-- Location: FF_X29_Y2_N53
\rc1|q[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(82),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(82));

-- Location: MLABCELL_X28_Y2_N6
\c1|Mux73~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux73~0_combout\ = ( \rc1|q\(82) & ( ((\SW[0]~input_o\ & (!\SW[3]~input_o\ & \SW[1]~input_o\))) # (\rc1|q\(88)) ) ) # ( !\rc1|q\(82) & ( (\rc1|q\(88) & ((!\SW[0]~input_o\) # ((!\SW[1]~input_o\) # (\SW[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110010001100110011011100110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(88),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(82),
	combout => \c1|Mux73~0_combout\);

-- Location: MLABCELL_X28_Y2_N0
\c1|Mux73~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux73~2_combout\ = ( \SW[1]~input_o\ & ( \rc1|q\(88) & ( (\rc1|q\(61)) # (\SW[0]~input_o\) ) ) ) # ( !\SW[1]~input_o\ & ( \rc1|q\(88) & ( (!\SW[0]~input_o\) # (\rc1|q\(154)) ) ) ) # ( \SW[1]~input_o\ & ( !\rc1|q\(88) & ( (!\SW[0]~input_o\ & 
-- \rc1|q\(61)) ) ) ) # ( !\SW[1]~input_o\ & ( !\rc1|q\(88) & ( (\SW[0]~input_o\ & \rc1|q\(154)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000000110011001100111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(61),
	datad => \rc1|ALT_INV_q\(154),
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(88),
	combout => \c1|Mux73~2_combout\);

-- Location: LABCELL_X29_Y2_N18
\c1|Mux73~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux73~1_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(106) & ( (!\SW[1]~input_o\ & (\rc1|q\(133))) # (\SW[1]~input_o\ & ((\rc1|q\(88)))) ) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(106) & ( (!\SW[1]~input_o\) # (\rc1|q\(1)) ) ) ) # ( \SW[0]~input_o\ & ( 
-- !\rc1|q\(106) & ( (!\SW[1]~input_o\ & (\rc1|q\(133))) # (\SW[1]~input_o\ & ((\rc1|q\(88)))) ) ) ) # ( !\SW[0]~input_o\ & ( !\rc1|q\(106) & ( (\rc1|q\(1) & \SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(1),
	datab => \rc1|ALT_INV_q\(133),
	datac => \rc1|ALT_INV_q\(88),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(106),
	combout => \c1|Mux73~1_combout\);

-- Location: MLABCELL_X28_Y2_N42
\c1|Mux73~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux73~3_combout\ = ( \c1|Mux73~2_combout\ & ( \c1|Mux73~1_combout\ & ( (!\SW[2]~input_o\) # (\c1|Mux73~0_combout\) ) ) ) # ( !\c1|Mux73~2_combout\ & ( \c1|Mux73~1_combout\ & ( (!\SW[2]~input_o\ & (\SW[3]~input_o\)) # (\SW[2]~input_o\ & 
-- ((\c1|Mux73~0_combout\))) ) ) ) # ( \c1|Mux73~2_combout\ & ( !\c1|Mux73~1_combout\ & ( (!\SW[2]~input_o\ & (!\SW[3]~input_o\)) # (\SW[2]~input_o\ & ((\c1|Mux73~0_combout\))) ) ) ) # ( !\c1|Mux73~2_combout\ & ( !\c1|Mux73~1_combout\ & ( (\SW[2]~input_o\ & 
-- \c1|Mux73~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111101000001010111101010000010111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \c1|ALT_INV_Mux73~0_combout\,
	datae => \c1|ALT_INV_Mux73~2_combout\,
	dataf => \c1|ALT_INV_Mux73~1_combout\,
	combout => \c1|Mux73~3_combout\);

-- Location: FF_X28_Y2_N44
\c1|cubeout[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux73~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(88));

-- Location: MLABCELL_X28_Y2_N12
\rc1|q[88]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[88]~feeder_combout\ = ( \c1|cubeout\(88) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(88),
	combout => \rc1|q[88]~feeder_combout\);

-- Location: FF_X28_Y2_N14
\rc1|q[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[88]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(88));

-- Location: LABCELL_X29_Y1_N48
\c1|Mux160~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~24_combout\ = ( \rc1|q\(79) & ( \rc1|q\(106) ) ) # ( !\rc1|q\(79) & ( \rc1|q\(106) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(79) & ( !\rc1|q\(106) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(79),
	dataf => \rc1|ALT_INV_q\(106),
	combout => \c1|Mux160~24_combout\);

-- Location: MLABCELL_X28_Y3_N12
\c1|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux55~0_combout\ = ( \rc1|q\(7) & ( \rc1|q\(100) & ( ((!\SW[0]~input_o\) # (\rc1|q\(127))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(7) & ( \rc1|q\(100) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\) # (\rc1|q\(127)))) ) ) ) # ( \rc1|q\(7) & ( !\rc1|q\(100) 
-- & ( ((\rc1|q\(127) & \SW[0]~input_o\)) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(7) & ( !\rc1|q\(100) & ( (!\SW[1]~input_o\ & (\rc1|q\(127) & \SW[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010101110101011110100010101000101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \rc1|ALT_INV_q\(127),
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(7),
	dataf => \rc1|ALT_INV_q\(100),
	combout => \c1|Mux55~0_combout\);

-- Location: MLABCELL_X28_Y3_N54
\c1|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux55~1_combout\ = ( \c1|Mux160~24_combout\ & ( \c1|Mux55~0_combout\ & ( (!\c1|cubeout[105]~11_combout\) # ((!\c1|cubeout[105]~12_combout\ & ((\c1|Mux160~23_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(88)))) ) ) ) # ( 
-- !\c1|Mux160~24_combout\ & ( \c1|Mux55~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux160~23_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(88) & ((\c1|cubeout[105]~11_combout\)))) ) ) ) # ( 
-- \c1|Mux160~24_combout\ & ( !\c1|Mux55~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|Mux160~23_combout\ & \c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\)) # (\rc1|q\(88)))) ) ) ) # ( 
-- !\c1|Mux160~24_combout\ & ( !\c1|Mux55~0_combout\ & ( (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & ((\c1|Mux160~23_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(88))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \rc1|ALT_INV_q\(88),
	datac => \c1|ALT_INV_Mux160~23_combout\,
	datad => \c1|ALT_INV_cubeout[105]~11_combout\,
	datae => \c1|ALT_INV_Mux160~24_combout\,
	dataf => \c1|ALT_INV_Mux55~0_combout\,
	combout => \c1|Mux55~1_combout\);

-- Location: FF_X28_Y3_N55
\c1|cubeout[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux55~1_combout\,
	asdata => \rc1|q\(106),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(106));

-- Location: FF_X37_Y3_N41
\rc1|q[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(106),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(106));

-- Location: MLABCELL_X28_Y4_N18
\c1|Mux154~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux154~1_combout\ = ( \SW[1]~input_o\ & ( \rc1|q\(7) & ( (\rc1|q\(28)) # (\SW[0]~input_o\) ) ) ) # ( !\SW[1]~input_o\ & ( \rc1|q\(7) & ( (!\SW[0]~input_o\ & ((\rc1|q\(142)))) # (\SW[0]~input_o\ & (\rc1|q\(106))) ) ) ) # ( \SW[1]~input_o\ & ( 
-- !\rc1|q\(7) & ( (!\SW[0]~input_o\ & \rc1|q\(28)) ) ) ) # ( !\SW[1]~input_o\ & ( !\rc1|q\(7) & ( (!\SW[0]~input_o\ & ((\rc1|q\(142)))) # (\SW[0]~input_o\ & (\rc1|q\(106))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(28),
	datac => \rc1|ALT_INV_q\(106),
	datad => \rc1|ALT_INV_q\(142),
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(7),
	combout => \c1|Mux154~1_combout\);

-- Location: LABCELL_X29_Y2_N45
\c1|Mux154~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux154~2_combout\ = ( \rc1|q\(7) & ( (!\SW[1]~input_o\ & (((!\SW[0]~input_o\)) # (\rc1|q\(1)))) # (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\rc1|q\(25))))) ) ) # ( !\rc1|q\(7) & ( (!\SW[1]~input_o\ & (\rc1|q\(1) & ((\SW[0]~input_o\)))) # 
-- (\SW[1]~input_o\ & (((\rc1|q\(25) & !\SW[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110100010011001111011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(1),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(25),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(7),
	combout => \c1|Mux154~2_combout\);

-- Location: LABCELL_X29_Y2_N48
\c1|Mux154~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux154~0_combout\ = ( \rc1|q\(7) & ( ((!\SW[0]~input_o\) # ((!\SW[1]~input_o\) # (\SW[3]~input_o\))) # (\rc1|q\(61)) ) ) # ( !\rc1|q\(7) & ( (\rc1|q\(61) & (\SW[0]~input_o\ & (!\SW[3]~input_o\ & \SW[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000011111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(61),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(7),
	combout => \c1|Mux154~0_combout\);

-- Location: LABCELL_X29_Y2_N39
\c1|Mux154~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux154~3_combout\ = ( \c1|Mux154~0_combout\ & ( ((!\SW[3]~input_o\ & ((\c1|Mux154~2_combout\))) # (\SW[3]~input_o\ & (\c1|Mux154~1_combout\))) # (\SW[2]~input_o\) ) ) # ( !\c1|Mux154~0_combout\ & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\ & 
-- ((\c1|Mux154~2_combout\))) # (\SW[3]~input_o\ & (\c1|Mux154~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \c1|ALT_INV_Mux154~1_combout\,
	datac => \c1|ALT_INV_Mux154~2_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \c1|ALT_INV_Mux154~0_combout\,
	combout => \c1|Mux154~3_combout\);

-- Location: FF_X29_Y2_N41
\c1|cubeout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux154~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(7));

-- Location: LABCELL_X29_Y2_N6
\rc1|q~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~52_combout\ = ( \c1|cubeout\(7) ) # ( !\c1|cubeout\(7) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(7),
	combout => \rc1|q~52_combout\);

-- Location: FF_X29_Y2_N8
\rc1|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~52_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(7));

-- Location: LABCELL_X30_Y5_N3
\c1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux19~0_combout\ = ( \rc1|q\(136) & ( (!\SW[1]~input_o\ & (((\rc1|q\(115))) # (\SW[0]~input_o\))) # (\SW[1]~input_o\ & (((\rc1|q\(160))))) ) ) # ( !\rc1|q\(136) & ( (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & ((\rc1|q\(115))))) # (\SW[1]~input_o\ & 
-- (((\rc1|q\(160))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(160),
	datad => \rc1|ALT_INV_q\(115),
	dataf => \rc1|ALT_INV_q\(136),
	combout => \c1|Mux19~0_combout\);

-- Location: LABCELL_X31_Y5_N6
\c1|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux19~1_combout\ = ( \c1|Mux160~6_combout\ & ( \c1|Mux19~0_combout\ & ( (!\c1|cubeout[105]~12_combout\) # ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux160~8_combout\))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(7)))) ) ) ) # ( !\c1|Mux160~6_combout\ & 
-- ( \c1|Mux19~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (!\c1|cubeout[105]~11_combout\)) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux160~8_combout\))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(7))))) ) ) ) # ( 
-- \c1|Mux160~6_combout\ & ( !\c1|Mux19~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (\c1|cubeout[105]~11_combout\)) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux160~8_combout\))) # (\c1|cubeout[105]~11_combout\ & 
-- (\rc1|q\(7))))) ) ) ) # ( !\c1|Mux160~6_combout\ & ( !\c1|Mux19~0_combout\ & ( (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\c1|Mux160~8_combout\))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \c1|ALT_INV_cubeout[105]~11_combout\,
	datac => \rc1|ALT_INV_q\(7),
	datad => \c1|ALT_INV_Mux160~8_combout\,
	datae => \c1|ALT_INV_Mux160~6_combout\,
	dataf => \c1|ALT_INV_Mux19~0_combout\,
	combout => \c1|Mux19~1_combout\);

-- Location: FF_X31_Y5_N8
\c1|cubeout[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux19~1_combout\,
	asdata => \rc1|q\(142),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(142));

-- Location: LABCELL_X31_Y5_N21
\rc1|q~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~36_combout\ = ( \c1|cubeout\(142) ) # ( !\c1|cubeout\(142) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(142),
	combout => \rc1|q~36_combout\);

-- Location: FF_X31_Y5_N23
\rc1|q[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~36_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(142));

-- Location: MLABCELL_X28_Y4_N36
\c1|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux46~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (((\rc1|q\(61))))) # (\SW[2]~input_o\ & (\rc1|q\(52))))) # (\SW[0]~input_o\ & ((((\rc1|q\(115)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ 
-- & ((\rc1|q\(115)))) # (\SW[2]~input_o\ & (\rc1|q\(52)))))) # (\SW[0]~input_o\ & (((!\SW[2]~input_o\ & (\rc1|q\(82))) # (\SW[2]~input_o\ & ((\rc1|q\(115))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001000100000000110100010000111111011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(52),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(82),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(115),
	datag => \rc1|ALT_INV_q\(61),
	combout => \c1|Mux46~1_combout\);

-- Location: MLABCELL_X28_Y4_N6
\c1|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux46~0_combout\ = ( \c1|Mux46~1_combout\ & ( \c1|Mux160~30_combout\ & ( (!\c1|cubeout[105]~12_combout\) # ((!\c1|cubeout[105]~11_combout\ & ((\rc1|q\(109)))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(142)))) ) ) ) # ( !\c1|Mux46~1_combout\ & ( 
-- \c1|Mux160~30_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\rc1|q\(109)))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(142))))) ) ) ) # ( 
-- \c1|Mux46~1_combout\ & ( !\c1|Mux160~30_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\rc1|q\(109)))) # (\c1|cubeout[105]~11_combout\ & 
-- (\rc1|q\(142))))) ) ) ) # ( !\c1|Mux46~1_combout\ & ( !\c1|Mux160~30_combout\ & ( (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & ((\rc1|q\(109)))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(142))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \rc1|ALT_INV_q\(142),
	datac => \c1|ALT_INV_cubeout[105]~11_combout\,
	datad => \rc1|ALT_INV_q\(109),
	datae => \c1|ALT_INV_Mux46~1_combout\,
	dataf => \c1|ALT_INV_Mux160~30_combout\,
	combout => \c1|Mux46~0_combout\);

-- Location: FF_X28_Y4_N8
\c1|cubeout[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux46~0_combout\,
	asdata => \rc1|q\(115),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(115));

-- Location: MLABCELL_X28_Y4_N48
\rc1|q~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~56_combout\ = ( \c1|cubeout\(115) ) # ( !\c1|cubeout\(115) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(115),
	combout => \rc1|q~56_combout\);

-- Location: FF_X28_Y4_N50
\rc1|q[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~56_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(115));

-- Location: MLABCELL_X28_Y3_N30
\c1|Mux109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux109~0_combout\ = ( \c1|cubeout[47]~7_combout\ & ( \rc1|q\(79) & ( (!\c1|cubeout[47]~8_combout\ & (\rc1|q\(46))) # (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(34)))) ) ) ) # ( !\c1|cubeout[47]~7_combout\ & ( \rc1|q\(79) & ( (\c1|cubeout[47]~8_combout\) 
-- # (\rc1|q\(136)) ) ) ) # ( \c1|cubeout[47]~7_combout\ & ( !\rc1|q\(79) & ( (!\c1|cubeout[47]~8_combout\ & (\rc1|q\(46))) # (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(34)))) ) ) ) # ( !\c1|cubeout[47]~7_combout\ & ( !\rc1|q\(79) & ( (\rc1|q\(136) & 
-- !\c1|cubeout[47]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(46),
	datab => \rc1|ALT_INV_q\(136),
	datac => \rc1|ALT_INV_q\(34),
	datad => \c1|ALT_INV_cubeout[47]~8_combout\,
	datae => \c1|ALT_INV_cubeout[47]~7_combout\,
	dataf => \rc1|ALT_INV_q\(79),
	combout => \c1|Mux109~0_combout\);

-- Location: LABCELL_X30_Y3_N54
\c1|Mux109~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux109~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (((\rc1|q\(52))))) # (\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (((\c1|Mux109~0_combout\)))) # (\c1|cubeout[73]~17_combout\ & (((\rc1|q\(19))))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~17_combout\ & (((!\c1|cubeout[73]~16_combout\ & (\rc1|q\(52))) # (\c1|cubeout[73]~16_combout\ & ((\c1|Mux109~0_combout\)))))) # (\c1|cubeout[73]~17_combout\ & ((!\c1|cubeout[73]~16_combout\ & (((\rc1|q\(115))))) # 
-- (\c1|cubeout[73]~16_combout\ & (\rc1|q\(52))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100000101001001110001000100110011101011110010011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[73]~17_combout\,
	datab => \rc1|ALT_INV_q\(52),
	datac => \rc1|ALT_INV_q\(115),
	datad => \c1|ALT_INV_cubeout[73]~16_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux109~0_combout\,
	datag => \rc1|ALT_INV_q\(19),
	combout => \c1|Mux109~1_combout\);

-- Location: FF_X30_Y3_N55
\c1|cubeout[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux109~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(52));

-- Location: FF_X30_Y3_N8
\rc1|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(52),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(52));

-- Location: MLABCELL_X28_Y4_N45
\c1|Mux82~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux82~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(25))) # (\SW[2]~input_o\ & (((\rc1|q\(73))))))) # (\SW[0]~input_o\ & ((((\rc1|q\(79)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & 
-- (((\rc1|q\(79))))) # (\SW[2]~input_o\ & (((\rc1|q\(73))))))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(61))) # (\SW[2]~input_o\ & (((\rc1|q\(79))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100001011101000001001001110100101010011111110010011010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(61),
	datad => \rc1|ALT_INV_q\(79),
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(73),
	datag => \rc1|ALT_INV_q\(25),
	combout => \c1|Mux82~1_combout\);

-- Location: LABCELL_X30_Y2_N30
\c1|Mux82~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux82~0_combout\ = ( \c1|Mux82~1_combout\ & ( \rc1|q\(133) & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux160~24_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)) # (\rc1|q\(52)))) ) ) ) 
-- # ( !\c1|Mux82~1_combout\ & ( \rc1|q\(133) & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\ & \c1|Mux160~24_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)) # (\rc1|q\(52)))) ) ) ) # ( 
-- \c1|Mux82~1_combout\ & ( !\rc1|q\(133) & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux160~24_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(52) & (!\c1|cubeout[105]~11_combout\))) ) ) ) # ( !\c1|Mux82~1_combout\ 
-- & ( !\rc1|q\(133) & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\ & \c1|Mux160~24_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(52) & (!\c1|cubeout[105]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(52),
	datab => \c1|ALT_INV_cubeout[105]~12_combout\,
	datac => \c1|ALT_INV_cubeout[105]~11_combout\,
	datad => \c1|ALT_INV_Mux160~24_combout\,
	datae => \c1|ALT_INV_Mux82~1_combout\,
	dataf => \rc1|ALT_INV_q\(133),
	combout => \c1|Mux82~0_combout\);

-- Location: FF_X30_Y2_N32
\c1|cubeout[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux82~0_combout\,
	asdata => \rc1|q\(79),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(79));

-- Location: FF_X29_Y2_N23
\rc1|q[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(79),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(79));

-- Location: LABCELL_X30_Y5_N21
\c1|Mux88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux88~0_combout\ = ( \rc1|q\(46) & ( \rc1|q\(19) & ( (!\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\) # (\rc1|q\(127))))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)) # (\rc1|q\(100)))) ) ) ) # ( !\rc1|q\(46) & ( 
-- \rc1|q\(19) & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\ & \rc1|q\(127))))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)) # (\rc1|q\(100)))) ) ) ) # ( \rc1|q\(46) & ( !\rc1|q\(19) & ( (!\c1|cubeout[47]~8_combout\ & 
-- (((!\c1|cubeout[47]~7_combout\) # (\rc1|q\(127))))) # (\c1|cubeout[47]~8_combout\ & (\rc1|q\(100) & (!\c1|cubeout[47]~7_combout\))) ) ) ) # ( !\rc1|q\(46) & ( !\rc1|q\(19) & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\ & \rc1|q\(127))))) 
-- # (\c1|cubeout[47]~8_combout\ & (\rc1|q\(100) & (!\c1|cubeout[47]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~8_combout\,
	datab => \rc1|ALT_INV_q\(100),
	datac => \c1|ALT_INV_cubeout[47]~7_combout\,
	datad => \rc1|ALT_INV_q\(127),
	datae => \rc1|ALT_INV_q\(46),
	dataf => \rc1|ALT_INV_q\(19),
	combout => \c1|Mux88~0_combout\);

-- Location: LABCELL_X30_Y3_N12
\c1|Mux88~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux88~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (\rc1|q\(73))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux88~0_combout\))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(55)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (\rc1|q\(73))) # (\c1|cubeout[73]~17_combout\ & (((\rc1|q\(79))))))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux88~0_combout\))) # 
-- (\c1|cubeout[73]~17_combout\ & (\rc1|q\(73)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000111010001000001110101110111010001110111011100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(73),
	datab => \c1|ALT_INV_cubeout[73]~16_combout\,
	datac => \rc1|ALT_INV_q\(79),
	datad => \c1|ALT_INV_cubeout[73]~17_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux88~0_combout\,
	datag => \rc1|ALT_INV_q\(55),
	combout => \c1|Mux88~1_combout\);

-- Location: FF_X30_Y3_N13
\c1|cubeout[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux88~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(73));

-- Location: FF_X30_Y3_N2
\rc1|q[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(73),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(73));

-- Location: MLABCELL_X28_Y5_N3
\c1|Mux160~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~10_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(73) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(73) & ( \rc1|q\(55) ) ) ) # ( !\SW[0]~input_o\ & ( !\rc1|q\(73) & ( \rc1|q\(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(55),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(73),
	combout => \c1|Mux160~10_combout\);

-- Location: LABCELL_X29_Y4_N48
\c1|Mux106~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux106~0_combout\ = ( \c1|Mux160~33_combout\ & ( \c1|Mux160~16_combout\ & ( (!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & (\c1|Mux160~4_combout\)) # (\SW[1]~input_o\ & ((\rc1|q\(109))))) ) ) ) # ( !\c1|Mux160~33_combout\ & ( \c1|Mux160~16_combout\ & ( 
-- (!\SW[1]~input_o\ & (\c1|Mux160~4_combout\ & ((\SW[2]~input_o\)))) # (\SW[1]~input_o\ & (((!\SW[2]~input_o\) # (\rc1|q\(109))))) ) ) ) # ( \c1|Mux160~33_combout\ & ( !\c1|Mux160~16_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\c1|Mux160~4_combout\))) # (\SW[1]~input_o\ & (((\rc1|q\(109) & \SW[2]~input_o\)))) ) ) ) # ( !\c1|Mux160~33_combout\ & ( !\c1|Mux160~16_combout\ & ( (\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\c1|Mux160~4_combout\)) # (\SW[1]~input_o\ & 
-- ((\rc1|q\(109)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_Mux160~4_combout\,
	datac => \rc1|ALT_INV_q\(109),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux160~33_combout\,
	dataf => \c1|ALT_INV_Mux160~16_combout\,
	combout => \c1|Mux106~0_combout\);

-- Location: LABCELL_X29_Y4_N54
\c1|Mux106~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux106~1_combout\ = ( \rc1|q\(55) & ( \c1|Mux106~0_combout\ & ( (!\c1|cubeout[56]~31_combout\) # ((!\c1|cubeout[56]~30_combout\ & (\c1|Mux160~10_combout\)) # (\c1|cubeout[56]~30_combout\ & ((\c1|Mux160~22_combout\)))) ) ) ) # ( !\rc1|q\(55) & ( 
-- \c1|Mux106~0_combout\ & ( (!\c1|cubeout[56]~30_combout\ & (\c1|cubeout[56]~31_combout\ & (\c1|Mux160~10_combout\))) # (\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\) # ((\c1|Mux160~22_combout\)))) ) ) ) # ( \rc1|q\(55) & ( 
-- !\c1|Mux106~0_combout\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\) # ((\c1|Mux160~10_combout\)))) # (\c1|cubeout[56]~30_combout\ & (\c1|cubeout[56]~31_combout\ & ((\c1|Mux160~22_combout\)))) ) ) ) # ( !\rc1|q\(55) & ( 
-- !\c1|Mux106~0_combout\ & ( (\c1|cubeout[56]~31_combout\ & ((!\c1|cubeout[56]~30_combout\ & (\c1|Mux160~10_combout\)) # (\c1|cubeout[56]~30_combout\ & ((\c1|Mux160~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[56]~30_combout\,
	datab => \c1|ALT_INV_cubeout[56]~31_combout\,
	datac => \c1|ALT_INV_Mux160~10_combout\,
	datad => \c1|ALT_INV_Mux160~22_combout\,
	datae => \rc1|ALT_INV_q\(55),
	dataf => \c1|ALT_INV_Mux106~0_combout\,
	combout => \c1|Mux106~1_combout\);

-- Location: FF_X29_Y4_N56
\c1|cubeout[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux106~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(55));

-- Location: FF_X29_Y4_N29
\rc1|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(55),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(55));

-- Location: LABCELL_X29_Y4_N24
\c1|Mux160~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~16_combout\ = ( \rc1|q\(28) & ( (!\SW[0]~input_o\) # (\rc1|q\(55)) ) ) # ( !\rc1|q\(28) & ( (\SW[0]~input_o\ & \rc1|q\(55)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(55),
	dataf => \rc1|ALT_INV_q\(28),
	combout => \c1|Mux160~16_combout\);

-- Location: LABCELL_X29_Y3_N21
\c1|Mux160~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux160~17_combout\ = ( \rc1|q\(28) & ( (\rc1|q\(160)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(28) & ( (!\SW[0]~input_o\ & \rc1|q\(160)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(160),
	dataf => \rc1|ALT_INV_q\(28),
	combout => \c1|Mux160~17_combout\);

-- Location: MLABCELL_X28_Y3_N27
\c1|Mux133~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux133~0_combout\ = ( \c1|Mux160~7_combout\ & ( \c1|Mux160~17_combout\ & ( (!\SW[1]~input_o\ & (((\SW[2]~input_o\)) # (\c1|Mux160~16_combout\))) # (\SW[1]~input_o\ & (((!\SW[2]~input_o\) # (\c1|Mux160~18_combout\)))) ) ) ) # ( !\c1|Mux160~7_combout\ & 
-- ( \c1|Mux160~17_combout\ & ( (!\SW[1]~input_o\ & (\c1|Mux160~16_combout\ & ((!\SW[2]~input_o\)))) # (\SW[1]~input_o\ & (((!\SW[2]~input_o\) # (\c1|Mux160~18_combout\)))) ) ) ) # ( \c1|Mux160~7_combout\ & ( !\c1|Mux160~17_combout\ & ( (!\SW[1]~input_o\ & 
-- (((\SW[2]~input_o\)) # (\c1|Mux160~16_combout\))) # (\SW[1]~input_o\ & (((\c1|Mux160~18_combout\ & \SW[2]~input_o\)))) ) ) ) # ( !\c1|Mux160~7_combout\ & ( !\c1|Mux160~17_combout\ & ( (!\SW[1]~input_o\ & (\c1|Mux160~16_combout\ & ((!\SW[2]~input_o\)))) # 
-- (\SW[1]~input_o\ & (((\c1|Mux160~18_combout\ & \SW[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_Mux160~16_combout\,
	datac => \c1|ALT_INV_Mux160~18_combout\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux160~7_combout\,
	dataf => \c1|ALT_INV_Mux160~17_combout\,
	combout => \c1|Mux133~0_combout\);

-- Location: LABCELL_X29_Y3_N27
\c1|Mux133~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux133~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & (\c1|Mux133~0_combout\)) # (\c1|cubeout[47]~1_combout\ & ((\rc1|q\(28))))))) # (\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & 
-- ((\rc1|q\(28)))) # (\c1|cubeout[47]~1_combout\ & (\rc1|q\(127)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux133~0_combout\)) # (\c1|cubeout[47]~1_combout\ & (((\rc1|q\(7))))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000011010001000000110001110111110011110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux133~0_combout\,
	datab => \c1|ALT_INV_cubeout[154]~0_combout\,
	datac => \rc1|ALT_INV_q\(7),
	datad => \c1|ALT_INV_cubeout[47]~1_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(28),
	datag => \rc1|ALT_INV_q\(127),
	combout => \c1|Mux133~1_combout\);

-- Location: FF_X29_Y3_N29
\c1|cubeout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux133~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(28));

-- Location: FF_X29_Y3_N44
\rc1|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(28),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(28));

-- Location: LABCELL_X35_Y2_N54
\c1|Mux76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux76~0_combout\ = ( \SW[0]~input_o\ & ( (\rc1|q\(85) & ((!\SW[1]~input_o\ $ (!\SW[2]~input_o\)) # (\SW[3]~input_o\))) ) ) # ( !\SW[0]~input_o\ & ( (\rc1|q\(85) & ((!\SW[3]~input_o\ $ (\SW[1]~input_o\)) # (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010011111000000001001111100000000011111010000000001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(85),
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux76~0_combout\);

-- Location: LABCELL_X30_Y1_N24
\c1|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux43~0_combout\ = ( \rc1|q\(118) & ( (!\SW[2]~input_o\ $ (((\SW[1]~input_o\ & \SW[0]~input_o\)))) # (\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011001101111111101100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(118),
	combout => \c1|Mux43~0_combout\);

-- Location: LABCELL_X31_Y6_N30
\c1|Mux118~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux118~1_combout\ = ( \rc1|q\(22) & ( \rc1|q\(112) & ( (\SW[3]~input_o\ & (!\SW[0]~input_o\ $ (!\SW[2]~input_o\))) ) ) ) # ( !\rc1|q\(22) & ( \rc1|q\(112) & ( (\SW[0]~input_o\ & (\SW[3]~input_o\ & !\SW[2]~input_o\)) ) ) ) # ( \rc1|q\(22) & ( 
-- !\rc1|q\(112) & ( (!\SW[0]~input_o\ & (\SW[3]~input_o\ & \SW[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000000011000000000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(22),
	dataf => \rc1|ALT_INV_q\(112),
	combout => \c1|Mux118~1_combout\);

-- Location: LABCELL_X31_Y6_N42
\c1|Mux118~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux118~0_combout\ = ( \rc1|q\(31) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\) # (\rc1|q\(49)))) ) ) # ( !\rc1|q\(31) & ( (!\SW[3]~input_o\ & (\rc1|q\(49) & \SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010101010001000101010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(49),
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(31),
	combout => \c1|Mux118~0_combout\);

-- Location: LABCELL_X31_Y6_N0
\c1|Mux118~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux118~2_combout\ = ( \rc1|q\(43) & ( \c1|Mux118~0_combout\ & ( (!\c1|Mux117~0_combout\) # (\c1|cubeout[63]~29_combout\) ) ) ) # ( !\rc1|q\(43) & ( \c1|Mux118~0_combout\ & ( \c1|cubeout[63]~29_combout\ ) ) ) # ( \rc1|q\(43) & ( !\c1|Mux118~0_combout\ 
-- & ( (!\c1|Mux117~0_combout\) # ((\c1|cubeout[63]~29_combout\ & \c1|Mux118~1_combout\)) ) ) ) # ( !\rc1|q\(43) & ( !\c1|Mux118~0_combout\ & ( (\c1|cubeout[63]~29_combout\ & \c1|Mux118~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111100001111001100110011001100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_cubeout[63]~29_combout\,
	datac => \c1|ALT_INV_Mux117~0_combout\,
	datad => \c1|ALT_INV_Mux118~1_combout\,
	datae => \rc1|ALT_INV_q\(43),
	dataf => \c1|ALT_INV_Mux118~0_combout\,
	combout => \c1|Mux118~2_combout\);

-- Location: FF_X31_Y6_N2
\c1|cubeout[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux118~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(43));

-- Location: FF_X31_Y6_N29
\rc1|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(43),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(43));

-- Location: LABCELL_X31_Y1_N12
\c1|Mux130~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux130~0_combout\ = ( \rc1|q\(43) & ( \rc1|q\(157) & ( ((!\SW[2]~input_o\ & ((\rc1|q\(58)))) # (\SW[2]~input_o\ & (\rc1|q\(37)))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(43) & ( \rc1|q\(157) & ( (!\SW[2]~input_o\ & (((\rc1|q\(58))) # 
-- (\SW[1]~input_o\))) # (\SW[2]~input_o\ & (!\SW[1]~input_o\ & (\rc1|q\(37)))) ) ) ) # ( \rc1|q\(43) & ( !\rc1|q\(157) & ( (!\SW[2]~input_o\ & (!\SW[1]~input_o\ & ((\rc1|q\(58))))) # (\SW[2]~input_o\ & (((\rc1|q\(37))) # (\SW[1]~input_o\))) ) ) ) # ( 
-- !\rc1|q\(43) & ( !\rc1|q\(157) & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & ((\rc1|q\(58)))) # (\SW[2]~input_o\ & (\rc1|q\(37))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(37),
	datad => \rc1|ALT_INV_q\(58),
	datae => \rc1|ALT_INV_q\(43),
	dataf => \rc1|ALT_INV_q\(157),
	combout => \c1|Mux130~0_combout\);

-- Location: LABCELL_X31_Y1_N3
\c1|Mux130~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux130~1_combout\ = ( \c1|cubeout[145]~26_combout\ & ( \c1|Mux130~0_combout\ & ( (!\SW[3]~input_o\) # (\rc1|q\(31)) ) ) ) # ( !\c1|cubeout[145]~26_combout\ & ( \c1|Mux130~0_combout\ & ( \rc1|q\(31) ) ) ) # ( \c1|cubeout[145]~26_combout\ & ( 
-- !\c1|Mux130~0_combout\ & ( (\SW[3]~input_o\ & \rc1|q\(31)) ) ) ) # ( !\c1|cubeout[145]~26_combout\ & ( !\c1|Mux130~0_combout\ & ( \rc1|q\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001010000010100001111000011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(31),
	datae => \c1|ALT_INV_cubeout[145]~26_combout\,
	dataf => \c1|ALT_INV_Mux130~0_combout\,
	combout => \c1|Mux130~1_combout\);

-- Location: FF_X31_Y1_N5
\c1|cubeout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux130~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(31));

-- Location: FF_X31_Y1_N11
\rc1|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(31),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(31));

-- Location: LABCELL_X33_Y2_N54
\c1|Mux145~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux145~0_combout\ = ( \rc1|q\(16) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ $ (\SW[0]~input_o\)) # (\SW[2]~input_o\))) # (\SW[1]~input_o\ & ((!\SW[0]~input_o\ $ (!\SW[2]~input_o\)) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010111111110111001011111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(16),
	combout => \c1|Mux145~0_combout\);

-- Location: LABCELL_X30_Y2_N51
\c1|Mux145~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux145~1_combout\ = ( \rc1|q\(151) & ( \rc1|q\(22) & ( (!\SW[3]~input_o\ & (((!\SW[2]~input_o\) # (\rc1|q\(70))))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(151) & ( \rc1|q\(22) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # 
-- (\rc1|q\(70)))) ) ) ) # ( \rc1|q\(151) & ( !\rc1|q\(22) & ( (!\SW[3]~input_o\ & (((\rc1|q\(70) & \SW[2]~input_o\)))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(151) & ( !\rc1|q\(22) & ( (!\SW[3]~input_o\ & (\rc1|q\(70) & \SW[2]~input_o\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001000100010111011001100000011001110111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(70),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(151),
	dataf => \rc1|ALT_INV_q\(22),
	combout => \c1|Mux145~1_combout\);

-- Location: LABCELL_X33_Y2_N9
\c1|Mux145~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux145~2_combout\ = ( \c1|Mux145~1_combout\ & ( ((\c1|cubeout[86]~28_combout\ & ((!\c1|cubeout[47]~27_combout\) # (\rc1|q\(4))))) # (\c1|Mux145~0_combout\) ) ) # ( !\c1|Mux145~1_combout\ & ( ((\c1|cubeout[47]~27_combout\ & (\c1|cubeout[86]~28_combout\ 
-- & \rc1|q\(4)))) # (\c1|Mux145~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100100011111111110010001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~27_combout\,
	datab => \c1|ALT_INV_cubeout[86]~28_combout\,
	datac => \rc1|ALT_INV_q\(4),
	datad => \c1|ALT_INV_Mux145~0_combout\,
	dataf => \c1|ALT_INV_Mux145~1_combout\,
	combout => \c1|Mux145~2_combout\);

-- Location: FF_X33_Y2_N11
\c1|cubeout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux145~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(16));

-- Location: LABCELL_X33_Y2_N30
\rc1|q~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~46_combout\ = ( \c1|cubeout\(16) ) # ( !\c1|cubeout\(16) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(16),
	combout => \rc1|q~46_combout\);

-- Location: FF_X33_Y2_N32
\rc1|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~46_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(16));

-- Location: LABCELL_X29_Y3_N33
\c1|Mux91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux91~0_combout\ = ( \SW[2]~input_o\ & ( \rc1|q\(76) & ( (!\SW[3]~input_o\ & (\rc1|q\(124) & \SW[0]~input_o\)) # (\SW[3]~input_o\ & ((!\SW[0]~input_o\))) ) ) ) # ( !\SW[2]~input_o\ & ( \rc1|q\(76) & ( (!\SW[3]~input_o\ & (\rc1|q\(124) & 
-- ((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (((\rc1|q\(58))))) ) ) ) # ( \SW[2]~input_o\ & ( !\rc1|q\(76) & ( (!\SW[3]~input_o\ & (\rc1|q\(124) & \SW[0]~input_o\)) ) ) ) # ( !\SW[2]~input_o\ & ( !\rc1|q\(76) & ( (!\SW[3]~input_o\ & (\rc1|q\(124) & 
-- ((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (((\rc1|q\(58))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000000000010001000000101001001110101010100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(124),
	datac => \rc1|ALT_INV_q\(58),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(76),
	combout => \c1|Mux91~0_combout\);

-- Location: LABCELL_X29_Y3_N48
\c1|Mux91~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux91~1_combout\ = ( \c1|cubeout[70]~21_combout\ & ( \rc1|q\(70) & ( (!\c1|Mux69~0_combout\) # ((!\c1|cubeout[70]~20_combout\ & ((\c1|Mux91~0_combout\))) # (\c1|cubeout[70]~20_combout\ & (\rc1|q\(16)))) ) ) ) # ( !\c1|cubeout[70]~21_combout\ & ( 
-- \rc1|q\(70) & ( !\c1|Mux69~0_combout\ ) ) ) # ( \c1|cubeout[70]~21_combout\ & ( !\rc1|q\(70) & ( (!\c1|cubeout[70]~20_combout\ & ((\c1|Mux91~0_combout\))) # (\c1|cubeout[70]~20_combout\ & (\rc1|q\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010111001100110011001100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(16),
	datab => \c1|ALT_INV_Mux69~0_combout\,
	datac => \c1|ALT_INV_Mux91~0_combout\,
	datad => \c1|ALT_INV_cubeout[70]~20_combout\,
	datae => \c1|ALT_INV_cubeout[70]~21_combout\,
	dataf => \rc1|ALT_INV_q\(70),
	combout => \c1|Mux91~1_combout\);

-- Location: FF_X29_Y3_N50
\c1|cubeout[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux91~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(70));

-- Location: FF_X29_Y3_N8
\rc1|q[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(70),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(70));

-- Location: LABCELL_X37_Y3_N45
\c1|Mux103~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux103~0_combout\ = ( \rc1|q\(70) & ( ((!\SW[1]~input_o\ & (\rc1|q\(85))) # (\SW[1]~input_o\ & ((\rc1|q\(31))))) # (\SW[3]~input_o\) ) ) # ( !\rc1|q\(70) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(85))) # (\SW[1]~input_o\ & 
-- ((\rc1|q\(31)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \rc1|ALT_INV_q\(85),
	datac => \rc1|ALT_INV_q\(31),
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(70),
	combout => \c1|Mux103~0_combout\);

-- Location: LABCELL_X37_Y3_N0
\c1|Mux103~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux103~1_combout\ = ( \rc1|q\(64) & ( \rc1|q\(58) & ( ((!\c1|cubeout[57]~22_combout\) # (\c1|cubeout[47]~1_combout\)) # (\c1|Mux103~0_combout\) ) ) ) # ( !\rc1|q\(64) & ( \rc1|q\(58) & ( (!\c1|cubeout[57]~22_combout\) # ((!\c1|cubeout[47]~1_combout\ & 
-- ((\c1|Mux103~0_combout\))) # (\c1|cubeout[47]~1_combout\ & (!\SW[0]~input_o\))) ) ) ) # ( \rc1|q\(64) & ( !\rc1|q\(58) & ( (\c1|cubeout[57]~22_combout\ & ((!\c1|cubeout[47]~1_combout\ & ((\c1|Mux103~0_combout\))) # (\c1|cubeout[47]~1_combout\ & 
-- (\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(64) & ( !\rc1|q\(58) & ( (\c1|Mux103~0_combout\ & (!\c1|cubeout[47]~1_combout\ & \c1|cubeout[57]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011010111111111001110101111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \c1|ALT_INV_Mux103~0_combout\,
	datac => \c1|ALT_INV_cubeout[47]~1_combout\,
	datad => \c1|ALT_INV_cubeout[57]~22_combout\,
	datae => \rc1|ALT_INV_q\(64),
	dataf => \rc1|ALT_INV_q\(58),
	combout => \c1|Mux103~1_combout\);

-- Location: FF_X37_Y3_N2
\c1|cubeout[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux103~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(58));

-- Location: FF_X37_Y3_N14
\rc1|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(58),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(58));

-- Location: LABCELL_X36_Y1_N54
\c1|Mux97~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux97~1_combout\ = ( \rc1|q\(76) & ( (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & ((\SW[0]~input_o\))) # (\SW[2]~input_o\ & (\rc1|q\(58) & !\SW[0]~input_o\)))) ) ) # ( !\rc1|q\(76) & ( (\SW[3]~input_o\ & (\SW[2]~input_o\ & (\rc1|q\(58) & 
-- !\SW[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001010001000000000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(58),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(76),
	combout => \c1|Mux97~1_combout\);

-- Location: LABCELL_X30_Y1_N27
\c1|Mux97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux97~0_combout\ = ( \rc1|q\(118) & ( (!\SW[3]~input_o\ & ((\rc1|q\(10)) # (\SW[1]~input_o\))) ) ) # ( !\rc1|q\(118) & ( (!\SW[3]~input_o\ & (!\SW[1]~input_o\ & \rc1|q\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(10),
	dataf => \rc1|ALT_INV_q\(118),
	combout => \c1|Mux97~0_combout\);

-- Location: LABCELL_X36_Y1_N45
\c1|Mux97~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux97~2_combout\ = ( \c1|Mux97~0_combout\ & ( \rc1|q\(64) & ( (!\c1|Mux117~0_combout\) # (\c1|cubeout[63]~29_combout\) ) ) ) # ( !\c1|Mux97~0_combout\ & ( \rc1|q\(64) & ( (!\c1|Mux117~0_combout\) # ((\c1|Mux97~1_combout\ & 
-- \c1|cubeout[63]~29_combout\)) ) ) ) # ( \c1|Mux97~0_combout\ & ( !\rc1|q\(64) & ( \c1|cubeout[63]~29_combout\ ) ) ) # ( !\c1|Mux97~0_combout\ & ( !\rc1|q\(64) & ( (\c1|Mux97~1_combout\ & \c1|cubeout[63]~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011110000111110101011101010111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux117~0_combout\,
	datab => \c1|ALT_INV_Mux97~1_combout\,
	datac => \c1|ALT_INV_cubeout[63]~29_combout\,
	datae => \c1|ALT_INV_Mux97~0_combout\,
	dataf => \rc1|ALT_INV_q\(64),
	combout => \c1|Mux97~2_combout\);

-- Location: FF_X36_Y1_N47
\c1|cubeout[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux97~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(64));

-- Location: FF_X36_Y1_N53
\rc1|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(64),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(64));

-- Location: LABCELL_X30_Y6_N27
\c1|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux22~1_combout\ = ( \rc1|q\(145) & ( \rc1|q\(151) & ( \SW[3]~input_o\ ) ) ) # ( !\rc1|q\(145) & ( \rc1|q\(151) & ( (\SW[1]~input_o\ & \SW[3]~input_o\) ) ) ) # ( \rc1|q\(145) & ( !\rc1|q\(151) & ( (!\SW[1]~input_o\ & \SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(145),
	dataf => \rc1|ALT_INV_q\(151),
	combout => \c1|Mux22~1_combout\);

-- Location: LABCELL_X36_Y1_N6
\c1|Mux64~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux64~0_combout\ = ( \rc1|q\(97) & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\) # ((\SW[0]~input_o\ & \SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((!\SW[1]~input_o\) # (\SW[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110001101111111111000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(97),
	combout => \c1|Mux64~0_combout\);

-- Location: LABCELL_X36_Y1_N27
\c1|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux31~1_combout\ = ( \rc1|q\(37) & ( \rc1|q\(97) & ( \SW[3]~input_o\ ) ) ) # ( !\rc1|q\(37) & ( \rc1|q\(97) & ( (\SW[3]~input_o\ & \SW[1]~input_o\) ) ) ) # ( \rc1|q\(37) & ( !\rc1|q\(97) & ( (\SW[3]~input_o\ & !\SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(37),
	dataf => \rc1|ALT_INV_q\(97),
	combout => \c1|Mux31~1_combout\);

-- Location: LABCELL_X31_Y1_N48
\c1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux31~0_combout\ = ( \rc1|q\(118) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(124))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\))))) ) ) # ( !\rc1|q\(118) & ( (\rc1|q\(124) & (!\SW[3]~input_o\ & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100110000000100010011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(124),
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(118),
	combout => \c1|Mux31~0_combout\);

-- Location: LABCELL_X30_Y1_N9
\c1|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux31~2_combout\ = ( \rc1|q\(130) & ( (!\c1|Mux30~0_combout\) # ((!\c1|cubeout[130]~32_combout\ & ((\c1|Mux31~0_combout\) # (\c1|Mux31~1_combout\)))) ) ) # ( !\rc1|q\(130) & ( (!\c1|cubeout[130]~32_combout\ & ((\c1|Mux31~0_combout\) # 
-- (\c1|Mux31~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101011001110111011101100111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[130]~32_combout\,
	datab => \c1|ALT_INV_Mux30~0_combout\,
	datac => \c1|ALT_INV_Mux31~1_combout\,
	datad => \c1|ALT_INV_Mux31~0_combout\,
	dataf => \rc1|ALT_INV_q\(130),
	combout => \c1|Mux31~2_combout\);

-- Location: FF_X30_Y1_N11
\c1|cubeout[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(130));

-- Location: LABCELL_X30_Y1_N30
\rc1|q~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~50_combout\ = ( \c1|cubeout\(130) ) # ( !\c1|cubeout\(130) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(130),
	combout => \rc1|q~50_combout\);

-- Location: FF_X30_Y1_N32
\rc1|q[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~50_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(130));

-- Location: LABCELL_X36_Y1_N30
\c1|Mux64~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux64~1_combout\ = ( \rc1|q\(130) & ( \rc1|q\(4) & ( (!\SW[0]~input_o\ & (\SW[3]~input_o\ & (\SW[1]~input_o\))) # (\SW[0]~input_o\ & (((\rc1|q\(85))) # (\SW[3]~input_o\))) ) ) ) # ( !\rc1|q\(130) & ( \rc1|q\(4) & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\ 
-- & ((\rc1|q\(85))))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(130) & ( !\rc1|q\(4) & ( (\SW[0]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(85)))) # (\SW[3]~input_o\ & (!\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(130) & ( !\rc1|q\(4) & ( 
-- (\SW[0]~input_o\ & (!\SW[3]~input_o\ & \rc1|q\(85))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000100000101010000000011010001110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(85),
	datae => \rc1|ALT_INV_q\(130),
	dataf => \rc1|ALT_INV_q\(4),
	combout => \c1|Mux64~1_combout\);

-- Location: LABCELL_X36_Y1_N0
\c1|Mux64~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux64~2_combout\ = ( \rc1|q\(103) & ( \c1|Mux64~1_combout\ & ( (\c1|cubeout[152]~2_combout\) # (\c1|Mux64~0_combout\) ) ) ) # ( !\rc1|q\(103) & ( \c1|Mux64~1_combout\ & ( (\c1|cubeout[152]~2_combout\) # (\c1|Mux64~0_combout\) ) ) ) # ( \rc1|q\(103) & 
-- ( !\c1|Mux64~1_combout\ & ( ((\c1|cubeout[152]~2_combout\ & \c1|cubeout[152]~3_combout\)) # (\c1|Mux64~0_combout\) ) ) ) # ( !\rc1|q\(103) & ( !\c1|Mux64~1_combout\ & ( \c1|Mux64~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux64~0_combout\,
	datac => \c1|ALT_INV_cubeout[152]~2_combout\,
	datad => \c1|ALT_INV_cubeout[152]~3_combout\,
	datae => \rc1|ALT_INV_q\(103),
	dataf => \c1|ALT_INV_Mux64~1_combout\,
	combout => \c1|Mux64~2_combout\);

-- Location: FF_X36_Y1_N2
\c1|cubeout[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux64~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(97));

-- Location: FF_X36_Y1_N35
\rc1|q[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(97),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(97));

-- Location: MLABCELL_X28_Y3_N36
\c1|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux58~0_combout\ = ( \rc1|q\(76) & ( \rc1|q\(91) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & ((\rc1|q\(97)))))) # (\SW[3]~input_o\ & (((!\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(76) & ( \rc1|q\(91) & ( 
-- (!\SW[3]~input_o\ & (\SW[2]~input_o\ & ((\rc1|q\(97))))) # (\SW[3]~input_o\ & (((!\SW[0]~input_o\)))) ) ) ) # ( \rc1|q\(76) & ( !\rc1|q\(91) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\)) # (\SW[2]~input_o\ & ((\rc1|q\(97)))))) ) ) ) # ( 
-- !\rc1|q\(76) & ( !\rc1|q\(91) & ( (\SW[2]~input_o\ & (!\SW[3]~input_o\ & \rc1|q\(97))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000010000100110000110000011101000011100001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(97),
	datae => \rc1|ALT_INV_q\(76),
	dataf => \rc1|ALT_INV_q\(91),
	combout => \c1|Mux58~0_combout\);

-- Location: LABCELL_X29_Y3_N36
\c1|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux58~1_combout\ = ( \rc1|q\(103) & ( \c1|Mux58~0_combout\ & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & ((!\c1|cubeout[104]~24_combout\) # (\rc1|q\(139))))) ) ) ) # ( !\rc1|q\(103) & ( \c1|Mux58~0_combout\ & ( 
-- (\c1|cubeout[104]~25_combout\ & ((!\c1|cubeout[104]~24_combout\) # (\rc1|q\(139)))) ) ) ) # ( \rc1|q\(103) & ( !\c1|Mux58~0_combout\ & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & (\rc1|q\(139) & \c1|cubeout[104]~24_combout\))) ) ) ) # ( 
-- !\rc1|q\(103) & ( !\c1|Mux58~0_combout\ & ( (\c1|cubeout[104]~25_combout\ & (\rc1|q\(139) & \c1|cubeout[104]~24_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011101010101010101100110011000000111011101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux57~0_combout\,
	datab => \c1|ALT_INV_cubeout[104]~25_combout\,
	datac => \rc1|ALT_INV_q\(139),
	datad => \c1|ALT_INV_cubeout[104]~24_combout\,
	datae => \rc1|ALT_INV_q\(103),
	dataf => \c1|ALT_INV_Mux58~0_combout\,
	combout => \c1|Mux58~1_combout\);

-- Location: FF_X29_Y3_N38
\c1|cubeout[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux58~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(103));

-- Location: FF_X29_Y3_N5
\rc1|q[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(103),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(103));

-- Location: LABCELL_X30_Y6_N15
\c1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux22~0_combout\ = ( \rc1|q\(103) & ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\) # ((\rc1|q\(49) & !\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(103) & ( !\SW[3]~input_o\ & ( (\rc1|q\(49) & (!\SW[0]~input_o\ & \SW[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111111110101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(49),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(103),
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|Mux22~0_combout\);

-- Location: LABCELL_X30_Y6_N18
\c1|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux22~2_combout\ = ( \c1|Mux22~1_combout\ & ( \c1|Mux22~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # ((!\c1|Mux30~0_combout\ & \rc1|q\(139))) ) ) ) # ( !\c1|Mux22~1_combout\ & ( \c1|Mux22~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # 
-- ((!\c1|Mux30~0_combout\ & \rc1|q\(139))) ) ) ) # ( \c1|Mux22~1_combout\ & ( !\c1|Mux22~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # ((!\c1|Mux30~0_combout\ & \rc1|q\(139))) ) ) ) # ( !\c1|Mux22~1_combout\ & ( !\c1|Mux22~0_combout\ & ( 
-- (!\c1|Mux30~0_combout\ & \rc1|q\(139)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000110011001111110011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_cubeout[130]~32_combout\,
	datac => \c1|ALT_INV_Mux30~0_combout\,
	datad => \rc1|ALT_INV_q\(139),
	datae => \c1|ALT_INV_Mux22~1_combout\,
	dataf => \c1|ALT_INV_Mux22~0_combout\,
	combout => \c1|Mux22~2_combout\);

-- Location: FF_X30_Y6_N20
\c1|cubeout[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(139));

-- Location: LABCELL_X30_Y6_N42
\rc1|q~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~57_combout\ = ( \c1|cubeout\(139) ) # ( !\c1|cubeout\(139) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(139),
	combout => \rc1|q~57_combout\);

-- Location: FF_X30_Y6_N44
\rc1|q[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~57_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(139));

-- Location: LABCELL_X31_Y1_N6
\c1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux16~0_combout\ = ( \rc1|q\(10) & ( \rc1|q\(157) & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(118))))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(139)))) ) ) ) # ( !\rc1|q\(10) & ( \rc1|q\(157) & ( (!\SW[3]~input_o\ & 
-- (((\rc1|q\(118) & !\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(139)))) ) ) ) # ( \rc1|q\(10) & ( !\rc1|q\(157) & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(118))))) # (\SW[3]~input_o\ & (\rc1|q\(139) & 
-- ((\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(10) & ( !\rc1|q\(157) & ( (!\SW[3]~input_o\ & (((\rc1|q\(118) & !\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (\rc1|q\(139) & ((\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(139),
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(118),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(10),
	dataf => \rc1|ALT_INV_q\(157),
	combout => \c1|Mux16~0_combout\);

-- Location: LABCELL_X31_Y1_N51
\c1|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux16~1_combout\ = ( \c1|Mux16~0_combout\ & ( (!\c1|cubeout[145]~6_combout\) # (\rc1|q\(145)) ) ) # ( !\c1|Mux16~0_combout\ & ( (\rc1|q\(145) & \c1|cubeout[145]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(145),
	datad => \c1|ALT_INV_cubeout[145]~6_combout\,
	dataf => \c1|ALT_INV_Mux16~0_combout\,
	combout => \c1|Mux16~1_combout\);

-- Location: FF_X31_Y1_N53
\c1|cubeout[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(145));

-- Location: LABCELL_X31_Y1_N42
\rc1|q~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~35_combout\ = ( \c1|cubeout\(145) ) # ( !\c1|cubeout\(145) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(145),
	combout => \rc1|q~35_combout\);

-- Location: FF_X31_Y1_N44
\rc1|q[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~35_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(145));

-- Location: LABCELL_X29_Y1_N18
\c1|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux43~1_combout\ = ( \rc1|q\(145) & ( \rc1|q\(130) & ( (!\SW[2]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[2]~input_o\ & (((\rc1|q\(64) & \SW[0]~input_o\)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(145) & ( \rc1|q\(130) & ( (\SW[0]~input_o\ & 
-- ((!\SW[2]~input_o\) # ((\rc1|q\(64) & !\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(145) & ( !\rc1|q\(130) & ( (\SW[2]~input_o\ & (((\rc1|q\(64) & \SW[0]~input_o\)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(145) & ( !\rc1|q\(130) & ( (\rc1|q\(64) & 
-- (\SW[0]~input_o\ & (\SW[2]~input_o\ & !\SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000111100110001001100000011000100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(64),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(145),
	dataf => \rc1|ALT_INV_q\(130),
	combout => \c1|Mux43~1_combout\);

-- Location: LABCELL_X30_Y1_N48
\c1|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux43~2_combout\ = ( \rc1|q\(112) & ( ((\c1|cubeout[119]~4_combout\ & ((\c1|Mux43~1_combout\) # (\c1|cubeout[119]~5_combout\)))) # (\c1|Mux43~0_combout\) ) ) # ( !\rc1|q\(112) & ( ((\c1|cubeout[119]~4_combout\ & \c1|Mux43~1_combout\)) # 
-- (\c1|Mux43~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111100011111001111110001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[119]~5_combout\,
	datab => \c1|ALT_INV_cubeout[119]~4_combout\,
	datac => \c1|ALT_INV_Mux43~0_combout\,
	datad => \c1|ALT_INV_Mux43~1_combout\,
	dataf => \rc1|ALT_INV_q\(112),
	combout => \c1|Mux43~2_combout\);

-- Location: FF_X30_Y1_N50
\c1|cubeout[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux43~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(118));

-- Location: LABCELL_X30_Y1_N33
\rc1|q~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~40_combout\ = ( \c1|cubeout\(118) ) # ( !\c1|cubeout\(118) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(118),
	combout => \rc1|q~40_combout\);

-- Location: FF_X30_Y1_N35
\rc1|q[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~40_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(118));

-- Location: LABCELL_X31_Y5_N54
\c1|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux49~1_combout\ = ( \SW[3]~input_o\ & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\ & \rc1|q\(91))) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\ & \rc1|q\(118)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(91),
	datad => \rc1|ALT_INV_q\(118),
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|Mux49~1_combout\);

-- Location: LABCELL_X31_Y6_N57
\c1|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux49~0_combout\ = ( \rc1|q\(43) & ( \rc1|q\(124) & ( (!\SW[0]~input_o\ & \SW[2]~input_o\) ) ) ) # ( !\rc1|q\(43) & ( \rc1|q\(124) & ( (!\SW[3]~input_o\ & (!\SW[0]~input_o\ & \SW[2]~input_o\)) ) ) ) # ( \rc1|q\(43) & ( !\rc1|q\(124) & ( 
-- (\SW[3]~input_o\ & (!\SW[0]~input_o\ & \SW[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000001000000010000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(43),
	dataf => \rc1|ALT_INV_q\(124),
	combout => \c1|Mux49~0_combout\);

-- Location: LABCELL_X31_Y5_N42
\c1|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux49~2_combout\ = ( \c1|Mux49~0_combout\ & ( ((\rc1|q\(112) & !\c1|Mux84~0_combout\)) # (\c1|cubeout[111]~23_combout\) ) ) # ( !\c1|Mux49~0_combout\ & ( (!\c1|cubeout[111]~23_combout\ & (\rc1|q\(112) & (!\c1|Mux84~0_combout\))) # 
-- (\c1|cubeout[111]~23_combout\ & (((\rc1|q\(112) & !\c1|Mux84~0_combout\)) # (\c1|Mux49~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110101001100000111010101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[111]~23_combout\,
	datab => \rc1|ALT_INV_q\(112),
	datac => \c1|ALT_INV_Mux84~0_combout\,
	datad => \c1|ALT_INV_Mux49~1_combout\,
	dataf => \c1|ALT_INV_Mux49~0_combout\,
	combout => \c1|Mux49~2_combout\);

-- Location: FF_X31_Y5_N44
\c1|cubeout[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(112));

-- Location: LABCELL_X31_Y5_N39
\rc1|q~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~47_combout\ = ( \c1|cubeout\(112) ) # ( !\c1|cubeout\(112) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(112),
	combout => \rc1|q~47_combout\);

-- Location: FF_X31_Y5_N41
\rc1|q[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~47_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(112));

-- Location: LABCELL_X31_Y6_N24
\c1|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux37~0_combout\ = ( \rc1|q\(70) & ( \rc1|q\(151) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(112))) # (\SW[2]~input_o\))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(70) & ( \rc1|q\(151) & ( (!\SW[3]~input_o\ & 
-- (((\SW[0]~input_o\ & \rc1|q\(112))) # (\SW[2]~input_o\))) ) ) ) # ( \rc1|q\(70) & ( !\rc1|q\(151) & ( (!\SW[0]~input_o\ & (\SW[3]~input_o\)) # (\SW[0]~input_o\ & (!\SW[3]~input_o\ & (\rc1|q\(112) & !\SW[2]~input_o\))) ) ) ) # ( !\rc1|q\(70) & ( 
-- !\rc1|q\(151) & ( (\SW[0]~input_o\ & (!\SW[3]~input_o\ & (\rc1|q\(112) & !\SW[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000001001100010001000000100110011000010011011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(112),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(70),
	dataf => \rc1|ALT_INV_q\(151),
	combout => \c1|Mux37~0_combout\);

-- Location: LABCELL_X31_Y6_N6
\c1|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux37~1_combout\ = ( \rc1|q\(130) & ( \rc1|q\(124) & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & ((\c1|Mux37~0_combout\) # (\c1|cubeout[104]~24_combout\)))) ) ) ) # ( !\rc1|q\(130) & ( \rc1|q\(124) & ( (!\c1|Mux57~0_combout\) # 
-- ((!\c1|cubeout[104]~24_combout\ & (\c1|Mux37~0_combout\ & \c1|cubeout[104]~25_combout\))) ) ) ) # ( \rc1|q\(130) & ( !\rc1|q\(124) & ( (\c1|cubeout[104]~25_combout\ & ((\c1|Mux37~0_combout\) # (\c1|cubeout[104]~24_combout\))) ) ) ) # ( !\rc1|q\(130) & ( 
-- !\rc1|q\(124) & ( (!\c1|cubeout[104]~24_combout\ & (\c1|Mux37~0_combout\ & \c1|cubeout[104]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000011111110101010101011101010101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux57~0_combout\,
	datab => \c1|ALT_INV_cubeout[104]~24_combout\,
	datac => \c1|ALT_INV_Mux37~0_combout\,
	datad => \c1|ALT_INV_cubeout[104]~25_combout\,
	datae => \rc1|ALT_INV_q\(130),
	dataf => \rc1|ALT_INV_q\(124),
	combout => \c1|Mux37~1_combout\);

-- Location: FF_X31_Y6_N8
\c1|cubeout[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(124));

-- Location: LABCELL_X31_Y6_N15
\rc1|q~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~41_combout\ = ( \c1|cubeout\(124) ) # ( !\c1|cubeout\(124) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(124),
	combout => \rc1|q~41_combout\);

-- Location: FF_X31_Y6_N17
\rc1|q[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~41_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(124));

-- Location: LABCELL_X31_Y6_N21
\c1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux10~0_combout\ = ( \rc1|q\(151) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((!\SW[0]~input_o\) # (!\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((\SW[0]~input_o\ & \SW[1]~input_o\)) # (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101111011011101110111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(151),
	combout => \c1|Mux10~0_combout\);

-- Location: LABCELL_X30_Y6_N54
\c1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux10~1_combout\ = ( \rc1|q\(157) & ( \rc1|q\(16) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (((\rc1|q\(139) & \SW[0]~input_o\)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(157) & ( \rc1|q\(16) & ( (\SW[0]~input_o\ & 
-- ((!\SW[3]~input_o\) # ((\rc1|q\(139) & !\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(157) & ( !\rc1|q\(16) & ( (\SW[3]~input_o\ & (((\rc1|q\(139) & \SW[0]~input_o\)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(157) & ( !\rc1|q\(16) & ( (\SW[3]~input_o\ & 
-- (\rc1|q\(139) & (!\SW[1]~input_o\ & \SW[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000001010001010100000000101110100000010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(139),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(157),
	dataf => \rc1|ALT_INV_q\(16),
	combout => \c1|Mux10~1_combout\);

-- Location: LABCELL_X31_Y6_N48
\c1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux10~2_combout\ = ( \c1|Mux10~0_combout\ & ( \c1|Mux10~1_combout\ ) ) # ( !\c1|Mux10~0_combout\ & ( \c1|Mux10~1_combout\ & ( \c1|cubeout[152]~2_combout\ ) ) ) # ( \c1|Mux10~0_combout\ & ( !\c1|Mux10~1_combout\ ) ) # ( !\c1|Mux10~0_combout\ & ( 
-- !\c1|Mux10~1_combout\ & ( (\rc1|q\(124) & (\c1|cubeout[152]~2_combout\ & \c1|cubeout[152]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(124),
	datac => \c1|ALT_INV_cubeout[152]~2_combout\,
	datad => \c1|ALT_INV_cubeout[152]~3_combout\,
	datae => \c1|ALT_INV_Mux10~0_combout\,
	dataf => \c1|ALT_INV_Mux10~1_combout\,
	combout => \c1|Mux10~2_combout\);

-- Location: FF_X31_Y6_N50
\c1|cubeout[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(151));

-- Location: LABCELL_X31_Y6_N18
\rc1|q~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~53_combout\ = ( \c1|cubeout\(151) ) # ( !\c1|cubeout\(151) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(151),
	combout => \rc1|q~53_combout\);

-- Location: FF_X31_Y6_N20
\rc1|q[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~53_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(151));

-- Location: LABCELL_X30_Y2_N36
\c1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux4~0_combout\ = ( \rc1|q\(31) & ( \rc1|q\(145) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(85)))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(151))))) ) ) ) # ( !\rc1|q\(31) & ( \rc1|q\(145) & ( (!\SW[3]~input_o\ & (\rc1|q\(85) 
-- & ((\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(151))))) ) ) ) # ( \rc1|q\(31) & ( !\rc1|q\(145) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(85)))) # (\SW[3]~input_o\ & (((\rc1|q\(151) & !\SW[1]~input_o\)))) ) ) ) 
-- # ( !\rc1|q\(31) & ( !\rc1|q\(145) & ( (!\SW[3]~input_o\ & (\rc1|q\(85) & ((\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((\rc1|q\(151) & !\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(85),
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(151),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(31),
	dataf => \rc1|ALT_INV_q\(145),
	combout => \c1|Mux4~0_combout\);

-- Location: LABCELL_X31_Y1_N33
\c1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux4~1_combout\ = ( \rc1|q\(157) & ( (\c1|Mux4~0_combout\) # (\c1|cubeout[158]~14_combout\) ) ) # ( !\rc1|q\(157) & ( (!\c1|cubeout[158]~14_combout\ & \c1|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[158]~14_combout\,
	datad => \c1|ALT_INV_Mux4~0_combout\,
	dataf => \rc1|ALT_INV_q\(157),
	combout => \c1|Mux4~1_combout\);

-- Location: FF_X31_Y1_N35
\c1|cubeout[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(157));

-- Location: LABCELL_X31_Y1_N18
\rc1|q~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~43_combout\ = ( \c1|cubeout\(157) ) # ( !\c1|cubeout\(157) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(157),
	combout => \rc1|q~43_combout\);

-- Location: FF_X31_Y1_N20
\rc1|q[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~43_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(157));

-- Location: LABCELL_X36_Y4_N45
\c1|Mux76~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux76~1_combout\ = ( \rc1|q\(58) & ( \rc1|q\(91) & ( (!\SW[3]~input_o\) # ((\rc1|q\(97) & !\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(58) & ( \rc1|q\(91) & ( (!\SW[3]~input_o\ & (((\SW[2]~input_o\)))) # (\SW[3]~input_o\ & (\rc1|q\(97) & 
-- ((!\SW[0]~input_o\)))) ) ) ) # ( \rc1|q\(58) & ( !\rc1|q\(91) & ( (!\SW[3]~input_o\ & (((!\SW[2]~input_o\)))) # (\SW[3]~input_o\ & (\rc1|q\(97) & ((!\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(58) & ( !\rc1|q\(91) & ( (\SW[3]~input_o\ & (\rc1|q\(97) & 
-- !\SW[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000101100011010000000011011000010101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(97),
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(58),
	dataf => \rc1|ALT_INV_q\(91),
	combout => \c1|Mux76~1_combout\);

-- Location: LABCELL_X35_Y4_N57
\c1|Mux76~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux76~2_combout\ = ( \c1|Mux76~1_combout\ & ( ((\c1|cubeout[86]~28_combout\ & ((!\c1|cubeout[47]~27_combout\) # (\rc1|q\(157))))) # (\c1|Mux76~0_combout\) ) ) # ( !\c1|Mux76~1_combout\ & ( ((\c1|cubeout[86]~28_combout\ & (\c1|cubeout[47]~27_combout\ & 
-- \rc1|q\(157)))) # (\c1|Mux76~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111001100110011011101110011011101110111001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[86]~28_combout\,
	datab => \c1|ALT_INV_Mux76~0_combout\,
	datac => \c1|ALT_INV_cubeout[47]~27_combout\,
	datad => \rc1|ALT_INV_q\(157),
	dataf => \c1|ALT_INV_Mux76~1_combout\,
	combout => \c1|Mux76~2_combout\);

-- Location: FF_X35_Y4_N59
\c1|cubeout[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux76~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(85));

-- Location: FF_X35_Y4_N14
\rc1|q[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(85),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(85));

-- Location: LABCELL_X30_Y2_N27
\c1|Mux70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux70~0_combout\ = ( \rc1|q\(103) & ( \rc1|q\(22) & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\)) # (\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((!\SW[0]~input_o\ & \rc1|q\(112))))) ) ) ) # ( !\rc1|q\(103) & ( \rc1|q\(22) & ( (\SW[3]~input_o\ & 
-- ((!\SW[2]~input_o\) # ((!\SW[0]~input_o\ & \rc1|q\(112))))) ) ) ) # ( \rc1|q\(103) & ( !\rc1|q\(22) & ( (!\SW[0]~input_o\ & (\SW[3]~input_o\ & (\SW[2]~input_o\ & \rc1|q\(112)))) # (\SW[0]~input_o\ & (!\SW[3]~input_o\)) ) ) ) # ( !\rc1|q\(103) & ( 
-- !\rc1|q\(22) & ( (!\SW[0]~input_o\ & (\SW[3]~input_o\ & (\SW[2]~input_o\ & \rc1|q\(112)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010010001000100011000110000001100100111010001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(112),
	datae => \rc1|ALT_INV_q\(103),
	dataf => \rc1|ALT_INV_q\(22),
	combout => \c1|Mux70~0_combout\);

-- Location: LABCELL_X29_Y3_N54
\c1|Mux70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux70~1_combout\ = ( \c1|Mux70~0_combout\ & ( \rc1|q\(91) & ( (!\c1|Mux69~0_combout\) # ((\c1|cubeout[70]~21_combout\ & ((!\c1|cubeout[70]~20_combout\) # (\rc1|q\(85))))) ) ) ) # ( !\c1|Mux70~0_combout\ & ( \rc1|q\(91) & ( (!\c1|Mux69~0_combout\) # 
-- ((\rc1|q\(85) & (\c1|cubeout[70]~21_combout\ & \c1|cubeout[70]~20_combout\))) ) ) ) # ( \c1|Mux70~0_combout\ & ( !\rc1|q\(91) & ( (\c1|cubeout[70]~21_combout\ & ((!\c1|cubeout[70]~20_combout\) # (\rc1|q\(85)))) ) ) ) # ( !\c1|Mux70~0_combout\ & ( 
-- !\rc1|q\(91) & ( (\rc1|q\(85) & (\c1|cubeout[70]~21_combout\ & \c1|cubeout[70]~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011110000001110101010101010111010111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux69~0_combout\,
	datab => \rc1|ALT_INV_q\(85),
	datac => \c1|ALT_INV_cubeout[70]~21_combout\,
	datad => \c1|ALT_INV_cubeout[70]~20_combout\,
	datae => \c1|ALT_INV_Mux70~0_combout\,
	dataf => \rc1|ALT_INV_q\(91),
	combout => \c1|Mux70~1_combout\);

-- Location: FF_X29_Y3_N56
\c1|cubeout[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux70~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(91));

-- Location: FF_X29_Y3_N32
\rc1|q[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(91),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(91));

-- Location: LABCELL_X37_Y3_N48
\c1|Mux139~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux139~0_combout\ = ( \rc1|q\(16) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(10)))) # (\SW[3]~input_o\ & (((\rc1|q\(91))))) ) ) # ( !\rc1|q\(16) & ( (!\SW[3]~input_o\ & (\rc1|q\(10) & (\SW[1]~input_o\))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(91))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110100010111101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(10),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(91),
	dataf => \rc1|ALT_INV_q\(16),
	combout => \c1|Mux139~0_combout\);

-- Location: LABCELL_X37_Y3_N6
\c1|Mux139~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux139~1_combout\ = ( \rc1|q\(43) & ( \rc1|q\(22) & ( ((!\c1|cubeout[57]~22_combout\) # (\c1|cubeout[47]~1_combout\)) # (\c1|Mux139~0_combout\) ) ) ) # ( !\rc1|q\(43) & ( \rc1|q\(22) & ( (!\c1|cubeout[57]~22_combout\) # ((!\c1|cubeout[47]~1_combout\ & 
-- ((\c1|Mux139~0_combout\))) # (\c1|cubeout[47]~1_combout\ & (!\SW[0]~input_o\))) ) ) ) # ( \rc1|q\(43) & ( !\rc1|q\(22) & ( (\c1|cubeout[57]~22_combout\ & ((!\c1|cubeout[47]~1_combout\ & ((\c1|Mux139~0_combout\))) # (\c1|cubeout[47]~1_combout\ & 
-- (\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(43) & ( !\rc1|q\(22) & ( (\c1|Mux139~0_combout\ & (!\c1|cubeout[47]~1_combout\ & \c1|cubeout[57]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011010111111111001110101111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \c1|ALT_INV_Mux139~0_combout\,
	datac => \c1|ALT_INV_cubeout[47]~1_combout\,
	datad => \c1|ALT_INV_cubeout[57]~22_combout\,
	datae => \rc1|ALT_INV_q\(43),
	dataf => \rc1|ALT_INV_q\(22),
	combout => \c1|Mux139~1_combout\);

-- Location: FF_X37_Y3_N8
\c1|cubeout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux139~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(22));

-- Location: LABCELL_X37_Y3_N51
\rc1|q~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~39_combout\ = ( \c1|cubeout\(22) ) # ( !\c1|cubeout\(22) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(22),
	combout => \rc1|q~39_combout\);

-- Location: FF_X37_Y3_N53
\rc1|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~39_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(22));

-- Location: LABCELL_X31_Y1_N24
\c1|Mux151~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux151~0_combout\ = ( \rc1|q\(64) & ( \rc1|q\(145) & ( ((!\SW[1]~input_o\ & (\rc1|q\(22))) # (\SW[1]~input_o\ & ((\rc1|q\(4))))) # (\SW[2]~input_o\) ) ) ) # ( !\rc1|q\(64) & ( \rc1|q\(145) & ( (!\SW[1]~input_o\ & (((\SW[2]~input_o\)) # (\rc1|q\(22)))) 
-- # (\SW[1]~input_o\ & (((!\SW[2]~input_o\ & \rc1|q\(4))))) ) ) ) # ( \rc1|q\(64) & ( !\rc1|q\(145) & ( (!\SW[1]~input_o\ & (\rc1|q\(22) & (!\SW[2]~input_o\))) # (\SW[1]~input_o\ & (((\rc1|q\(4)) # (\SW[2]~input_o\)))) ) ) ) # ( !\rc1|q\(64) & ( 
-- !\rc1|q\(145) & ( (!\SW[2]~input_o\ & ((!\SW[1]~input_o\ & (\rc1|q\(22))) # (\SW[1]~input_o\ & ((\rc1|q\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(22),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(4),
	datae => \rc1|ALT_INV_q\(64),
	dataf => \rc1|ALT_INV_q\(145),
	combout => \c1|Mux151~0_combout\);

-- Location: LABCELL_X31_Y1_N39
\c1|Mux151~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux151~1_combout\ = ( \rc1|q\(10) & ( \c1|Mux151~0_combout\ ) ) # ( !\rc1|q\(10) & ( \c1|Mux151~0_combout\ & ( (\c1|cubeout[145]~26_combout\ & !\SW[3]~input_o\) ) ) ) # ( \rc1|q\(10) & ( !\c1|Mux151~0_combout\ & ( (!\c1|cubeout[145]~26_combout\) # 
-- (\SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100110000001100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_cubeout[145]~26_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(10),
	dataf => \c1|ALT_INV_Mux151~0_combout\,
	combout => \c1|Mux151~1_combout\);

-- Location: FF_X31_Y1_N41
\c1|cubeout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux151~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(10));

-- Location: LABCELL_X31_Y1_N45
\rc1|q~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~44_combout\ = ( \c1|cubeout\(10) ) # ( !\c1|cubeout\(10) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(10),
	combout => \rc1|q~44_combout\);

-- Location: FF_X31_Y1_N47
\rc1|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~44_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(10));

-- Location: LABCELL_X36_Y1_N48
\c1|Mux157~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux157~0_combout\ = ( \rc1|q\(37) & ( \rc1|q\(16) & ( ((!\SW[3]~input_o\ & (\rc1|q\(10))) # (\SW[3]~input_o\ & ((\rc1|q\(97))))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(37) & ( \rc1|q\(16) & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(10)))) 
-- # (\SW[3]~input_o\ & (((\rc1|q\(97) & !\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(37) & ( !\rc1|q\(16) & ( (!\SW[3]~input_o\ & (\rc1|q\(10) & ((!\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(97))))) ) ) ) # ( !\rc1|q\(37) & ( 
-- !\rc1|q\(16) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & (\rc1|q\(10))) # (\SW[3]~input_o\ & ((\rc1|q\(97)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(10),
	datac => \rc1|ALT_INV_q\(97),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(37),
	dataf => \rc1|ALT_INV_q\(16),
	combout => \c1|Mux157~0_combout\);

-- Location: LABCELL_X36_Y1_N39
\c1|Mux157~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux157~1_combout\ = ( \c1|Mux157~0_combout\ & ( (!\c1|cubeout[158]~14_combout\) # (\rc1|q\(4)) ) ) # ( !\c1|Mux157~0_combout\ & ( (\c1|cubeout[158]~14_combout\ & \rc1|q\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[158]~14_combout\,
	datab => \rc1|ALT_INV_q\(4),
	dataf => \c1|ALT_INV_Mux157~0_combout\,
	combout => \c1|Mux157~1_combout\);

-- Location: FF_X36_Y1_N41
\c1|cubeout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux157~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(4));

-- Location: LABCELL_X36_Y1_N9
\rc1|q~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~37_combout\ = ( \c1|cubeout\(4) ) # ( !\c1|cubeout\(4) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(4),
	combout => \rc1|q~37_combout\);

-- Location: FF_X36_Y1_N11
\rc1|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~37_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(4));

-- Location: LABCELL_X31_Y1_N54
\c1|Mux124~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux124~0_combout\ = ( \rc1|q\(130) & ( \rc1|q\(31) & ( ((!\SW[3]~input_o\ & ((\rc1|q\(49)))) # (\SW[3]~input_o\ & (\rc1|q\(4)))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(130) & ( \rc1|q\(31) & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(49))))) 
-- # (\SW[3]~input_o\ & (\rc1|q\(4) & ((!\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(130) & ( !\rc1|q\(31) & ( (!\SW[3]~input_o\ & (((\rc1|q\(49) & !\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(4)))) ) ) ) # ( !\rc1|q\(130) & ( 
-- !\rc1|q\(31) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(49)))) # (\SW[3]~input_o\ & (\rc1|q\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(4),
	datab => \rc1|ALT_INV_q\(49),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(130),
	dataf => \rc1|ALT_INV_q\(31),
	combout => \c1|Mux124~0_combout\);

-- Location: LABCELL_X35_Y2_N57
\c1|Mux124~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux124~1_combout\ = ( \c1|Mux124~0_combout\ & ( (!\c1|cubeout[145]~6_combout\) # (\rc1|q\(37)) ) ) # ( !\c1|Mux124~0_combout\ & ( (\c1|cubeout[145]~6_combout\ & \rc1|q\(37)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_cubeout[145]~6_combout\,
	datad => \rc1|ALT_INV_q\(37),
	dataf => \c1|ALT_INV_Mux124~0_combout\,
	combout => \c1|Mux124~1_combout\);

-- Location: FF_X35_Y2_N59
\c1|cubeout[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux124~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(37));

-- Location: FF_X35_Y2_N2
\rc1|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(37),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(37));

-- Location: LABCELL_X30_Y1_N42
\c1|Mux112~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux112~1_combout\ = ( \rc1|q\(139) & ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & ((\SW[0]~input_o\))) # (\SW[2]~input_o\ & (\rc1|q\(37))) ) ) ) # ( !\rc1|q\(139) & ( \SW[1]~input_o\ & ( (\rc1|q\(37) & \SW[2]~input_o\) ) ) ) # ( \rc1|q\(139) & ( 
-- !\SW[1]~input_o\ & ( (\SW[0]~input_o\ & ((!\SW[2]~input_o\) # (\rc1|q\(43)))) ) ) ) # ( !\rc1|q\(139) & ( !\SW[1]~input_o\ & ( (\SW[2]~input_o\ & (\SW[0]~input_o\ & \rc1|q\(43))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011000000111100010001000100010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(37),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(43),
	datae => \rc1|ALT_INV_q\(139),
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|Mux112~1_combout\);

-- Location: LABCELL_X30_Y1_N15
\c1|Mux112~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux112~0_combout\ = ( \rc1|q\(49) & ( (!\SW[2]~input_o\ $ (((\SW[1]~input_o\ & \SW[0]~input_o\)))) # (\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111100111111010111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(49),
	combout => \c1|Mux112~0_combout\);

-- Location: LABCELL_X30_Y1_N51
\c1|Mux112~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux112~2_combout\ = ( \c1|Mux112~0_combout\ ) # ( !\c1|Mux112~0_combout\ & ( (\c1|cubeout[119]~4_combout\ & (((\c1|cubeout[119]~5_combout\ & \rc1|q\(76))) # (\c1|Mux112~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[119]~5_combout\,
	datab => \c1|ALT_INV_cubeout[119]~4_combout\,
	datac => \c1|ALT_INV_Mux112~1_combout\,
	datad => \rc1|ALT_INV_q\(76),
	dataf => \c1|ALT_INV_Mux112~0_combout\,
	combout => \c1|Mux112~2_combout\);

-- Location: FF_X30_Y1_N53
\c1|cubeout[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux112~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(49));

-- Location: LABCELL_X30_Y1_N39
\rc1|q[49]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[49]~feeder_combout\ = ( \c1|cubeout\(49) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(49),
	combout => \rc1|q[49]~feeder_combout\);

-- Location: FF_X30_Y1_N41
\rc1|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[49]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(49));

-- Location: LABCELL_X29_Y3_N0
\c1|Mux85~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux85~1_combout\ = ( \SW[3]~input_o\ & ( \rc1|q\(70) & ( (\SW[0]~input_o\ & !\SW[2]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( \rc1|q\(70) & ( (\rc1|q\(49) & !\SW[2]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( !\rc1|q\(70) & ( (\rc1|q\(49) & 
-- !\SW[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000001010101000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(49),
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(70),
	combout => \c1|Mux85~1_combout\);

-- Location: LABCELL_X35_Y1_N24
\c1|Mux85~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux85~0_combout\ = ( \rc1|q\(64) & ( \rc1|q\(103) & ( (\SW[2]~input_o\ & !\SW[0]~input_o\) ) ) ) # ( !\rc1|q\(64) & ( \rc1|q\(103) & ( (\SW[2]~input_o\ & (!\SW[0]~input_o\ & !\SW[3]~input_o\)) ) ) ) # ( \rc1|q\(64) & ( !\rc1|q\(103) & ( 
-- (\SW[2]~input_o\ & (!\SW[0]~input_o\ & \SW[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010001000000010000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(64),
	dataf => \rc1|ALT_INV_q\(103),
	combout => \c1|Mux85~0_combout\);

-- Location: LABCELL_X29_Y3_N12
\c1|Mux85~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux85~2_combout\ = ( \c1|Mux85~0_combout\ & ( ((!\c1|Mux84~0_combout\ & \rc1|q\(76))) # (\c1|cubeout[111]~23_combout\) ) ) # ( !\c1|Mux85~0_combout\ & ( (!\c1|cubeout[111]~23_combout\ & (!\c1|Mux84~0_combout\ & (\rc1|q\(76)))) # 
-- (\c1|cubeout[111]~23_combout\ & (((!\c1|Mux84~0_combout\ & \rc1|q\(76))) # (\c1|Mux85~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011101000011000101110101011101010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[111]~23_combout\,
	datab => \c1|ALT_INV_Mux84~0_combout\,
	datac => \rc1|ALT_INV_q\(76),
	datad => \c1|ALT_INV_Mux85~1_combout\,
	dataf => \c1|ALT_INV_Mux85~0_combout\,
	combout => \c1|Mux85~2_combout\);

-- Location: FF_X29_Y3_N13
\c1|cubeout[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux85~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(76));

-- Location: FF_X30_Y3_N41
\rc1|q[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(76),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(76));

-- Location: LABCELL_X30_Y3_N45
\rtl~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~193_combout\ = ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & \rc1|q\(124)) ) ) # ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(28))) # (\dcc|drawState\(4) & ((\rc1|q\(76)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(28),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \rc1|ALT_INV_q\(76),
	datad => \rc1|ALT_INV_q\(124),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~193_combout\);

-- Location: LABCELL_X30_Y4_N36
\dcc|Selector1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~16_combout\ = ( \rc1|q\(7) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & ((\rc1|q\(55)))) # (\dcc|drawState\(5) & (\rc1|q\(151))) ) ) ) # ( !\rc1|q\(7) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & ((\rc1|q\(55)))) # 
-- (\dcc|drawState\(5) & (\rc1|q\(151))) ) ) ) # ( \rc1|q\(7) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5)) # (\rc1|q\(103)) ) ) ) # ( !\rc1|q\(7) & ( !\dcc|drawState\(4) & ( (\rc1|q\(103) & \dcc|drawState\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(151),
	datab => \rc1|ALT_INV_q\(103),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \rc1|ALT_INV_q\(55),
	datae => \rc1|ALT_INV_q\(7),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|Selector1~16_combout\);

-- Location: LABCELL_X30_Y1_N54
\rtl~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~197_combout\ = ( !\dcc|drawState\(4) & ( \dcc|drawState\(5) & ( \rc1|q\(127) ) ) ) # ( \dcc|drawState\(4) & ( !\dcc|drawState\(5) & ( \rc1|q\(79) ) ) ) # ( !\dcc|drawState\(4) & ( !\dcc|drawState\(5) & ( \rc1|q\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(31),
	datab => \rc1|ALT_INV_q\(79),
	datad => \rc1|ALT_INV_q\(127),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~197_combout\);

-- Location: LABCELL_X31_Y1_N21
\rtl~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~195_combout\ = ( \rc1|q\(34) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(4))) # (\rc1|q\(82)))) # (\dcc|drawState\(5) & (((\rc1|q\(130) & !\dcc|drawState\(4))))) ) ) # ( !\rc1|q\(34) & ( (!\dcc|drawState\(5) & (\rc1|q\(82) & 
-- ((\dcc|drawState\(4))))) # (\dcc|drawState\(5) & (((\rc1|q\(130) & !\dcc|drawState\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101000011110011010100001111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(82),
	datab => \rc1|ALT_INV_q\(130),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \rc1|ALT_INV_q\(34),
	combout => \rtl~195_combout\);

-- Location: LABCELL_X30_Y1_N0
\dcc|Selector1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~17_combout\ = ( \dcc|Selector0~0_combout\ & ( \dcc|Selector2~0_combout\ & ( ((!\dcc|drawState\(3)) # ((\dcc|drawState\(0) & \rtl~195_combout\))) # (\rtl~197_combout\) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( \dcc|Selector2~0_combout\ & ( 
-- (\dcc|drawState\(0) & ((!\dcc|drawState\(3)) # (\rtl~197_combout\))) ) ) ) # ( \dcc|Selector0~0_combout\ & ( !\dcc|Selector2~0_combout\ & ( (!\dcc|drawState\(3) & (((!\dcc|drawState\(0))))) # (\dcc|drawState\(3) & ((!\dcc|drawState\(0) & 
-- (\rtl~197_combout\)) # (\dcc|drawState\(0) & ((\rtl~195_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101001100001101000011011101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~197_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \ALT_INV_rtl~195_combout\,
	datae => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector1~17_combout\);

-- Location: LABCELL_X37_Y3_N15
\rtl~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~66_combout\ = ( \dcc|drawState\(5) & ( \rc1|q\(10) & ( (!\dcc|drawState\(4) & ((\rc1|q\(106)))) # (\dcc|drawState\(4) & (\rc1|q\(154))) ) ) ) # ( !\dcc|drawState\(5) & ( \rc1|q\(10) & ( (!\dcc|drawState\(4)) # (\rc1|q\(58)) ) ) ) # ( 
-- \dcc|drawState\(5) & ( !\rc1|q\(10) & ( (!\dcc|drawState\(4) & ((\rc1|q\(106)))) # (\dcc|drawState\(4) & (\rc1|q\(154))) ) ) ) # ( !\dcc|drawState\(5) & ( !\rc1|q\(10) & ( (\dcc|drawState\(4) & \rc1|q\(58)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(58),
	datac => \rc1|ALT_INV_q\(154),
	datad => \rc1|ALT_INV_q\(106),
	datae => \dcc|ALT_INV_drawState\(5),
	dataf => \rc1|ALT_INV_q\(10),
	combout => \rtl~66_combout\);

-- Location: LABCELL_X30_Y3_N36
\rtl~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~53_combout\ = ( \rc1|q\(100) & ( \rc1|q\(4) & ( (!\dcc|drawState\(4)) # ((!\dcc|drawState\(5) & (\rc1|q\(52))) # (\dcc|drawState\(5) & ((\rc1|q\(120))))) ) ) ) # ( !\rc1|q\(100) & ( \rc1|q\(4) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(4))) # 
-- (\rc1|q\(52)))) # (\dcc|drawState\(5) & (((\rc1|q\(120) & \dcc|drawState\(4))))) ) ) ) # ( \rc1|q\(100) & ( !\rc1|q\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(52) & ((\dcc|drawState\(4))))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4)) # (\rc1|q\(120))))) 
-- ) ) ) # ( !\rc1|q\(100) & ( !\rc1|q\(4) & ( (\dcc|drawState\(4) & ((!\dcc|drawState\(5) & (\rc1|q\(52))) # (\dcc|drawState\(5) & ((\rc1|q\(120)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \rc1|ALT_INV_q\(52),
	datac => \rc1|ALT_INV_q\(120),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(100),
	dataf => \rc1|ALT_INV_q\(4),
	combout => \rtl~53_combout\);

-- Location: LABCELL_X31_Y3_N36
\dcc|Selector1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~18_combout\ = ( \dcc|drawState\(0) & ( \dcc|Selector2~0_combout\ & ( (\dcc|Selector0~0_combout\ & (\rtl~66_combout\ & !\dcc|drawState\(3))) ) ) ) # ( !\dcc|drawState\(0) & ( \dcc|Selector2~0_combout\ & ( (\rtl~53_combout\) # 
-- (\dcc|drawState\(3)) ) ) ) # ( \dcc|drawState\(0) & ( !\dcc|Selector2~0_combout\ & ( (\dcc|Selector0~0_combout\ & (\rtl~66_combout\ & !\dcc|drawState\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000001111111111110001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datab => \ALT_INV_rtl~66_combout\,
	datac => \dcc|ALT_INV_drawState\(3),
	datad => \ALT_INV_rtl~53_combout\,
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector1~18_combout\);

-- Location: LABCELL_X31_Y3_N0
\dcc|Selector1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~2_combout\ = ( \dcc|Selector1~18_combout\ & ( (!\rtl~193_combout\ & (\dcc|drawState\(3) & !\dcc|Selector1~17_combout\)) ) ) # ( !\dcc|Selector1~18_combout\ & ( (!\dcc|Selector1~17_combout\) # ((!\dcc|drawState\(3) & 
-- !\dcc|Selector1~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000001000100000000011111111110000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~193_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_Selector1~16_combout\,
	datad => \dcc|ALT_INV_Selector1~17_combout\,
	datae => \dcc|ALT_INV_Selector1~18_combout\,
	combout => \dcc|Selector1~2_combout\);

-- Location: LABCELL_X30_Y3_N24
\rtl~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~198_combout\ = ( \rc1|q\(19) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & \rc1|q\(12)) ) ) ) # ( !\rc1|q\(19) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & \rc1|q\(12)) ) ) ) # ( \rc1|q\(19) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5)) 
-- # (\rc1|q\(115)) ) ) ) # ( !\rc1|q\(19) & ( !\dcc|drawState\(4) & ( (\dcc|drawState\(5) & \rc1|q\(115)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \rc1|ALT_INV_q\(12),
	datac => \rc1|ALT_INV_q\(115),
	datae => \rc1|ALT_INV_q\(19),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~198_combout\);

-- Location: LABCELL_X31_Y3_N30
\dcc|Selector1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~3_combout\ = ( \rc1|q\(16) & ( \rc1|q\(64) & ( (!\dcc|drawState\(5)) # ((\rc1|q\(112) & !\dcc|drawState\(4))) ) ) ) # ( !\rc1|q\(16) & ( \rc1|q\(64) & ( (!\dcc|drawState\(4) & (\rc1|q\(112) & \dcc|drawState\(5))) # (\dcc|drawState\(4) & 
-- ((!\dcc|drawState\(5)))) ) ) ) # ( \rc1|q\(16) & ( !\rc1|q\(64) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5)) # (\rc1|q\(112)))) ) ) ) # ( !\rc1|q\(16) & ( !\rc1|q\(64) & ( (\rc1|q\(112) & (!\dcc|drawState\(4) & \dcc|drawState\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100110001001100010000110100001101001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(112),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \dcc|ALT_INV_drawState\(5),
	datae => \rc1|ALT_INV_q\(16),
	dataf => \rc1|ALT_INV_q\(64),
	combout => \dcc|Selector1~3_combout\);

-- Location: LABCELL_X31_Y3_N54
\dcc|Selector1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~4_combout\ = ( \dcc|Selector1~3_combout\ & ( ((\dcc|Selector0~0_combout\ & \rtl~198_combout\)) # (\dcc|Selector2~0_combout\) ) ) # ( !\dcc|Selector1~3_combout\ & ( (\dcc|Selector0~0_combout\ & \rtl~198_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datab => \ALT_INV_rtl~198_combout\,
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	dataf => \dcc|ALT_INV_Selector1~3_combout\,
	combout => \dcc|Selector1~4_combout\);

-- Location: LABCELL_X29_Y3_N9
\rtl~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~192_combout\ = ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & \rc1|q\(70)) ) ) # ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(22))) # (\dcc|drawState\(5) & ((\rc1|q\(118)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \rc1|ALT_INV_q\(70),
	datac => \rc1|ALT_INV_q\(22),
	datad => \rc1|ALT_INV_q\(118),
	datae => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~192_combout\);

-- Location: LABCELL_X30_Y3_N48
\dcc|Selector1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~5_combout\ = ( \rtl~192_combout\ & ( ((\rtl~198_combout\ & \dcc|Selector2~0_combout\)) # (\dcc|Selector0~0_combout\) ) ) # ( !\rtl~192_combout\ & ( (\rtl~198_combout\ & \dcc|Selector2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \ALT_INV_rtl~198_combout\,
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	dataf => \ALT_INV_rtl~192_combout\,
	combout => \dcc|Selector1~5_combout\);

-- Location: LABCELL_X29_Y3_N18
\rtl~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~199_combout\ = ( \rc1|q\(43) & ( (!\dcc|drawState\(4) & (((!\dcc|drawState\(5)) # (\rc1|q\(139))))) # (\dcc|drawState\(4) & (\rc1|q\(91) & ((!\dcc|drawState\(5))))) ) ) # ( !\rc1|q\(43) & ( (!\dcc|drawState\(4) & (((\rc1|q\(139) & 
-- \dcc|drawState\(5))))) # (\dcc|drawState\(4) & (\rc1|q\(91) & ((!\dcc|drawState\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101010111011000010101011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(91),
	datac => \rc1|ALT_INV_q\(139),
	datad => \dcc|ALT_INV_drawState\(5),
	dataf => \rc1|ALT_INV_q\(43),
	combout => \rtl~199_combout\);

-- Location: LABCELL_X31_Y5_N15
\rtl~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~196_combout\ = ( \dcc|drawState\(5) & ( (\rc1|q\(136) & !\dcc|drawState\(4)) ) ) # ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & ((\rc1|q\(12)))) # (\dcc|drawState\(4) & (\rc1|q\(88))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(88),
	datab => \rc1|ALT_INV_q\(136),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(12),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~196_combout\);

-- Location: LABCELL_X31_Y3_N57
\dcc|Selector1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~6_combout\ = ( \rtl~196_combout\ & ( ((\dcc|Selector0~0_combout\ & \rtl~199_combout\)) # (\dcc|Selector2~0_combout\) ) ) # ( !\rtl~196_combout\ & ( (\dcc|Selector0~0_combout\ & \rtl~199_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	datad => \ALT_INV_rtl~199_combout\,
	dataf => \ALT_INV_rtl~196_combout\,
	combout => \dcc|Selector1~6_combout\);

-- Location: LABCELL_X31_Y5_N0
\dcc|Selector0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~15_combout\ = ( \rc1|q\(142) & ( \dcc|drawState\(5) & ( !\dcc|drawState\(4) ) ) ) # ( \rc1|q\(142) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & ((\rc1|q\(46)))) # (\dcc|drawState\(4) & (\rc1|q\(12))) ) ) ) # ( !\rc1|q\(142) & ( 
-- !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & ((\rc1|q\(46)))) # (\dcc|drawState\(4) & (\rc1|q\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(12),
	datac => \rc1|ALT_INV_q\(46),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(142),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|Selector0~15_combout\);

-- Location: LABCELL_X31_Y3_N48
\dcc|Selector1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~7_combout\ = ( \rc1|q\(160) & ( \dcc|Selector0~15_combout\ & ( (!\dcc|Selector0~0_combout\ & (!\dcc|WideOr57~0_combout\ & ((!\dcc|Selector2~0_combout\) # (!\rtl~199_combout\)))) ) ) ) # ( !\rc1|q\(160) & ( \dcc|Selector0~15_combout\ & ( 
-- (!\dcc|Selector0~0_combout\ & ((!\dcc|Selector2~0_combout\) # (!\rtl~199_combout\))) ) ) ) # ( \rc1|q\(160) & ( !\dcc|Selector0~15_combout\ & ( (!\dcc|WideOr57~0_combout\ & ((!\dcc|Selector2~0_combout\) # (!\rtl~199_combout\))) ) ) ) # ( !\rc1|q\(160) & ( 
-- !\dcc|Selector0~15_combout\ & ( (!\dcc|Selector2~0_combout\) # (!\rtl~199_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_rtl~199_combout\,
	datad => \dcc|ALT_INV_WideOr57~0_combout\,
	datae => \rc1|ALT_INV_q\(160),
	dataf => \dcc|ALT_INV_Selector0~15_combout\,
	combout => \dcc|Selector1~7_combout\);

-- Location: LABCELL_X31_Y3_N6
\dcc|Selector1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~8_combout\ = ( \dcc|Selector1~6_combout\ & ( \dcc|Selector1~7_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector1~4_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector1~5_combout\))))) # (\dcc|drawState\(3) & 
-- (!\dcc|drawState\(0))) ) ) ) # ( !\dcc|Selector1~6_combout\ & ( \dcc|Selector1~7_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector1~4_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector1~5_combout\))))) ) ) ) # ( 
-- \dcc|Selector1~6_combout\ & ( !\dcc|Selector1~7_combout\ & ( ((!\dcc|drawState\(0) & (\dcc|Selector1~4_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector1~5_combout\)))) # (\dcc|drawState\(3)) ) ) ) # ( !\dcc|Selector1~6_combout\ & ( 
-- !\dcc|Selector1~7_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector1~4_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector1~5_combout\))))) # (\dcc|drawState\(3) & (\dcc|drawState\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100100111011010111010111111100001000001010100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_Selector1~4_combout\,
	datad => \dcc|ALT_INV_Selector1~5_combout\,
	datae => \dcc|ALT_INV_Selector1~6_combout\,
	dataf => \dcc|ALT_INV_Selector1~7_combout\,
	combout => \dcc|Selector1~8_combout\);

-- Location: LABCELL_X36_Y1_N21
\dcc|Selector1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~10_combout\ = ( \rc1|q\(49) & ( \rc1|q\(145) & ( ((!\dcc|drawState\(5) & ((\rc1|q\(1)))) # (\dcc|drawState\(5) & (\rc1|q\(97)))) # (\dcc|drawState\(4)) ) ) ) # ( !\rc1|q\(49) & ( \rc1|q\(145) & ( (!\dcc|drawState\(5) & (((\rc1|q\(1) & 
-- !\dcc|drawState\(4))))) # (\dcc|drawState\(5) & (((\dcc|drawState\(4))) # (\rc1|q\(97)))) ) ) ) # ( \rc1|q\(49) & ( !\rc1|q\(145) & ( (!\dcc|drawState\(5) & (((\dcc|drawState\(4)) # (\rc1|q\(1))))) # (\dcc|drawState\(5) & (\rc1|q\(97) & 
-- ((!\dcc|drawState\(4))))) ) ) ) # ( !\rc1|q\(49) & ( !\rc1|q\(145) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5) & ((\rc1|q\(1)))) # (\dcc|drawState\(5) & (\rc1|q\(97))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(97),
	datab => \rc1|ALT_INV_q\(1),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(49),
	dataf => \rc1|ALT_INV_q\(145),
	combout => \dcc|Selector1~10_combout\);

-- Location: LABCELL_X29_Y3_N45
\rtl~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~52_combout\ = ( \rc1|q\(142) & ( \dcc|drawState\(5) & ( (\dcc|drawState\(4)) # (\rc1|q\(12)) ) ) ) # ( !\rc1|q\(142) & ( \dcc|drawState\(5) & ( (\rc1|q\(12) & !\dcc|drawState\(4)) ) ) ) # ( \rc1|q\(142) & ( !\dcc|drawState\(5) & ( 
-- (!\dcc|drawState\(4) & ((\rc1|q\(1)))) # (\dcc|drawState\(4) & (\rc1|q\(46))) ) ) ) # ( !\rc1|q\(142) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & ((\rc1|q\(1)))) # (\dcc|drawState\(4) & (\rc1|q\(46))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(46),
	datab => \rc1|ALT_INV_q\(12),
	datac => \rc1|ALT_INV_q\(1),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(142),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~52_combout\);

-- Location: LABCELL_X30_Y3_N3
\dcc|Selector1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~12_combout\ = ( \dcc|drawState\(0) & ( \rtl~52_combout\ & ( (!\dcc|drawState\(3) & (\dcc|Selector0~0_combout\ & \rtl~53_combout\)) ) ) ) # ( !\dcc|drawState\(0) & ( \rtl~52_combout\ & ( \dcc|Selector2~0_combout\ ) ) ) # ( \dcc|drawState\(0) 
-- & ( !\rtl~52_combout\ & ( (!\dcc|drawState\(3) & (\dcc|Selector0~0_combout\ & \rtl~53_combout\)) ) ) ) # ( !\dcc|drawState\(0) & ( !\rtl~52_combout\ & ( (\dcc|drawState\(3) & \dcc|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000100000001000000000111111110000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \ALT_INV_rtl~53_combout\,
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	datae => \dcc|ALT_INV_drawState\(0),
	dataf => \ALT_INV_rtl~52_combout\,
	combout => \dcc|Selector1~12_combout\);

-- Location: MLABCELL_X34_Y3_N27
\rtl~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~191_combout\ = ( \dcc|drawState\(5) & ( (\rc1|q\(120) & !\dcc|drawState\(4)) ) ) # ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(25))) # (\dcc|drawState\(4) & ((\rc1|q\(73)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(120),
	datab => \rc1|ALT_INV_q\(25),
	datac => \rc1|ALT_INV_q\(73),
	datad => \dcc|ALT_INV_drawState\(4),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~191_combout\);

-- Location: MLABCELL_X34_Y3_N33
\dcc|Selector1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~11_combout\ = ( \rtl~191_combout\ & ( \rtl~193_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\ & \dcc|drawState\(3))) # (\dcc|Selector2~0_combout\))) ) ) ) # ( 
-- !\rtl~191_combout\ & ( \rtl~193_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\ & ((!\dcc|drawState\(3))))) # (\dcc|drawState\(0) & ((!\dcc|drawState\(3) & ((\dcc|Selector2~0_combout\))) # (\dcc|drawState\(3) & 
-- (\dcc|Selector0~0_combout\)))) ) ) ) # ( \rtl~191_combout\ & ( !\rtl~193_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))) ) ) ) # ( !\rtl~191_combout\ & ( !\rtl~193_combout\ & ( 
-- (!\dcc|drawState\(3) & ((!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110100011101000111000100010100011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_Selector2~0_combout\,
	datad => \dcc|ALT_INV_drawState\(3),
	datae => \ALT_INV_rtl~191_combout\,
	dataf => \ALT_INV_rtl~193_combout\,
	combout => \dcc|Selector1~11_combout\);

-- Location: LABCELL_X31_Y3_N21
\dcc|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~0_combout\ = ( \dcc|Selector1~11_combout\ & ( (!\dcc|Selector1~10_combout\ & (!\dcc|drawState\(3) & !\dcc|Selector1~12_combout\)) ) ) # ( !\dcc|Selector1~11_combout\ & ( (!\dcc|Selector1~12_combout\) # ((\dcc|drawState\(3) & 
-- !\rtl~192_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110000111100111111000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector1~10_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_Selector1~12_combout\,
	datad => \ALT_INV_rtl~192_combout\,
	dataf => \dcc|ALT_INV_Selector1~11_combout\,
	combout => \dcc|Selector1~0_combout\);

-- Location: LABCELL_X35_Y2_N48
\rtl~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~194_combout\ = ( \dcc|drawState\(5) & ( (\rc1|q\(133) & !\dcc|drawState\(4)) ) ) # ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & (\rc1|q\(37))) # (\dcc|drawState\(4) & ((\rc1|q\(85)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(37),
	datab => \rc1|ALT_INV_q\(133),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(85),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~194_combout\);

-- Location: LABCELL_X31_Y3_N42
\dcc|Selector1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~14_combout\ = ( \rtl~196_combout\ & ( \rtl~194_combout\ & ( (!\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\)))) # (\dcc|drawState\(0) & (((\dcc|drawState\(3) & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\))) ) ) ) # ( 
-- !\rtl~196_combout\ & ( \rtl~194_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))) ) ) ) # ( \rtl~196_combout\ & ( !\rtl~194_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(0) & 
-- (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))))) # (\dcc|drawState\(3) & (\dcc|drawState\(0) & (\dcc|Selector0~0_combout\))) ) ) ) # ( !\rtl~196_combout\ & ( !\rtl~194_combout\ & ( (!\dcc|drawState\(3) & 
-- ((!\dcc|drawState\(0) & (\dcc|Selector0~0_combout\)) # (\dcc|drawState\(0) & ((\dcc|Selector2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010010010101100001100001111110000110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(3),
	datab => \dcc|ALT_INV_drawState\(0),
	datac => \dcc|ALT_INV_Selector0~0_combout\,
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	datae => \ALT_INV_rtl~196_combout\,
	dataf => \ALT_INV_rtl~194_combout\,
	combout => \dcc|Selector1~14_combout\);

-- Location: LABCELL_X35_Y4_N15
\dcc|Selector1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~13_combout\ = ( \rc1|q\(109) & ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4)) # (\rc1|q\(157)) ) ) ) # ( !\rc1|q\(109) & ( \dcc|drawState\(5) & ( (\dcc|drawState\(4) & \rc1|q\(157)) ) ) ) # ( \rc1|q\(109) & ( !\dcc|drawState\(5) & ( 
-- (!\dcc|drawState\(4) & ((\rc1|q\(120)))) # (\dcc|drawState\(4) & (\rc1|q\(61))) ) ) ) # ( !\rc1|q\(109) & ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & ((\rc1|q\(120)))) # (\dcc|drawState\(4) & (\rc1|q\(61))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(61),
	datac => \rc1|ALT_INV_q\(120),
	datad => \rc1|ALT_INV_q\(157),
	datae => \rc1|ALT_INV_q\(109),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|Selector1~13_combout\);

-- Location: LABCELL_X36_Y1_N15
\rtl~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~67_combout\ = ( \dcc|drawState\(4) & ( \rc1|q\(16) & ( (!\dcc|drawState\(5) & (\rc1|q\(64))) # (\dcc|drawState\(5) & ((\rc1|q\(160)))) ) ) ) # ( !\dcc|drawState\(4) & ( \rc1|q\(16) & ( (!\dcc|drawState\(5)) # (\rc1|q\(112)) ) ) ) # ( 
-- \dcc|drawState\(4) & ( !\rc1|q\(16) & ( (!\dcc|drawState\(5) & (\rc1|q\(64))) # (\dcc|drawState\(5) & ((\rc1|q\(160)))) ) ) ) # ( !\dcc|drawState\(4) & ( !\rc1|q\(16) & ( (\dcc|drawState\(5) & \rc1|q\(112)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(64),
	datab => \rc1|ALT_INV_q\(160),
	datac => \dcc|ALT_INV_drawState\(5),
	datad => \rc1|ALT_INV_q\(112),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \rc1|ALT_INV_q\(16),
	combout => \rtl~67_combout\);

-- Location: LABCELL_X35_Y3_N45
\dcc|Selector1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~15_combout\ = ( \rtl~66_combout\ & ( \rtl~67_combout\ & ( (!\dcc|drawState\(0) & (((\dcc|Selector2~0_combout\)))) # (\dcc|drawState\(0) & (!\dcc|drawState\(3) & (\dcc|Selector0~0_combout\))) ) ) ) # ( !\rtl~66_combout\ & ( \rtl~67_combout\ 
-- & ( (!\dcc|drawState\(0) & (\dcc|drawState\(3) & ((\dcc|Selector2~0_combout\)))) # (\dcc|drawState\(0) & (!\dcc|drawState\(3) & (\dcc|Selector0~0_combout\))) ) ) ) # ( \rtl~66_combout\ & ( !\rtl~67_combout\ & ( (!\dcc|drawState\(0) & 
-- \dcc|Selector2~0_combout\) ) ) ) # ( !\rtl~66_combout\ & ( !\rtl~67_combout\ & ( (!\dcc|drawState\(0) & (\dcc|drawState\(3) & \dcc|Selector2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000001010101000000100001001100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_Selector0~0_combout\,
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	datae => \ALT_INV_rtl~66_combout\,
	dataf => \ALT_INV_rtl~67_combout\,
	combout => \dcc|Selector1~15_combout\);

-- Location: LABCELL_X31_Y3_N12
\dcc|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~1_combout\ = ( \dcc|Selector1~13_combout\ & ( \dcc|Selector1~15_combout\ & ( (\dcc|drawState\(3) & (!\rtl~195_combout\ & !\dcc|Selector1~14_combout\)) ) ) ) # ( !\dcc|Selector1~13_combout\ & ( \dcc|Selector1~15_combout\ & ( 
-- (\dcc|drawState\(3) & (!\rtl~195_combout\ & !\dcc|Selector1~14_combout\)) ) ) ) # ( \dcc|Selector1~13_combout\ & ( !\dcc|Selector1~15_combout\ & ( !\dcc|Selector1~14_combout\ ) ) ) # ( !\dcc|Selector1~13_combout\ & ( !\dcc|Selector1~15_combout\ & ( 
-- (!\dcc|drawState\(3)) # (!\dcc|Selector1~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111110000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \ALT_INV_rtl~195_combout\,
	datad => \dcc|ALT_INV_Selector1~14_combout\,
	datae => \dcc|ALT_INV_Selector1~13_combout\,
	dataf => \dcc|ALT_INV_Selector1~15_combout\,
	combout => \dcc|Selector1~1_combout\);

-- Location: LABCELL_X31_Y3_N24
\dcc|Selector1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector1~9_combout\ = ( \dcc|Selector1~0_combout\ & ( \dcc|Selector1~1_combout\ & ( (\dcc|drawState\(1) & ((!\dcc|drawState\(2) & (!\dcc|Selector1~2_combout\)) # (\dcc|drawState\(2) & ((\dcc|Selector1~8_combout\))))) ) ) ) # ( 
-- !\dcc|Selector1~0_combout\ & ( \dcc|Selector1~1_combout\ & ( (!\dcc|drawState\(1) & (!\dcc|drawState\(2))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(2) & (!\dcc|Selector1~2_combout\)) # (\dcc|drawState\(2) & ((\dcc|Selector1~8_combout\))))) ) ) ) # ( 
-- \dcc|Selector1~0_combout\ & ( !\dcc|Selector1~1_combout\ & ( (!\dcc|drawState\(1) & (\dcc|drawState\(2))) # (\dcc|drawState\(1) & ((!\dcc|drawState\(2) & (!\dcc|Selector1~2_combout\)) # (\dcc|drawState\(2) & ((\dcc|Selector1~8_combout\))))) ) ) ) # ( 
-- !\dcc|Selector1~0_combout\ & ( !\dcc|Selector1~1_combout\ & ( (!\dcc|drawState\(1)) # ((!\dcc|drawState\(2) & (!\dcc|Selector1~2_combout\)) # (\dcc|drawState\(2) & ((\dcc|Selector1~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011111011011000100111001111001000110110010100000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(1),
	datab => \dcc|ALT_INV_drawState\(2),
	datac => \dcc|ALT_INV_Selector1~2_combout\,
	datad => \dcc|ALT_INV_Selector1~8_combout\,
	datae => \dcc|ALT_INV_Selector1~0_combout\,
	dataf => \dcc|ALT_INV_Selector1~1_combout\,
	combout => \dcc|Selector1~9_combout\);

-- Location: FF_X31_Y3_N26
\dcc|colour[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|Selector1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|colour\(1));

-- Location: M10K_X26_Y4_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA8005140F03FF000000028000000000000000000000000000000000000000000000000000000000A00001140F03FF000000028000000000000000000000000000000000000000000000000000000000A00000540F030F000000028000000000000000000000000000000000000000000000000000000000AA8000540F030F000000028000000000000000000000000000000000000000000000000000000000AA8005540F03FF0000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y3_N3
\VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2) = ( !\VGA|user_input_translator|Add0~5_sumout\ & ( (\c0|PresentState\(0) & (!\VGA|user_input_translator|Add0~1_sumout\ & !\VGA|writeEn~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c0|ALT_INV_PresentState\(0),
	datac => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	datad => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2));

-- Location: LABCELL_X27_Y5_N33
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2));

-- Location: M10K_X38_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000030002E888000004043807FFFFFC030000000000030002000000000404C807FFFFFC0300000000000300000000000004070807FFFFFC03000000000003000044980000041C080FFFFFFC0300000000000300004C48000004640831FFFFFC03000000000003000045C80000058408C03FFFFC030000000000030000E888000006040B000FFFFC0300000000000300000000000004040E0030FFFC03000000000003000000000000040471C0C03FFC030000000000030000011000000405803B0017FC03000000000003000012A80000040600070060FC03000000000003000012980000041E0018C1801C030000000000030000B90800000461C0603E003",
	mem_init2 => "003000000000003000080000000058031801F00C00300000000000300000000000006000E0060E30003000000000003000001100000060009C1801C0003000000000003000012A8000001C0303E007000030000000000030000129800000038C01E0180000300000000000300003908000000070061C60000030000000000030000000800000000E1803800000300000000000300000000000000001E0060000003000000000003000009000000000003818000000300000000000300001A900000000000760000000300000000000300002A9000000000000C00000003000000000003000099380000000000000000000300000000000300008000000000000",
	mem_init1 => "0000000000300000000000300000000000000000000000000030000000000030000000000000000000000000003000000000003000009100000000000000000000300000000000300001A900000000000000000000300000000000300002AB800000020000000000003000000000003000019000000001020000000000300000000000300000000000000325544603C1283FFFFFFFFFFFF0000000000000015554AA3108A83FFFFFFFFFFFF000000000000002526CAA010998000000000000000000000000000000004A3108A8000000000000000000000000000000000601550800000000000000000000000000000000000180000000000000000000000000",
	mem_init0 => "00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000011A00200000000000000000000000000000000008A150201280000000000000000000000000000009B353188A80000000000000000000000000000008893020998000000000000000000000000000001D3253208A8000000000000000000000000000000000201950800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y5_N42
\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0))) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a8\)))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ & (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (((\VGA|VideoMemory|auto_generated|ram_block1a8\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: M10K_X26_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000020002E888233204043804043804010000000000020002000000000404C804040F0401000000000002000000000000040708040408E401000000000002000044987272041C080E04081C0100000000000200004C4825250464083FC4080401000000000002000045C82525058408FFFC0804010000000000020000E888323206040BFFFF08040100000000000200000000000004040FFFFFC8040100000000000200000000000004047FFFFFF804010000000000020000011022720405FFFFFFFF0401000000000002000012A855250407FFFFFFFFE401000000000002000012985525041FFFFFFFFFFC010000000000020000B9082232047FFFFFFFFFF",
	mem_init2 => "00100000000000200008000000005FFFFFFFFFFC00100000000000200000000000007FFFFFFFFFF000100000000000200000110772207FFFFFFFFFC0001000000000002000012A8225501FFFFFFFFF00001000000000002000012982255003FFFFFFF8000010000000000020000390833220007FFFFFE0000010000000000020000000800000000FFFFF800000100000000000200000000000000001FFFE0000001000000000002000009002722000003FF8000000100000000000200001A9052550000007E0000000100000000000200002A9052550000000C00000001000000000002000099382322000000000000000100000000000200008000000000000",
	mem_init1 => "0000000000100000000000200000000000000000000000000010000000000020000000072220000000000000001000000000002000009102555000000000000000100000000000200001A902555000000000000000100000000000200002AB83222000000000000000100000000000200001900000000000000000000010000000000020000000000000000000000000001FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000C976FB8A800000000000000000000000000000009442AA0A800000000000000000000000000000009562AB86800000000000000000000000000000009442888",
	mem_init0 => "000000000000000000000000000000000C8768B8080000000000000000000000000000000000000000000000000000000000000000000000000420000000000000000000000000000000000000044B9010000000000000000000000000000000000448892AA000000000000000000000000000000004288AAAA000000000000000000000000000000004209AAAA00000000000000000000000000000000E488A914000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000001800C0000000000000000000000000000000000018C0C0000000000000000000000000000000000218C0C000000000000000000000000000000000040000C0000000000000000000000000000000000000000000000000000000000000000000000000007800000000000000000000000000000000000000786070000000000000000000000000000000001E18707000001FFFFFFFFFFFE0000000000000061E19998C606010000000000020000000000000060679998C606010000000000020000000000000060619818C606010000000000020000000000000060619818C606010000000000020002A44822770061E",
	mem_init2 => "79818DE3E010000000000020002AA58552201F9E798071E3E0100000000000200026A88552201F8001F8700C6010000000000020017041022330000001F8000C601000000000002001000000000000000000000C6010000000000020000000000000000000000007E010000000000020002A44877270000000000007E010000000000020002AA582252000000000000000100000000000200026A882252000000000000000100000000000200070410332300000000000000010000000000020000000000000000000000000001000000000002000000000000000000000000000100000000000200015A90272700000000000000010000000000020000CBA85",
	mem_init1 => "252000000000000000100000000000200015A985252000000000000000100000000000200044108232300000000000000010000000000020004000000000000000000000001000000000002000000000000000000030000000100000000000200015A9072270000001CE00000010000000000020000CBA82552000000641C00000100000000000200015A9825520000018407800001000000000002000041083223000006040460000100000000000200000000000000003804041C000100000000000200000C0000000000C804040B800100000000000200055088222700030804040870010000000000020004D8885552001C080404080C010000000000020",
	mem_init0 => "004542855520064081F04080401000000000002002E0898222301840864E4080401000000000002002000000000060409841C08040100000000000200000C00000004040E040788040100000000000200055088777204041804047804010000000000020004D888222504046804040F0401000000000002000454282225040588040408E401000000000002000E089833320406080404081C01000000000002000000000000041C0806040804010000000000020000000000000464081DC4080401000000000002000044982772058408643C08040100000000000200004C4852250604098407080401000000000002000045C8522504040E0404C8040100000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y5_N36
\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\)))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: LABCELL_X31_Y5_N45
\c1|Mux90~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux90~2_combout\ = ( \SW[3]~input_o\ & ( (!\SW[0]~input_o\ & \SW[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \c1|Mux90~2_combout\);

-- Location: LABCELL_X37_Y4_N18
\c1|Mux77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux77~0_combout\ = ( \rc1|q\(84) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ $ (\SW[0]~input_o\)) # (\SW[2]~input_o\))) # (\SW[1]~input_o\ & ((!\SW[2]~input_o\ $ (!\SW[0]~input_o\)) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010111011110111101011101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(84),
	combout => \c1|Mux77~0_combout\);

-- Location: LABCELL_X33_Y5_N15
\c1|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux32~0_combout\ = ( \rc1|q\(129) & ( (!\SW[3]~input_o\ & ((!\SW[0]~input_o\ & ((!\SW[2]~input_o\) # (\SW[1]~input_o\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # (\SW[2]~input_o\))))) # (\SW[3]~input_o\ & ((!\SW[0]~input_o\ $ (\SW[1]~input_o\)) # 
-- (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101001011111111110100101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(129),
	combout => \c1|Mux32~0_combout\);

-- Location: MLABCELL_X34_Y5_N57
\c1|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux44~0_combout\ = ( \rc1|q\(117) & ( (!\SW[2]~input_o\ $ (((\SW[0]~input_o\ & \SW[1]~input_o\)))) # (\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111100111111100111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(117),
	combout => \c1|Mux44~0_combout\);

-- Location: LABCELL_X33_Y5_N57
\c1|Mux98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux98~0_combout\ = ( \rc1|q\(117) & ( (!\SW[3]~input_o\ & ((\rc1|q\(9)) # (\SW[1]~input_o\))) ) ) # ( !\rc1|q\(117) & ( (!\SW[3]~input_o\ & (!\SW[1]~input_o\ & \rc1|q\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(9),
	dataf => \rc1|ALT_INV_q\(117),
	combout => \c1|Mux98~0_combout\);

-- Location: LABCELL_X37_Y4_N27
\c1|Mux86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux86~0_combout\ = ( \rc1|q\(102) & ( (\SW[2]~input_o\ & (!\SW[0]~input_o\ & ((!\SW[3]~input_o\) # (\rc1|q\(63))))) ) ) # ( !\rc1|q\(102) & ( (\SW[2]~input_o\ & (!\SW[0]~input_o\ & (\SW[3]~input_o\ & \rc1|q\(63)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010001000000010001000100000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(63),
	dataf => \rc1|ALT_INV_q\(102),
	combout => \c1|Mux86~0_combout\);

-- Location: LABCELL_X37_Y4_N30
\c1|Mux86~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux86~1_combout\ = ( \rc1|q\(69) & ( (!\SW[2]~input_o\ & ((!\SW[3]~input_o\ & ((\rc1|q\(48)))) # (\SW[3]~input_o\ & (\SW[0]~input_o\)))) ) ) # ( !\rc1|q\(69) & ( (!\SW[3]~input_o\ & (\rc1|q\(48) & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000011011000000000001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(48),
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(69),
	combout => \c1|Mux86~1_combout\);

-- Location: LABCELL_X37_Y4_N48
\c1|Mux86~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux86~2_combout\ = ( \rc1|q\(75) & ( \c1|Mux86~1_combout\ & ( (!\c1|Mux84~0_combout\) # (\c1|cubeout[111]~23_combout\) ) ) ) # ( !\rc1|q\(75) & ( \c1|Mux86~1_combout\ & ( \c1|cubeout[111]~23_combout\ ) ) ) # ( \rc1|q\(75) & ( !\c1|Mux86~1_combout\ & ( 
-- (!\c1|Mux84~0_combout\) # ((\c1|Mux86~0_combout\ & \c1|cubeout[111]~23_combout\)) ) ) ) # ( !\rc1|q\(75) & ( !\c1|Mux86~1_combout\ & ( (\c1|Mux86~0_combout\ & \c1|cubeout[111]~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111100001111010100000000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux86~0_combout\,
	datac => \c1|ALT_INV_Mux84~0_combout\,
	datad => \c1|ALT_INV_cubeout[111]~23_combout\,
	datae => \rc1|ALT_INV_q\(75),
	dataf => \c1|ALT_INV_Mux86~1_combout\,
	combout => \c1|Mux86~2_combout\);

-- Location: FF_X37_Y4_N50
\c1|cubeout[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux86~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(75));

-- Location: LABCELL_X37_Y4_N0
\rc1|q~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~69_combout\ = ( \c1|cubeout\(75) ) # ( !\c1|cubeout\(75) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(75),
	combout => \rc1|q~69_combout\);

-- Location: FF_X37_Y4_N2
\rc1|q[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~69_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(75));

-- Location: LABCELL_X33_Y5_N42
\c1|Mux131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux131~0_combout\ = ( \rc1|q\(156) & ( \rc1|q\(42) & ( ((!\SW[2]~input_o\ & ((\rc1|q\(57)))) # (\SW[2]~input_o\ & (\rc1|q\(36)))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(156) & ( \rc1|q\(42) & ( (!\SW[2]~input_o\ & (((\rc1|q\(57) & !\SW[1]~input_o\)))) 
-- # (\SW[2]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(36)))) ) ) ) # ( \rc1|q\(156) & ( !\rc1|q\(42) & ( (!\SW[2]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(57))))) # (\SW[2]~input_o\ & (\rc1|q\(36) & ((!\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(156) & ( 
-- !\rc1|q\(42) & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & ((\rc1|q\(57)))) # (\SW[2]~input_o\ & (\rc1|q\(36))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(36),
	datab => \rc1|ALT_INV_q\(57),
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(156),
	dataf => \rc1|ALT_INV_q\(42),
	combout => \c1|Mux131~0_combout\);

-- Location: LABCELL_X33_Y5_N12
\c1|Mux131~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux131~1_combout\ = ( \c1|Mux131~0_combout\ & ( ((!\SW[3]~input_o\ & \c1|cubeout[145]~26_combout\)) # (\rc1|q\(30)) ) ) # ( !\c1|Mux131~0_combout\ & ( (\rc1|q\(30) & ((!\c1|cubeout[145]~26_combout\) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000011110000010100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(30),
	datad => \c1|ALT_INV_cubeout[145]~26_combout\,
	dataf => \c1|ALT_INV_Mux131~0_combout\,
	combout => \c1|Mux131~1_combout\);

-- Location: FF_X33_Y5_N14
\c1|cubeout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux131~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(30));

-- Location: LABCELL_X33_Y5_N24
\rc1|q~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~79_combout\ = ( \c1|cubeout\(30) ) # ( !\c1|cubeout\(30) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(30),
	combout => \rc1|q~79_combout\);

-- Location: FF_X33_Y5_N26
\rc1|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~79_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(30));

-- Location: LABCELL_X37_Y5_N24
\c1|Mux104~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux104~0_combout\ = ( \rc1|q\(30) & ( \rc1|q\(69) & ( ((\SW[3]~input_o\) # (\rc1|q\(84))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(30) & ( \rc1|q\(69) & ( ((!\SW[1]~input_o\ & \rc1|q\(84))) # (\SW[3]~input_o\) ) ) ) # ( \rc1|q\(30) & ( !\rc1|q\(69) & ( 
-- (!\SW[3]~input_o\ & ((\rc1|q\(84)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(30) & ( !\rc1|q\(69) & ( (!\SW[1]~input_o\ & (\rc1|q\(84) & !\SW[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000011101110000000000100010111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \rc1|ALT_INV_q\(84),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \rc1|ALT_INV_q\(30),
	dataf => \rc1|ALT_INV_q\(69),
	combout => \c1|Mux104~0_combout\);

-- Location: LABCELL_X36_Y4_N24
\c1|Mux104~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux104~1_combout\ = ( \c1|cubeout[57]~22_combout\ & ( \rc1|q\(57) & ( (!\c1|cubeout[47]~1_combout\ & (((\c1|Mux104~0_combout\)))) # (\c1|cubeout[47]~1_combout\ & ((!\SW[0]~input_o\) # ((\rc1|q\(63))))) ) ) ) # ( !\c1|cubeout[57]~22_combout\ & ( 
-- \rc1|q\(57) ) ) # ( \c1|cubeout[57]~22_combout\ & ( !\rc1|q\(57) & ( (!\c1|cubeout[47]~1_combout\ & (((\c1|Mux104~0_combout\)))) # (\c1|cubeout[47]~1_combout\ & (\SW[0]~input_o\ & ((\rc1|q\(63))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100001101111111111111111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~1_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \c1|ALT_INV_Mux104~0_combout\,
	datad => \rc1|ALT_INV_q\(63),
	datae => \c1|ALT_INV_cubeout[57]~22_combout\,
	dataf => \rc1|ALT_INV_q\(57),
	combout => \c1|Mux104~1_combout\);

-- Location: FF_X36_Y4_N26
\c1|cubeout[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux104~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(57));

-- Location: LABCELL_X36_Y4_N15
\rc1|q~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~63_combout\ = ( \c1|cubeout\(57) ) # ( !\c1|cubeout\(57) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(57),
	combout => \rc1|q~63_combout\);

-- Location: FF_X36_Y4_N17
\rc1|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~63_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(57));

-- Location: LABCELL_X33_Y5_N0
\c1|Mux98~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux98~1_combout\ = ( \rc1|q\(57) & ( (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\SW[0]~input_o\ & \rc1|q\(75))) # (\SW[2]~input_o\ & (!\SW[0]~input_o\)))) ) ) # ( !\rc1|q\(57) & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\ & (\rc1|q\(75) & \SW[3]~input_o\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000010001100000000001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(75),
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(57),
	combout => \c1|Mux98~1_combout\);

-- Location: MLABCELL_X34_Y5_N24
\c1|Mux98~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux98~2_combout\ = ( \c1|Mux98~1_combout\ & ( ((!\c1|Mux117~0_combout\ & \rc1|q\(63))) # (\c1|cubeout[63]~29_combout\) ) ) # ( !\c1|Mux98~1_combout\ & ( (!\c1|Mux117~0_combout\ & (((\c1|cubeout[63]~29_combout\ & \c1|Mux98~0_combout\)) # 
-- (\rc1|q\(63)))) # (\c1|Mux117~0_combout\ & (((\c1|cubeout[63]~29_combout\ & \c1|Mux98~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101111001000100010111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux117~0_combout\,
	datab => \rc1|ALT_INV_q\(63),
	datac => \c1|ALT_INV_cubeout[63]~29_combout\,
	datad => \c1|ALT_INV_Mux98~0_combout\,
	dataf => \c1|ALT_INV_Mux98~1_combout\,
	combout => \c1|Mux98~2_combout\);

-- Location: FF_X34_Y5_N26
\c1|cubeout[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux98~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(63));

-- Location: MLABCELL_X34_Y5_N15
\rc1|q~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~65_combout\ = ( \c1|cubeout\(63) ) # ( !\c1|cubeout\(63) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(63),
	combout => \rc1|q~65_combout\);

-- Location: FF_X34_Y5_N17
\rc1|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~65_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(63));

-- Location: LABCELL_X35_Y5_N36
\c1|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux44~1_combout\ = ( \rc1|q\(63) & ( \rc1|q\(144) & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\ & ((\rc1|q\(129))))) # (\SW[2]~input_o\ & (((\SW[1]~input_o\)) # (\SW[0]~input_o\))) ) ) ) # ( !\rc1|q\(63) & ( \rc1|q\(144) & ( (!\SW[2]~input_o\ & 
-- (\SW[0]~input_o\ & ((\rc1|q\(129))))) # (\SW[2]~input_o\ & (((\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(63) & ( !\rc1|q\(144) & ( (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & ((\rc1|q\(129)))) # (\SW[2]~input_o\ & (!\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(63) & ( 
-- !\rc1|q\(144) & ( (!\SW[2]~input_o\ & (\SW[0]~input_o\ & \rc1|q\(129))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000100000011001000000101001001110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(129),
	datae => \rc1|ALT_INV_q\(63),
	dataf => \rc1|ALT_INV_q\(144),
	combout => \c1|Mux44~1_combout\);

-- Location: MLABCELL_X34_Y5_N0
\c1|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux44~2_combout\ = ( \rc1|q\(111) & ( \c1|Mux44~1_combout\ & ( (\c1|cubeout[119]~4_combout\) # (\c1|Mux44~0_combout\) ) ) ) # ( !\rc1|q\(111) & ( \c1|Mux44~1_combout\ & ( (\c1|cubeout[119]~4_combout\) # (\c1|Mux44~0_combout\) ) ) ) # ( \rc1|q\(111) & 
-- ( !\c1|Mux44~1_combout\ & ( ((\c1|cubeout[119]~5_combout\ & \c1|cubeout[119]~4_combout\)) # (\c1|Mux44~0_combout\) ) ) ) # ( !\rc1|q\(111) & ( !\c1|Mux44~1_combout\ & ( \c1|Mux44~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_Mux44~0_combout\,
	datac => \c1|ALT_INV_cubeout[119]~5_combout\,
	datad => \c1|ALT_INV_cubeout[119]~4_combout\,
	datae => \rc1|ALT_INV_q\(111),
	dataf => \c1|ALT_INV_Mux44~1_combout\,
	combout => \c1|Mux44~2_combout\);

-- Location: FF_X34_Y5_N2
\c1|cubeout[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux44~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(117));

-- Location: MLABCELL_X34_Y5_N51
\rc1|q~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~68_combout\ = ( \KEY[3]~input_o\ & ( \c1|cubeout\(117) ) ) # ( !\KEY[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c1|ALT_INV_cubeout\(117),
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \rc1|q~68_combout\);

-- Location: FF_X34_Y5_N53
\rc1|q[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~68_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(117));

-- Location: MLABCELL_X34_Y5_N6
\c1|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux32~1_combout\ = ( \rc1|q\(117) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & ((\rc1|q\(123)))) # (\SW[2]~input_o\ & (!\SW[0]~input_o\)))) ) ) # ( !\rc1|q\(117) & ( (!\SW[3]~input_o\ & (\rc1|q\(123) & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100100010000000110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(123),
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(117),
	combout => \c1|Mux32~1_combout\);

-- Location: MLABCELL_X34_Y5_N42
\c1|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux32~2_combout\ = ( !\SW[1]~input_o\ & ( ((!\c1|cubeout[130]~32_combout\ & (((\SW[3]~input_o\ & \rc1|q\(36))) # (\c1|Mux32~1_combout\)))) # (\c1|Mux32~0_combout\) ) ) # ( \SW[1]~input_o\ & ( ((!\c1|cubeout[130]~32_combout\ & (((\SW[3]~input_o\ & 
-- \rc1|q\(96))) # (\c1|Mux32~1_combout\)))) # (\c1|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001011111111000000101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[130]~32_combout\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(96),
	datad => \c1|ALT_INV_Mux32~0_combout\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \c1|ALT_INV_Mux32~1_combout\,
	datag => \rc1|ALT_INV_q\(36),
	combout => \c1|Mux32~2_combout\);

-- Location: FF_X34_Y5_N44
\c1|cubeout[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux32~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(129));

-- Location: MLABCELL_X34_Y5_N33
\rc1|q~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~75_combout\ = ( \c1|cubeout\(129) ) # ( !\c1|cubeout\(129) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(129),
	combout => \rc1|q~75_combout\);

-- Location: FF_X34_Y5_N35
\rc1|q[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~75_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(129));

-- Location: LABCELL_X33_Y5_N27
\c1|Mux125~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux125~0_combout\ = ( \rc1|q\(30) & ( (\SW[1]~input_o\ & ((!\SW[3]~input_o\) # (\rc1|q\(129)))) ) ) # ( !\rc1|q\(30) & ( (\rc1|q\(129) & (\SW[1]~input_o\ & \SW[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(129),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(30),
	combout => \c1|Mux125~0_combout\);

-- Location: LABCELL_X36_Y5_N12
\c1|Mux125~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux125~1_combout\ = ( !\SW[3]~input_o\ & ( (!\c1|cubeout[145]~6_combout\ & ((((!\SW[1]~input_o\ & \rc1|q\(48))) # (\c1|Mux125~0_combout\)))) # (\c1|cubeout[145]~6_combout\ & (\rc1|q\(36))) ) ) # ( \SW[3]~input_o\ & ( (!\c1|cubeout[145]~6_combout\ & 
-- ((((!\SW[1]~input_o\ & \rc1|q\(3))) # (\c1|Mux125~0_combout\)))) # (\c1|cubeout[145]~6_combout\ & (\rc1|q\(36))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001010101000011000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(36),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(3),
	datad => \c1|ALT_INV_cubeout[145]~6_combout\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \c1|ALT_INV_Mux125~0_combout\,
	datag => \rc1|ALT_INV_q\(48),
	combout => \c1|Mux125~1_combout\);

-- Location: FF_X36_Y5_N14
\c1|cubeout[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(36));

-- Location: LABCELL_X36_Y5_N21
\rc1|q~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~72_combout\ = ( \c1|cubeout\(36) ) # ( !\c1|cubeout\(36) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(36),
	combout => \rc1|q~72_combout\);

-- Location: FF_X36_Y5_N23
\rc1|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~72_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(36));

-- Location: LABCELL_X35_Y5_N12
\c1|Mux158~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux158~0_combout\ = ( \rc1|q\(36) & ( \rc1|q\(96) & ( ((!\SW[1]~input_o\ & ((\rc1|q\(9)))) # (\SW[1]~input_o\ & (\rc1|q\(15)))) # (\SW[3]~input_o\) ) ) ) # ( !\rc1|q\(36) & ( \rc1|q\(96) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(9)))) # 
-- (\SW[1]~input_o\ & (\rc1|q\(15))))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(36) & ( !\rc1|q\(96) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(9)))) # (\SW[1]~input_o\ & (\rc1|q\(15))))) # (\SW[3]~input_o\ & 
-- (((\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(36) & ( !\rc1|q\(96) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(9)))) # (\SW[1]~input_o\ & (\rc1|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \rc1|ALT_INV_q\(15),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(9),
	datae => \rc1|ALT_INV_q\(36),
	dataf => \rc1|ALT_INV_q\(96),
	combout => \c1|Mux158~0_combout\);

-- Location: LABCELL_X35_Y5_N6
\c1|Mux158~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux158~1_combout\ = ( \c1|Mux158~0_combout\ & ( (!\c1|cubeout[158]~14_combout\) # (\rc1|q\(3)) ) ) # ( !\c1|Mux158~0_combout\ & ( (\rc1|q\(3) & \c1|cubeout[158]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(3),
	datad => \c1|ALT_INV_cubeout[158]~14_combout\,
	dataf => \c1|ALT_INV_Mux158~0_combout\,
	combout => \c1|Mux158~1_combout\);

-- Location: FF_X35_Y5_N8
\c1|cubeout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux158~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(3));

-- Location: FF_X34_Y4_N56
\rc1|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(3),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(3));

-- Location: LABCELL_X35_Y5_N0
\c1|Mux65~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux65~1_combout\ = ( \rc1|q\(129) & ( \rc1|q\(84) & ( (!\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\SW[0]~input_o\))) # (\SW[3]~input_o\ & (\rc1|q\(3))))) ) ) ) # ( !\rc1|q\(129) & ( \rc1|q\(84) & ( 
-- (!\SW[3]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (\SW[1]~input_o\ & (\rc1|q\(3)))) ) ) ) # ( \rc1|q\(129) & ( !\rc1|q\(84) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\SW[0]~input_o\))) # (\SW[1]~input_o\ & (\rc1|q\(3))))) ) ) ) # ( 
-- !\rc1|q\(129) & ( !\rc1|q\(84) & ( (\SW[1]~input_o\ & (\SW[3]~input_o\ & \rc1|q\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010010001100000001110011010000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \rc1|ALT_INV_q\(3),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(129),
	dataf => \rc1|ALT_INV_q\(84),
	combout => \c1|Mux65~1_combout\);

-- Location: LABCELL_X35_Y5_N48
\c1|Mux65~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux65~0_combout\ = ( \rc1|q\(96) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((!\SW[1]~input_o\) # (!\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (((\SW[1]~input_o\ & \SW[0]~input_o\)) # (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101111011011101110111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(96),
	combout => \c1|Mux65~0_combout\);

-- Location: LABCELL_X35_Y5_N9
\c1|Mux65~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux65~2_combout\ = ( \c1|Mux65~0_combout\ ) # ( !\c1|Mux65~0_combout\ & ( (\c1|cubeout[152]~2_combout\ & (((\c1|cubeout[152]~3_combout\ & \rc1|q\(102))) # (\c1|Mux65~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010101000000010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[152]~2_combout\,
	datab => \c1|ALT_INV_cubeout[152]~3_combout\,
	datac => \rc1|ALT_INV_q\(102),
	datad => \c1|ALT_INV_Mux65~1_combout\,
	dataf => \c1|ALT_INV_Mux65~0_combout\,
	combout => \c1|Mux65~2_combout\);

-- Location: FF_X35_Y5_N10
\c1|cubeout[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux65~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(96));

-- Location: FF_X35_Y5_N41
\rc1|q[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(96),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(96));

-- Location: LABCELL_X37_Y5_N48
\c1|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux59~0_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(75) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # (\rc1|q\(96)))) ) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(75) & ( (!\SW[3]~input_o\ & (\SW[2]~input_o\ & ((\rc1|q\(96))))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(90))))) ) ) ) # ( \SW[0]~input_o\ & ( !\rc1|q\(75) & ( (\SW[2]~input_o\ & (\rc1|q\(96) & !\SW[3]~input_o\)) ) ) ) # ( !\SW[0]~input_o\ & ( !\rc1|q\(75) & ( (!\SW[3]~input_o\ & (\SW[2]~input_o\ & ((\rc1|q\(96))))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(90))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010000000000000101001100111010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \rc1|ALT_INV_q\(90),
	datac => \rc1|ALT_INV_q\(96),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(75),
	combout => \c1|Mux59~0_combout\);

-- Location: LABCELL_X35_Y5_N18
\c1|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux59~1_combout\ = ( \c1|Mux59~0_combout\ & ( \rc1|q\(102) & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & ((!\c1|cubeout[104]~24_combout\) # (\rc1|q\(138))))) ) ) ) # ( !\c1|Mux59~0_combout\ & ( \rc1|q\(102) & ( (!\c1|Mux57~0_combout\) 
-- # ((\c1|cubeout[104]~25_combout\ & (\rc1|q\(138) & \c1|cubeout[104]~24_combout\))) ) ) ) # ( \c1|Mux59~0_combout\ & ( !\rc1|q\(102) & ( (\c1|cubeout[104]~25_combout\ & ((!\c1|cubeout[104]~24_combout\) # (\rc1|q\(138)))) ) ) ) # ( !\c1|Mux59~0_combout\ & ( 
-- !\rc1|q\(102) & ( (\c1|cubeout[104]~25_combout\ & (\rc1|q\(138) & \c1|cubeout[104]~24_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010100010101000111111111000000011111111101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[104]~25_combout\,
	datab => \rc1|ALT_INV_q\(138),
	datac => \c1|ALT_INV_cubeout[104]~24_combout\,
	datad => \c1|ALT_INV_Mux57~0_combout\,
	datae => \c1|ALT_INV_Mux59~0_combout\,
	dataf => \rc1|ALT_INV_q\(102),
	combout => \c1|Mux59~1_combout\);

-- Location: FF_X35_Y5_N20
\c1|cubeout[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux59~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(102));

-- Location: FF_X35_Y5_N32
\rc1|q[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(102),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(102));

-- Location: LABCELL_X36_Y5_N3
\c1|Mux71~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux71~0_combout\ = ( \SW[2]~input_o\ & ( \rc1|q\(21) & ( (!\SW[0]~input_o\ & (\rc1|q\(111) & (\SW[3]~input_o\))) # (\SW[0]~input_o\ & (((!\SW[3]~input_o\ & \rc1|q\(102))))) ) ) ) # ( !\SW[2]~input_o\ & ( \rc1|q\(21) & ( ((\SW[0]~input_o\ & 
-- \rc1|q\(102))) # (\SW[3]~input_o\) ) ) ) # ( \SW[2]~input_o\ & ( !\rc1|q\(21) & ( (!\SW[0]~input_o\ & (\rc1|q\(111) & (\SW[3]~input_o\))) # (\SW[0]~input_o\ & (((!\SW[3]~input_o\ & \rc1|q\(102))))) ) ) ) # ( !\SW[2]~input_o\ & ( !\rc1|q\(21) & ( 
-- (\SW[0]~input_o\ & (!\SW[3]~input_o\ & \rc1|q\(102))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000100101001000001111010111110000001001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(111),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(102),
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \rc1|ALT_INV_q\(21),
	combout => \c1|Mux71~0_combout\);

-- Location: LABCELL_X35_Y5_N54
\c1|Mux71~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux71~1_combout\ = ( \c1|Mux71~0_combout\ & ( \rc1|q\(90) & ( (!\c1|Mux69~0_combout\) # ((\c1|cubeout[70]~21_combout\ & ((!\c1|cubeout[70]~20_combout\) # (\rc1|q\(84))))) ) ) ) # ( !\c1|Mux71~0_combout\ & ( \rc1|q\(90) & ( (!\c1|Mux69~0_combout\) # 
-- ((\c1|cubeout[70]~21_combout\ & (\rc1|q\(84) & \c1|cubeout[70]~20_combout\))) ) ) ) # ( \c1|Mux71~0_combout\ & ( !\rc1|q\(90) & ( (\c1|cubeout[70]~21_combout\ & ((!\c1|cubeout[70]~20_combout\) # (\rc1|q\(84)))) ) ) ) # ( !\c1|Mux71~0_combout\ & ( 
-- !\rc1|q\(90) & ( (\c1|cubeout[70]~21_combout\ & (\rc1|q\(84) & \c1|cubeout[70]~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001010101010001000111110000111100011111010111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[70]~21_combout\,
	datab => \rc1|ALT_INV_q\(84),
	datac => \c1|ALT_INV_Mux69~0_combout\,
	datad => \c1|ALT_INV_cubeout[70]~20_combout\,
	datae => \c1|ALT_INV_Mux71~0_combout\,
	dataf => \rc1|ALT_INV_q\(90),
	combout => \c1|Mux71~1_combout\);

-- Location: FF_X35_Y5_N56
\c1|cubeout[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux71~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(90));

-- Location: FF_X35_Y5_N17
\rc1|q[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(90),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(90));

-- Location: LABCELL_X37_Y5_N0
\c1|Mux77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux77~1_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(57) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # (\rc1|q\(90)))) ) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(57) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\) # ((\rc1|q\(90))))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(96))))) ) ) ) # ( \SW[0]~input_o\ & ( !\rc1|q\(57) & ( (\SW[2]~input_o\ & (\rc1|q\(90) & !\SW[3]~input_o\)) ) ) ) # ( !\SW[0]~input_o\ & ( !\rc1|q\(57) & ( (!\SW[3]~input_o\ & (\SW[2]~input_o\ & (\rc1|q\(90)))) # (\SW[3]~input_o\ & 
-- (((\rc1|q\(96))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000000010111011000011111011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \rc1|ALT_INV_q\(90),
	datac => \rc1|ALT_INV_q\(96),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(57),
	combout => \c1|Mux77~1_combout\);

-- Location: LABCELL_X36_Y4_N54
\c1|Mux77~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux77~2_combout\ = ( \c1|cubeout[86]~28_combout\ & ( \c1|Mux77~1_combout\ & ( (!\c1|cubeout[47]~27_combout\) # ((\c1|Mux77~0_combout\) # (\rc1|q\(156))) ) ) ) # ( !\c1|cubeout[86]~28_combout\ & ( \c1|Mux77~1_combout\ & ( \c1|Mux77~0_combout\ ) ) ) # ( 
-- \c1|cubeout[86]~28_combout\ & ( !\c1|Mux77~1_combout\ & ( ((\c1|cubeout[47]~27_combout\ & \rc1|q\(156))) # (\c1|Mux77~0_combout\) ) ) ) # ( !\c1|cubeout[86]~28_combout\ & ( !\c1|Mux77~1_combout\ & ( \c1|Mux77~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000111111111100000000111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_cubeout[47]~27_combout\,
	datac => \rc1|ALT_INV_q\(156),
	datad => \c1|ALT_INV_Mux77~0_combout\,
	datae => \c1|ALT_INV_cubeout[86]~28_combout\,
	dataf => \c1|ALT_INV_Mux77~1_combout\,
	combout => \c1|Mux77~2_combout\);

-- Location: FF_X36_Y4_N56
\c1|cubeout[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux77~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(84));

-- Location: FF_X36_Y4_N23
\rc1|q[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(84),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(84));

-- Location: MLABCELL_X39_Y4_N0
\c1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux5~0_combout\ = ( \SW[1]~input_o\ & ( \rc1|q\(144) & ( (\SW[3]~input_o\) # (\rc1|q\(84)) ) ) ) # ( \SW[1]~input_o\ & ( !\rc1|q\(144) & ( (\rc1|q\(84) & !\SW[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(84),
	datab => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(144),
	combout => \c1|Mux5~0_combout\);

-- Location: MLABCELL_X39_Y4_N45
\c1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux5~1_combout\ = ( !\SW[3]~input_o\ & ( (!\c1|cubeout[158]~14_combout\ & ((((!\SW[1]~input_o\ & \rc1|q\(30))) # (\c1|Mux5~0_combout\)))) # (\c1|cubeout[158]~14_combout\ & ((((\rc1|q\(156)))))) ) ) # ( \SW[3]~input_o\ & ( 
-- (!\c1|cubeout[158]~14_combout\ & ((((!\SW[1]~input_o\ & \rc1|q\(150))) # (\c1|Mux5~0_combout\)))) # (\c1|cubeout[158]~14_combout\ & ((((\rc1|q\(156)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_cubeout[158]~14_combout\,
	datac => \rc1|ALT_INV_q\(150),
	datad => \rc1|ALT_INV_q\(156),
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \c1|ALT_INV_Mux5~0_combout\,
	datag => \rc1|ALT_INV_q\(30),
	combout => \c1|Mux5~1_combout\);

-- Location: FF_X35_Y4_N23
\c1|cubeout[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	asdata => \c1|Mux5~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(156));

-- Location: FF_X35_Y4_N50
\rc1|q[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(156),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(156));

-- Location: MLABCELL_X34_Y6_N6
\c1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux17~0_combout\ = ( \rc1|q\(9) & ( (\SW[1]~input_o\ & ((!\SW[3]~input_o\) # (\rc1|q\(138)))) ) ) # ( !\rc1|q\(9) & ( (\rc1|q\(138) & (\SW[1]~input_o\ & \SW[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(138),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(9),
	combout => \c1|Mux17~0_combout\);

-- Location: MLABCELL_X34_Y6_N54
\c1|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux17~1_combout\ = ( !\SW[3]~input_o\ & ( (!\c1|cubeout[145]~6_combout\ & ((((!\SW[1]~input_o\ & \rc1|q\(117))) # (\c1|Mux17~0_combout\)))) # (\c1|cubeout[145]~6_combout\ & ((((\rc1|q\(144)))))) ) ) # ( \SW[3]~input_o\ & ( 
-- (!\c1|cubeout[145]~6_combout\ & ((((!\SW[1]~input_o\ & \rc1|q\(156))) # (\c1|Mux17~0_combout\)))) # (\c1|cubeout[145]~6_combout\ & ((((\rc1|q\(144)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000111011000010000011101111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_cubeout[145]~6_combout\,
	datac => \rc1|ALT_INV_q\(156),
	datad => \rc1|ALT_INV_q\(144),
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \c1|ALT_INV_Mux17~0_combout\,
	datag => \rc1|ALT_INV_q\(117),
	combout => \c1|Mux17~1_combout\);

-- Location: FF_X34_Y6_N56
\c1|cubeout[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(144));

-- Location: FF_X34_Y6_N47
\rc1|q[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(144),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(144));

-- Location: LABCELL_X36_Y4_N18
\c1|Mux152~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux152~0_combout\ = ( \rc1|q\(3) & ( \rc1|q\(63) & ( ((!\SW[2]~input_o\ & (\rc1|q\(21))) # (\SW[2]~input_o\ & ((\rc1|q\(144))))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(3) & ( \rc1|q\(63) & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(21))) # 
-- (\SW[2]~input_o\ & ((\rc1|q\(144)))))) # (\SW[1]~input_o\ & (((\SW[2]~input_o\)))) ) ) ) # ( \rc1|q\(3) & ( !\rc1|q\(63) & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(21))) # (\SW[2]~input_o\ & ((\rc1|q\(144)))))) # (\SW[1]~input_o\ & 
-- (((!\SW[2]~input_o\)))) ) ) ) # ( !\rc1|q\(3) & ( !\rc1|q\(63) & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(21))) # (\SW[2]~input_o\ & ((\rc1|q\(144)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(21),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(144),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(3),
	dataf => \rc1|ALT_INV_q\(63),
	combout => \c1|Mux152~0_combout\);

-- Location: LABCELL_X36_Y4_N30
\c1|Mux152~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux152~1_combout\ = ( \c1|Mux152~0_combout\ & ( ((!\SW[3]~input_o\ & \c1|cubeout[145]~26_combout\)) # (\rc1|q\(9)) ) ) # ( !\c1|Mux152~0_combout\ & ( (\rc1|q\(9) & ((!\c1|cubeout[145]~26_combout\) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \c1|ALT_INV_cubeout[145]~26_combout\,
	datac => \rc1|ALT_INV_q\(9),
	dataf => \c1|ALT_INV_Mux152~0_combout\,
	combout => \c1|Mux152~1_combout\);

-- Location: FF_X36_Y4_N32
\c1|cubeout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux152~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(9));

-- Location: FF_X35_Y4_N53
\rc1|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(9),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(9));

-- Location: LABCELL_X35_Y5_N42
\c1|Mux140~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux140~0_combout\ = ( \rc1|q\(9) & ( \rc1|q\(90) & ( ((\rc1|q\(15)) # (\SW[1]~input_o\)) # (\SW[3]~input_o\) ) ) ) # ( !\rc1|q\(9) & ( \rc1|q\(90) & ( ((!\SW[1]~input_o\ & \rc1|q\(15))) # (\SW[3]~input_o\) ) ) ) # ( \rc1|q\(9) & ( !\rc1|q\(90) & ( 
-- (!\SW[3]~input_o\ & ((\rc1|q\(15)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(9) & ( !\rc1|q\(90) & ( (!\SW[3]~input_o\ & (!\SW[1]~input_o\ & \rc1|q\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(15),
	datae => \rc1|ALT_INV_q\(9),
	dataf => \rc1|ALT_INV_q\(90),
	combout => \c1|Mux140~0_combout\);

-- Location: MLABCELL_X34_Y5_N36
\c1|Mux140~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux140~1_combout\ = ( \rc1|q\(21) & ( \c1|cubeout[47]~1_combout\ & ( (!\SW[0]~input_o\) # ((!\c1|cubeout[57]~22_combout\) # (\rc1|q\(42))) ) ) ) # ( !\rc1|q\(21) & ( \c1|cubeout[47]~1_combout\ & ( (\SW[0]~input_o\ & (\rc1|q\(42) & 
-- \c1|cubeout[57]~22_combout\)) ) ) ) # ( \rc1|q\(21) & ( !\c1|cubeout[47]~1_combout\ & ( (!\c1|cubeout[57]~22_combout\) # (\c1|Mux140~0_combout\) ) ) ) # ( !\rc1|q\(21) & ( !\c1|cubeout[47]~1_combout\ & ( (\c1|Mux140~0_combout\ & 
-- \c1|cubeout[57]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100000000000001011111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \c1|ALT_INV_Mux140~0_combout\,
	datac => \rc1|ALT_INV_q\(42),
	datad => \c1|ALT_INV_cubeout[57]~22_combout\,
	datae => \rc1|ALT_INV_q\(21),
	dataf => \c1|ALT_INV_cubeout[47]~1_combout\,
	combout => \c1|Mux140~1_combout\);

-- Location: FF_X34_Y5_N38
\c1|cubeout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux140~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(21));

-- Location: FF_X34_Y5_N56
\rc1|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(21),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(21));

-- Location: LABCELL_X35_Y6_N54
\c1|Mux146~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux146~1_combout\ = ( \rc1|q\(69) & ( \rc1|q\(150) & ( (!\SW[3]~input_o\ & (((\SW[2]~input_o\)) # (\rc1|q\(21)))) # (\SW[3]~input_o\ & (((!\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(69) & ( \rc1|q\(150) & ( (!\SW[3]~input_o\ & (\rc1|q\(21) & 
-- (!\SW[2]~input_o\))) # (\SW[3]~input_o\ & (((!\SW[0]~input_o\)))) ) ) ) # ( \rc1|q\(69) & ( !\rc1|q\(150) & ( (!\SW[3]~input_o\ & ((\SW[2]~input_o\) # (\rc1|q\(21)))) ) ) ) # ( !\rc1|q\(69) & ( !\rc1|q\(150) & ( (\rc1|q\(21) & (!\SW[3]~input_o\ & 
-- !\SW[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011010000000111111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(21),
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(69),
	dataf => \rc1|ALT_INV_q\(150),
	combout => \c1|Mux146~1_combout\);

-- Location: LABCELL_X35_Y6_N39
\c1|Mux146~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux146~0_combout\ = ( \SW[3]~input_o\ & ( \rc1|q\(15) & ( ((\SW[0]~input_o\) # (\SW[2]~input_o\)) # (\SW[1]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( \rc1|q\(15) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\) # (\SW[2]~input_o\))) # (\SW[1]~input_o\ & 
-- (!\SW[2]~input_o\ $ (!\SW[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110110101101100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(15),
	combout => \c1|Mux146~0_combout\);

-- Location: LABCELL_X35_Y6_N21
\c1|Mux146~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux146~2_combout\ = ( \rc1|q\(3) & ( \c1|Mux146~0_combout\ ) ) # ( !\rc1|q\(3) & ( \c1|Mux146~0_combout\ ) ) # ( \rc1|q\(3) & ( !\c1|Mux146~0_combout\ & ( (\c1|cubeout[86]~28_combout\ & ((\c1|cubeout[47]~27_combout\) # (\c1|Mux146~1_combout\))) ) ) ) 
-- # ( !\rc1|q\(3) & ( !\c1|Mux146~0_combout\ & ( (\c1|cubeout[86]~28_combout\ & (\c1|Mux146~1_combout\ & !\c1|cubeout[47]~27_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000101010001010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[86]~28_combout\,
	datab => \c1|ALT_INV_Mux146~1_combout\,
	datac => \c1|ALT_INV_cubeout[47]~27_combout\,
	datae => \rc1|ALT_INV_q\(3),
	dataf => \c1|ALT_INV_Mux146~0_combout\,
	combout => \c1|Mux146~2_combout\);

-- Location: FF_X35_Y6_N23
\c1|cubeout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux146~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(15));

-- Location: FF_X35_Y6_N32
\rc1|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(15),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(15));

-- Location: LABCELL_X37_Y5_N12
\c1|Mux92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux92~0_combout\ = ( \SW[3]~input_o\ & ( \rc1|q\(57) & ( (!\SW[2]~input_o\) # ((!\SW[0]~input_o\ & \rc1|q\(75))) ) ) ) # ( !\SW[3]~input_o\ & ( \rc1|q\(57) & ( (\rc1|q\(123) & \SW[0]~input_o\) ) ) ) # ( \SW[3]~input_o\ & ( !\rc1|q\(57) & ( 
-- (!\SW[0]~input_o\ & (\SW[2]~input_o\ & \rc1|q\(75))) ) ) ) # ( !\SW[3]~input_o\ & ( !\rc1|q\(57) & ( (\rc1|q\(123) & \SW[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000110000010001000100011111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(123),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(75),
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(57),
	combout => \c1|Mux92~0_combout\);

-- Location: LABCELL_X37_Y5_N6
\c1|Mux92~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux92~1_combout\ = ( \c1|Mux69~0_combout\ & ( \c1|Mux92~0_combout\ & ( (\c1|cubeout[70]~21_combout\ & ((!\c1|cubeout[70]~20_combout\) # (\rc1|q\(15)))) ) ) ) # ( !\c1|Mux69~0_combout\ & ( \c1|Mux92~0_combout\ & ( ((\c1|cubeout[70]~21_combout\ & 
-- ((!\c1|cubeout[70]~20_combout\) # (\rc1|q\(15))))) # (\rc1|q\(69)) ) ) ) # ( \c1|Mux69~0_combout\ & ( !\c1|Mux92~0_combout\ & ( (\rc1|q\(15) & (\c1|cubeout[70]~20_combout\ & \c1|cubeout[70]~21_combout\)) ) ) ) # ( !\c1|Mux69~0_combout\ & ( 
-- !\c1|Mux92~0_combout\ & ( ((\rc1|q\(15) & (\c1|cubeout[70]~20_combout\ & \c1|cubeout[70]~21_combout\))) # (\rc1|q\(69)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000000000001000100001111110111110000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(15),
	datab => \c1|ALT_INV_cubeout[70]~20_combout\,
	datac => \rc1|ALT_INV_q\(69),
	datad => \c1|ALT_INV_cubeout[70]~21_combout\,
	datae => \c1|ALT_INV_Mux69~0_combout\,
	dataf => \c1|ALT_INV_Mux92~0_combout\,
	combout => \c1|Mux92~1_combout\);

-- Location: FF_X37_Y5_N8
\c1|cubeout[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux92~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(69));

-- Location: LABCELL_X37_Y5_N33
\rc1|q~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~67_combout\ = ( \c1|cubeout\(69) ) # ( !\c1|cubeout\(69) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(69),
	combout => \rc1|q~67_combout\);

-- Location: FF_X37_Y5_N35
\rc1|q[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~67_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(69));

-- Location: LABCELL_X37_Y5_N39
\c1|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux38~0_combout\ = ( \rc1|q\(150) & ( \rc1|q\(69) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(111))) # (\SW[2]~input_o\))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( !\rc1|q\(150) & ( \rc1|q\(69) & ( (!\SW[3]~input_o\ & 
-- (\SW[0]~input_o\ & (\rc1|q\(111) & !\SW[2]~input_o\))) # (\SW[3]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( \rc1|q\(150) & ( !\rc1|q\(69) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\ & \rc1|q\(111))) # (\SW[2]~input_o\))) ) ) ) # ( !\rc1|q\(150) & ( 
-- !\rc1|q\(69) & ( (!\SW[3]~input_o\ & (\SW[0]~input_o\ & (\rc1|q\(111) & !\SW[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000101010101001000110010001000100011011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(111),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \rc1|ALT_INV_q\(150),
	dataf => \rc1|ALT_INV_q\(69),
	combout => \c1|Mux38~0_combout\);

-- Location: LABCELL_X37_Y4_N12
\c1|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux38~1_combout\ = ( \rc1|q\(123) & ( \rc1|q\(129) & ( (!\c1|Mux57~0_combout\) # ((\c1|cubeout[104]~25_combout\ & ((\c1|Mux38~0_combout\) # (\c1|cubeout[104]~24_combout\)))) ) ) ) # ( !\rc1|q\(123) & ( \rc1|q\(129) & ( (\c1|cubeout[104]~25_combout\ & 
-- ((\c1|Mux38~0_combout\) # (\c1|cubeout[104]~24_combout\))) ) ) ) # ( \rc1|q\(123) & ( !\rc1|q\(129) & ( (!\c1|Mux57~0_combout\) # ((!\c1|cubeout[104]~24_combout\ & (\c1|Mux38~0_combout\ & \c1|cubeout[104]~25_combout\))) ) ) ) # ( !\rc1|q\(123) & ( 
-- !\rc1|q\(129) & ( (!\c1|cubeout[104]~24_combout\ & (\c1|Mux38~0_combout\ & \c1|cubeout[104]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111111110000001000000111000001111111111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[104]~24_combout\,
	datab => \c1|ALT_INV_Mux38~0_combout\,
	datac => \c1|ALT_INV_cubeout[104]~25_combout\,
	datad => \c1|ALT_INV_Mux57~0_combout\,
	datae => \rc1|ALT_INV_q\(123),
	dataf => \rc1|ALT_INV_q\(129),
	combout => \c1|Mux38~1_combout\);

-- Location: FF_X37_Y4_N14
\c1|cubeout[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux38~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(123));

-- Location: LABCELL_X37_Y4_N21
\rc1|q~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~71_combout\ = ( \c1|cubeout\(123) ) # ( !\c1|cubeout\(123) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(123),
	combout => \rc1|q~71_combout\);

-- Location: FF_X37_Y4_N23
\rc1|q[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~71_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(123));

-- Location: LABCELL_X37_Y6_N12
\c1|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux11~1_combout\ = ( \rc1|q\(156) & ( \rc1|q\(15) & ( (!\SW[3]~input_o\ & (((\SW[0]~input_o\)))) # (\SW[3]~input_o\ & (((\rc1|q\(138) & \SW[0]~input_o\)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(156) & ( \rc1|q\(15) & ( (\SW[0]~input_o\ & 
-- ((!\SW[3]~input_o\) # ((\rc1|q\(138) & !\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(156) & ( !\rc1|q\(15) & ( (\SW[3]~input_o\ & (((\rc1|q\(138) & \SW[0]~input_o\)) # (\SW[1]~input_o\))) ) ) ) # ( !\rc1|q\(156) & ( !\rc1|q\(15) & ( (\rc1|q\(138) & 
-- (\SW[3]~input_o\ & (\SW[0]~input_o\ & !\SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010011001100001101000011000000110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(138),
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(156),
	dataf => \rc1|ALT_INV_q\(15),
	combout => \c1|Mux11~1_combout\);

-- Location: LABCELL_X35_Y6_N45
\c1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux11~0_combout\ = ( \SW[3]~input_o\ & ( \rc1|q\(150) & ( ((\SW[1]~input_o\ & \SW[0]~input_o\)) # (\SW[2]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( \rc1|q\(150) & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\) # (!\SW[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111111100011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(150),
	combout => \c1|Mux11~0_combout\);

-- Location: MLABCELL_X34_Y6_N24
\c1|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux11~2_combout\ = ( \c1|Mux11~1_combout\ & ( \c1|Mux11~0_combout\ ) ) # ( !\c1|Mux11~1_combout\ & ( \c1|Mux11~0_combout\ ) ) # ( \c1|Mux11~1_combout\ & ( !\c1|Mux11~0_combout\ & ( \c1|cubeout[152]~2_combout\ ) ) ) # ( !\c1|Mux11~1_combout\ & ( 
-- !\c1|Mux11~0_combout\ & ( (\rc1|q\(123) & (\c1|cubeout[152]~2_combout\ & \c1|cubeout[152]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(123),
	datab => \c1|ALT_INV_cubeout[152]~2_combout\,
	datac => \c1|ALT_INV_cubeout[152]~3_combout\,
	datae => \c1|ALT_INV_Mux11~1_combout\,
	dataf => \c1|ALT_INV_Mux11~0_combout\,
	combout => \c1|Mux11~2_combout\);

-- Location: FF_X34_Y6_N26
\c1|cubeout[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(150));

-- Location: FF_X34_Y6_N41
\rc1|q[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(150),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(150));

-- Location: MLABCELL_X34_Y7_N9
\c1|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux23~1_combout\ = ( \rc1|q\(144) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\) # (\rc1|q\(150)))) ) ) # ( !\rc1|q\(144) & ( (\SW[1]~input_o\ & (\SW[3]~input_o\ & \rc1|q\(150))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \rc1|ALT_INV_q\(150),
	dataf => \rc1|ALT_INV_q\(144),
	combout => \c1|Mux23~1_combout\);

-- Location: LABCELL_X35_Y5_N51
\c1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux23~0_combout\ = ( \rc1|q\(48) & ( (!\SW[3]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(102))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\))))) ) ) # ( !\rc1|q\(48) & ( (!\SW[3]~input_o\ & (!\SW[2]~input_o\ & \rc1|q\(102))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010000010000010101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(102),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(48),
	combout => \c1|Mux23~0_combout\);

-- Location: MLABCELL_X34_Y6_N9
\c1|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux23~2_combout\ = ( \c1|Mux23~0_combout\ & ( (!\c1|cubeout[130]~32_combout\) # ((\rc1|q\(138) & !\c1|Mux30~0_combout\)) ) ) # ( !\c1|Mux23~0_combout\ & ( (!\rc1|q\(138) & (((\c1|Mux23~1_combout\ & !\c1|cubeout[130]~32_combout\)))) # (\rc1|q\(138) & 
-- ((!\c1|Mux30~0_combout\) # ((\c1|Mux23~1_combout\ & !\c1|cubeout[130]~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101000100010011110100010011111111010001001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(138),
	datab => \c1|ALT_INV_Mux30~0_combout\,
	datac => \c1|ALT_INV_Mux23~1_combout\,
	datad => \c1|ALT_INV_cubeout[130]~32_combout\,
	dataf => \c1|ALT_INV_Mux23~0_combout\,
	combout => \c1|Mux23~2_combout\);

-- Location: FF_X34_Y6_N10
\c1|cubeout[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(138));

-- Location: FF_X34_Y6_N5
\rc1|q[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(138),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(138));

-- Location: LABCELL_X36_Y4_N48
\c1|Mux113~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux113~1_combout\ = ( \rc1|q\(42) & ( \rc1|q\(36) & ( (!\SW[2]~input_o\ & (\rc1|q\(138) & (\SW[0]~input_o\))) # (\SW[2]~input_o\ & (((\SW[1]~input_o\) # (\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(42) & ( \rc1|q\(36) & ( (!\SW[2]~input_o\ & (\rc1|q\(138) 
-- & (\SW[0]~input_o\))) # (\SW[2]~input_o\ & (((\SW[1]~input_o\)))) ) ) ) # ( \rc1|q\(42) & ( !\rc1|q\(36) & ( (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (\rc1|q\(138))) # (\SW[2]~input_o\ & ((!\SW[1]~input_o\))))) ) ) ) # ( !\rc1|q\(42) & ( !\rc1|q\(36) & ( 
-- (\rc1|q\(138) & (!\SW[2]~input_o\ & \SW[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001110000010000000100001101110000011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(138),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(42),
	dataf => \rc1|ALT_INV_q\(36),
	combout => \c1|Mux113~1_combout\);

-- Location: LABCELL_X36_Y5_N57
\c1|Mux113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux113~0_combout\ = ( \rc1|q\(48) & ( (!\SW[2]~input_o\ $ (((\SW[1]~input_o\ & \SW[0]~input_o\)))) # (\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101001111111111010100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(48),
	combout => \c1|Mux113~0_combout\);

-- Location: LABCELL_X36_Y5_N48
\c1|Mux113~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux113~2_combout\ = ( \c1|Mux113~0_combout\ ) # ( !\c1|Mux113~0_combout\ & ( (\c1|cubeout[119]~4_combout\ & (((\c1|cubeout[119]~5_combout\ & \rc1|q\(75))) # (\c1|Mux113~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000001010000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux113~1_combout\,
	datab => \c1|ALT_INV_cubeout[119]~5_combout\,
	datac => \c1|ALT_INV_cubeout[119]~4_combout\,
	datad => \rc1|ALT_INV_q\(75),
	dataf => \c1|ALT_INV_Mux113~0_combout\,
	combout => \c1|Mux113~2_combout\);

-- Location: FF_X36_Y5_N50
\c1|cubeout[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux113~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(48));

-- Location: LABCELL_X36_Y5_N18
\rc1|q~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~58_combout\ = ( \c1|cubeout\(48) ) # ( !\c1|cubeout\(48) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(48),
	combout => \rc1|q~58_combout\);

-- Location: FF_X36_Y5_N20
\rc1|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~58_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(48));

-- Location: LABCELL_X33_Y5_N36
\c1|Mux119~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux119~2_combout\ = ( \rc1|q\(30) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\) # (\rc1|q\(48)))) ) ) # ( !\rc1|q\(30) & ( (!\SW[3]~input_o\ & (\SW[1]~input_o\ & \rc1|q\(48))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(48),
	dataf => \rc1|ALT_INV_q\(30),
	combout => \c1|Mux119~2_combout\);

-- Location: LABCELL_X33_Y5_N39
\c1|Mux119~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux119~1_combout\ = ( !\SW[2]~input_o\ & ( (\SW[3]~input_o\ & (\SW[0]~input_o\ & \rc1|q\(111))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(111),
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \c1|Mux119~1_combout\);

-- Location: LABCELL_X33_Y5_N6
\c1|Mux119~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux119~0_combout\ = ( \rc1|q\(42) & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((!\SW[3]~input_o\) # (!\SW[1]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & (!\SW[3]~input_o\ $ (\SW[1]~input_o\))) # (\SW[0]~input_o\ & ((\SW[1]~input_o\) # 
-- (\SW[3]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101011101111011110101110111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(42),
	combout => \c1|Mux119~0_combout\);

-- Location: LABCELL_X33_Y5_N48
\c1|Mux119~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux119~3_combout\ = ( \rc1|q\(21) & ( \c1|Mux119~0_combout\ ) ) # ( !\rc1|q\(21) & ( \c1|Mux119~0_combout\ ) ) # ( \rc1|q\(21) & ( !\c1|Mux119~0_combout\ & ( (\c1|cubeout[63]~29_combout\ & (((\c1|Mux119~1_combout\) # (\c1|Mux119~2_combout\)) # 
-- (\c1|Mux90~2_combout\))) ) ) ) # ( !\rc1|q\(21) & ( !\c1|Mux119~0_combout\ & ( (\c1|cubeout[63]~29_combout\ & ((\c1|Mux119~1_combout\) # (\c1|Mux119~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[63]~29_combout\,
	datab => \c1|ALT_INV_Mux90~2_combout\,
	datac => \c1|ALT_INV_Mux119~2_combout\,
	datad => \c1|ALT_INV_Mux119~1_combout\,
	datae => \rc1|ALT_INV_q\(21),
	dataf => \c1|ALT_INV_Mux119~0_combout\,
	combout => \c1|Mux119~3_combout\);

-- Location: FF_X33_Y5_N50
\c1|cubeout[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux119~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(42));

-- Location: LABCELL_X33_Y5_N9
\rc1|q~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~81_combout\ = ( \c1|cubeout\(42) ) # ( !\c1|cubeout\(42) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(42),
	combout => \rc1|q~81_combout\);

-- Location: FF_X33_Y5_N11
\rc1|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~81_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(42));

-- Location: MLABCELL_X34_Y5_N9
\c1|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux50~2_combout\ = ( \rc1|q\(123) & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & ((!\SW[3]~input_o\) # (\rc1|q\(42))))) ) ) # ( !\rc1|q\(123) & ( (!\SW[0]~input_o\ & (\SW[3]~input_o\ & (\SW[2]~input_o\ & \rc1|q\(42)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \rc1|ALT_INV_q\(42),
	dataf => \rc1|ALT_INV_q\(123),
	combout => \c1|Mux50~2_combout\);

-- Location: LABCELL_X33_Y5_N33
\c1|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux50~1_combout\ = ( \rc1|q\(117) & ( (!\SW[2]~input_o\ & !\SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(117),
	combout => \c1|Mux50~1_combout\);

-- Location: LABCELL_X37_Y6_N33
\c1|Mux84~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux84~4_combout\ = ( \SW[3]~input_o\ & ( (!\SW[2]~input_o\ & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	combout => \c1|Mux84~4_combout\);

-- Location: LABCELL_X33_Y5_N30
\c1|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux50~0_combout\ = ( \SW[1]~input_o\ & ( (\rc1|q\(111) & ((!\SW[0]~input_o\) # (\SW[2]~input_o\))) ) ) # ( !\SW[1]~input_o\ & ( (\rc1|q\(111) & ((!\SW[2]~input_o\) # (\SW[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(111),
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|Mux50~0_combout\);

-- Location: LABCELL_X33_Y5_N18
\c1|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux50~3_combout\ = ( \c1|Mux84~4_combout\ & ( \c1|Mux50~0_combout\ ) ) # ( !\c1|Mux84~4_combout\ & ( \c1|Mux50~0_combout\ ) ) # ( \c1|Mux84~4_combout\ & ( !\c1|Mux50~0_combout\ & ( (\c1|cubeout[111]~23_combout\ & (((\rc1|q\(90)) # 
-- (\c1|Mux50~1_combout\)) # (\c1|Mux50~2_combout\))) ) ) ) # ( !\c1|Mux84~4_combout\ & ( !\c1|Mux50~0_combout\ & ( (\c1|cubeout[111]~23_combout\ & ((\c1|Mux50~1_combout\) # (\c1|Mux50~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux50~2_combout\,
	datab => \c1|ALT_INV_cubeout[111]~23_combout\,
	datac => \c1|ALT_INV_Mux50~1_combout\,
	datad => \rc1|ALT_INV_q\(90),
	datae => \c1|ALT_INV_Mux84~4_combout\,
	dataf => \c1|ALT_INV_Mux50~0_combout\,
	combout => \c1|Mux50~3_combout\);

-- Location: FF_X33_Y5_N20
\c1|cubeout[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux50~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(111));

-- Location: LABCELL_X33_Y5_N54
\rc1|q~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~64_combout\ = ( \c1|cubeout\(111) ) # ( !\c1|cubeout\(111) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(111),
	combout => \rc1|q~64_combout\);

-- Location: FF_X33_Y5_N56
\rc1|q[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~64_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(111));

-- Location: MLABCELL_X34_Y5_N18
\dcc|Selector2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~3_combout\ = ( \rc1|q\(63) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5) & ((\rc1|q\(15)))) # (\dcc|drawState\(5) & (\rc1|q\(111))))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5))) ) ) # ( !\rc1|q\(63) & ( (!\dcc|drawState\(4) & 
-- ((!\dcc|drawState\(5) & ((\rc1|q\(15)))) # (\dcc|drawState\(5) & (\rc1|q\(111))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(111),
	datad => \rc1|ALT_INV_q\(15),
	dataf => \rc1|ALT_INV_q\(63),
	combout => \dcc|Selector2~3_combout\);

-- Location: LABCELL_X29_Y6_N54
\c1|Mux161~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~14_combout\ = ( \rc1|q\(60) & ( (!\SW[0]~input_o\) # (\rc1|q\(54)) ) ) # ( !\rc1|q\(60) & ( (\SW[0]~input_o\ & \rc1|q\(54)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(54),
	dataf => \rc1|ALT_INV_q\(60),
	combout => \c1|Mux161~14_combout\);

-- Location: LABCELL_X29_Y6_N15
\c1|Mux161~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~12_combout\ = ( \rc1|q\(6) & ( (!\SW[0]~input_o\) # (\rc1|q\(60)) ) ) # ( !\rc1|q\(6) & ( (\SW[0]~input_o\ & \rc1|q\(60)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(60),
	dataf => \rc1|ALT_INV_q\(6),
	combout => \c1|Mux161~12_combout\);

-- Location: LABCELL_X35_Y4_N54
\c1|Mux161~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~10_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(108) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(33) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(108),
	datad => \rc1|ALT_INV_q\(33),
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux161~10_combout\);

-- Location: LABCELL_X33_Y6_N36
\c1|Mux161~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~23_combout\ = ( \rc1|q\(6) & ( (\rc1|q\(24)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(6) & ( (!\SW[0]~input_o\ & \rc1|q\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(24),
	dataf => \rc1|ALT_INV_q\(6),
	combout => \c1|Mux161~23_combout\);

-- Location: LABCELL_X35_Y7_N39
\c1|Mux161~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~29_combout\ = ( \rc1|q\(27) & ( (\rc1|q\(159)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(27) & ( (!\SW[0]~input_o\ & \rc1|q\(159)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(159),
	dataf => \rc1|ALT_INV_q\(27),
	combout => \c1|Mux161~29_combout\);

-- Location: LABCELL_X36_Y4_N12
\c1|Mux161~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~30_combout\ = ( \rc1|q\(27) & ( (\SW[0]~input_o\) # (\rc1|q\(33)) ) ) # ( !\rc1|q\(27) & ( (\rc1|q\(33) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(33),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(27),
	combout => \c1|Mux161~30_combout\);

-- Location: MLABCELL_X34_Y7_N0
\c1|Mux161~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~21_combout\ = ( \rc1|q\(153) & ( (\SW[0]~input_o\) # (\rc1|q\(18)) ) ) # ( !\rc1|q\(153) & ( (\rc1|q\(18) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(18),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(153),
	combout => \c1|Mux161~21_combout\);

-- Location: LABCELL_X35_Y4_N27
\c1|Mux161~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~18_combout\ = ( \rc1|q\(153) & ( (!\SW[0]~input_o\) # (\rc1|q\(33)) ) ) # ( !\rc1|q\(153) & ( (\rc1|q\(33) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(33),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(153),
	combout => \c1|Mux161~18_combout\);

-- Location: LABCELL_X33_Y7_N51
\c1|Mux161~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~36_combout\ = ( \rc1|q\(18) & ( (\rc1|q\(81)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(18) & ( (!\SW[0]~input_o\ & \rc1|q\(81)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(81),
	dataf => \rc1|ALT_INV_q\(18),
	combout => \c1|Mux161~36_combout\);

-- Location: LABCELL_X29_Y5_N33
\c1|Mux161~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~35_combout\ = ( \rc1|q\(81) & ( (\rc1|q\(54)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(81) & ( (!\SW[0]~input_o\ & \rc1|q\(54)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(54),
	dataf => \rc1|ALT_INV_q\(81),
	combout => \c1|Mux161~35_combout\);

-- Location: LABCELL_X33_Y7_N30
\c1|Mux161~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~34_combout\ = ( \rc1|q\(87) & ( (!\SW[0]~input_o\) # (\rc1|q\(81)) ) ) # ( !\rc1|q\(87) & ( (\SW[0]~input_o\ & \rc1|q\(81)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(81),
	dataf => \rc1|ALT_INV_q\(87),
	combout => \c1|Mux161~34_combout\);

-- Location: LABCELL_X29_Y5_N15
\c1|Mux161~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~33_combout\ = ( \rc1|q\(159) & ( \rc1|q\(81) ) ) # ( !\rc1|q\(159) & ( \rc1|q\(81) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(159) & ( !\rc1|q\(81) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(159),
	dataf => \rc1|ALT_INV_q\(81),
	combout => \c1|Mux161~33_combout\);

-- Location: LABCELL_X29_Y5_N42
\c1|Mux80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux80~0_combout\ = ( \c1|Mux161~34_combout\ & ( \c1|Mux161~33_combout\ & ( (!\SW[1]~input_o\) # ((!\SW[3]~input_o\ & ((\c1|Mux161~35_combout\))) # (\SW[3]~input_o\ & (\c1|Mux161~36_combout\))) ) ) ) # ( !\c1|Mux161~34_combout\ & ( 
-- \c1|Mux161~33_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[3]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\c1|Mux161~35_combout\))) # (\SW[3]~input_o\ & (\c1|Mux161~36_combout\)))) ) ) ) # ( \c1|Mux161~34_combout\ & ( !\c1|Mux161~33_combout\ & ( 
-- (!\SW[1]~input_o\ & (((\SW[3]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\c1|Mux161~35_combout\))) # (\SW[3]~input_o\ & (\c1|Mux161~36_combout\)))) ) ) ) # ( !\c1|Mux161~34_combout\ & ( !\c1|Mux161~33_combout\ & ( (\SW[1]~input_o\ & 
-- ((!\SW[3]~input_o\ & ((\c1|Mux161~35_combout\))) # (\SW[3]~input_o\ & (\c1|Mux161~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_Mux161~36_combout\,
	datac => \c1|ALT_INV_Mux161~35_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \c1|ALT_INV_Mux161~34_combout\,
	dataf => \c1|ALT_INV_Mux161~33_combout\,
	combout => \c1|Mux80~0_combout\);

-- Location: LABCELL_X29_Y5_N6
\c1|Mux80~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux80~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~19_combout\ & (((!\c1|cubeout[83]~18_combout\ & (\c1|Mux80~0_combout\)) # (\c1|cubeout[83]~18_combout\ & ((\rc1|q\(81))))))) # (\c1|cubeout[83]~19_combout\ & (((!\c1|cubeout[83]~18_combout\ & 
-- ((\rc1|q\(81)))) # (\c1|cubeout[83]~18_combout\ & (\rc1|q\(114)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (\c1|Mux80~0_combout\)) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(99))))))) # 
-- (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(81)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001001110000000001110111101011110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~19_combout\,
	datab => \c1|ALT_INV_Mux80~0_combout\,
	datac => \rc1|ALT_INV_q\(99),
	datad => \c1|ALT_INV_cubeout[83]~18_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(81),
	datag => \rc1|ALT_INV_q\(114),
	combout => \c1|Mux80~1_combout\);

-- Location: FF_X29_Y5_N8
\c1|cubeout[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux80~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(81));

-- Location: FF_X29_Y5_N26
\rc1|q[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(81),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(81));

-- Location: LABCELL_X33_Y7_N39
\c1|Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux74~0_combout\ = ( \rc1|q\(87) & ( (!\SW[0]~input_o\) # ((!\SW[1]~input_o\) # ((\SW[3]~input_o\) # (\rc1|q\(81)))) ) ) # ( !\rc1|q\(87) & ( (\SW[0]~input_o\ & (\SW[1]~input_o\ & (\rc1|q\(81) & !\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000011101111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(81),
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \rc1|ALT_INV_q\(87),
	combout => \c1|Mux74~0_combout\);

-- Location: LABCELL_X35_Y7_N51
\c1|Mux89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux89~0_combout\ = ( \rc1|q\(126) & ( \rc1|q\(45) & ( (!\c1|cubeout[47]~8_combout\) # ((!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(99)))) # (\c1|cubeout[47]~7_combout\ & (\rc1|q\(18)))) ) ) ) # ( !\rc1|q\(126) & ( \rc1|q\(45) & ( 
-- (!\c1|cubeout[47]~7_combout\ & (((!\c1|cubeout[47]~8_combout\) # (\rc1|q\(99))))) # (\c1|cubeout[47]~7_combout\ & (\rc1|q\(18) & ((\c1|cubeout[47]~8_combout\)))) ) ) ) # ( \rc1|q\(126) & ( !\rc1|q\(45) & ( (!\c1|cubeout[47]~7_combout\ & (((\rc1|q\(99) & 
-- \c1|cubeout[47]~8_combout\)))) # (\c1|cubeout[47]~7_combout\ & (((!\c1|cubeout[47]~8_combout\)) # (\rc1|q\(18)))) ) ) ) # ( !\rc1|q\(126) & ( !\rc1|q\(45) & ( (\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(99)))) # 
-- (\c1|cubeout[47]~7_combout\ & (\rc1|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(18),
	datab => \c1|ALT_INV_cubeout[47]~7_combout\,
	datac => \rc1|ALT_INV_q\(99),
	datad => \c1|ALT_INV_cubeout[47]~8_combout\,
	datae => \rc1|ALT_INV_q\(126),
	dataf => \rc1|ALT_INV_q\(45),
	combout => \c1|Mux89~0_combout\);

-- Location: MLABCELL_X34_Y7_N42
\c1|Mux89~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux89~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (\rc1|q\(72))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux89~0_combout\))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(54)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~17_combout\ & (((!\c1|cubeout[73]~16_combout\ & (\rc1|q\(72))) # (\c1|cubeout[73]~16_combout\ & ((\c1|Mux89~0_combout\)))))) # (\c1|cubeout[73]~17_combout\ & ((!\c1|cubeout[73]~16_combout\ & (((\rc1|q\(78))))) # 
-- (\c1|cubeout[73]~16_combout\ & (\rc1|q\(72))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100000011010001110001000101010101110011110100011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(72),
	datab => \c1|ALT_INV_cubeout[73]~17_combout\,
	datac => \rc1|ALT_INV_q\(78),
	datad => \c1|ALT_INV_cubeout[73]~16_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux89~0_combout\,
	datag => \rc1|ALT_INV_q\(54),
	combout => \c1|Mux89~1_combout\);

-- Location: FF_X34_Y7_N44
\c1|cubeout[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux89~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(72));

-- Location: MLABCELL_X34_Y7_N54
\rc1|q~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~66_combout\ = ( \c1|cubeout\(72) ) # ( !\c1|cubeout\(72) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(72),
	combout => \rc1|q~66_combout\);

-- Location: FF_X34_Y7_N56
\rc1|q[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~66_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(72));

-- Location: LABCELL_X33_Y6_N6
\c1|Mux83~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux83~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (((\rc1|q\(24))))) # (\SW[2]~input_o\ & (\rc1|q\(72))))) # (\SW[0]~input_o\ & ((((\rc1|q\(78)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & (((!\SW[0]~input_o\ & 
-- ((\rc1|q\(78)))) # (\SW[0]~input_o\ & (\rc1|q\(60)))))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\ & (\rc1|q\(72))) # (\SW[0]~input_o\ & ((\rc1|q\(78))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100000000000100010000110000011101111111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(72),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \rc1|ALT_INV_q\(60),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(78),
	datag => \rc1|ALT_INV_q\(24),
	combout => \c1|Mux83~1_combout\);

-- Location: LABCELL_X33_Y6_N18
\c1|Mux83~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux83~0_combout\ = ( \c1|cubeout[105]~12_combout\ & ( \c1|Mux83~1_combout\ & ( (!\c1|cubeout[105]~11_combout\ & ((\rc1|q\(51)))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(132))) ) ) ) # ( !\c1|cubeout[105]~12_combout\ & ( \c1|Mux83~1_combout\ & ( 
-- (!\c1|cubeout[105]~11_combout\) # (\c1|Mux161~16_combout\) ) ) ) # ( \c1|cubeout[105]~12_combout\ & ( !\c1|Mux83~1_combout\ & ( (!\c1|cubeout[105]~11_combout\ & ((\rc1|q\(51)))) # (\c1|cubeout[105]~11_combout\ & (\rc1|q\(132))) ) ) ) # ( 
-- !\c1|cubeout[105]~12_combout\ & ( !\c1|Mux83~1_combout\ & ( (\c1|cubeout[105]~11_combout\ & \c1|Mux161~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~11_combout\,
	datab => \c1|ALT_INV_Mux161~16_combout\,
	datac => \rc1|ALT_INV_q\(132),
	datad => \rc1|ALT_INV_q\(51),
	datae => \c1|ALT_INV_cubeout[105]~12_combout\,
	dataf => \c1|ALT_INV_Mux83~1_combout\,
	combout => \c1|Mux83~0_combout\);

-- Location: FF_X33_Y6_N20
\c1|cubeout[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux83~0_combout\,
	asdata => \rc1|q\(78),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(78));

-- Location: LABCELL_X33_Y6_N39
\rc1|q~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~78_combout\ = ( \c1|cubeout\(78) ) # ( !\c1|cubeout\(78) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(78),
	combout => \rc1|q~78_combout\);

-- Location: FF_X33_Y6_N41
\rc1|q[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~78_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(78));

-- Location: LABCELL_X37_Y6_N24
\c1|Mux161~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~16_combout\ = ( \rc1|q\(105) & ( (!\SW[0]~input_o\) # (\rc1|q\(78)) ) ) # ( !\rc1|q\(105) & ( (\rc1|q\(78) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(78),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(105),
	combout => \c1|Mux161~16_combout\);

-- Location: MLABCELL_X34_Y7_N6
\c1|Mux161~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~17_combout\ = ( \rc1|q\(135) & ( (!\SW[0]~input_o\) # (\rc1|q\(153)) ) ) # ( !\rc1|q\(135) & ( (\rc1|q\(153) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(153),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(135),
	combout => \c1|Mux161~17_combout\);

-- Location: MLABCELL_X34_Y7_N30
\c1|Mux161~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~2_combout\ = ( \rc1|q\(135) & ( (\rc1|q\(0)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(135) & ( (!\SW[0]~input_o\ & \rc1|q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(0),
	dataf => \rc1|ALT_INV_q\(135),
	combout => \c1|Mux161~2_combout\);

-- Location: MLABCELL_X34_Y7_N24
\c1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux26~0_combout\ = ( \c1|Mux161~2_combout\ & ( \c1|Mux161~15_combout\ & ( (!\c1|cubeout[47]~8_combout\) # ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(51))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(108))))) ) ) ) # ( !\c1|Mux161~2_combout\ & ( 
-- \c1|Mux161~15_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)))) # (\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(51))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(108)))))) ) ) ) # ( \c1|Mux161~2_combout\ 
-- & ( !\c1|Mux161~15_combout\ & ( (!\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)))) # (\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(51))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(108)))))) ) ) ) # ( 
-- !\c1|Mux161~2_combout\ & ( !\c1|Mux161~15_combout\ & ( (\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\rc1|q\(51))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(108)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(51),
	datab => \c1|ALT_INV_cubeout[47]~8_combout\,
	datac => \rc1|ALT_INV_q\(108),
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \c1|ALT_INV_Mux161~2_combout\,
	dataf => \c1|ALT_INV_Mux161~15_combout\,
	combout => \c1|Mux26~0_combout\);

-- Location: MLABCELL_X34_Y7_N36
\c1|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux26~1_combout\ = ( \c1|Mux161~17_combout\ & ( \c1|Mux26~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & (((\c1|cubeout[47]~9_combout\) # (\rc1|q\(135))))) # (\c1|cubeout[47]~10_combout\ & (((!\c1|cubeout[47]~9_combout\)) # (\rc1|q\(141)))) ) ) ) # ( 
-- !\c1|Mux161~17_combout\ & ( \c1|Mux26~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & (((\c1|cubeout[47]~9_combout\) # (\rc1|q\(135))))) # (\c1|cubeout[47]~10_combout\ & (\rc1|q\(141) & ((\c1|cubeout[47]~9_combout\)))) ) ) ) # ( \c1|Mux161~17_combout\ & ( 
-- !\c1|Mux26~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & (((\rc1|q\(135) & !\c1|cubeout[47]~9_combout\)))) # (\c1|cubeout[47]~10_combout\ & (((!\c1|cubeout[47]~9_combout\)) # (\rc1|q\(141)))) ) ) ) # ( !\c1|Mux161~17_combout\ & ( !\c1|Mux26~0_combout\ & 
-- ( (!\c1|cubeout[47]~10_combout\ & (((\rc1|q\(135) & !\c1|cubeout[47]~9_combout\)))) # (\c1|cubeout[47]~10_combout\ & (\rc1|q\(141) & ((\c1|cubeout[47]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~10_combout\,
	datab => \rc1|ALT_INV_q\(141),
	datac => \rc1|ALT_INV_q\(135),
	datad => \c1|ALT_INV_cubeout[47]~9_combout\,
	datae => \c1|ALT_INV_Mux161~17_combout\,
	dataf => \c1|ALT_INV_Mux26~0_combout\,
	combout => \c1|Mux26~1_combout\);

-- Location: FF_X34_Y7_N38
\c1|cubeout[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(135));

-- Location: FF_X34_Y7_N50
\rc1|q[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(135),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(135));

-- Location: MLABCELL_X34_Y7_N33
\c1|Mux161~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~15_combout\ = ( \rc1|q\(135) & ( (!\SW[0]~input_o\) # (\rc1|q\(105)) ) ) # ( !\rc1|q\(135) & ( (\SW[0]~input_o\ & \rc1|q\(105)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(105),
	dataf => \rc1|ALT_INV_q\(135),
	combout => \c1|Mux161~15_combout\);

-- Location: LABCELL_X36_Y6_N0
\c1|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux56~0_combout\ = ( \rc1|q\(126) & ( (!\SW[1]~input_o\ & (((\rc1|q\(99))) # (\SW[0]~input_o\))) # (\SW[1]~input_o\ & (((\rc1|q\(6))))) ) ) # ( !\rc1|q\(126) & ( (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & (\rc1|q\(99)))) # (\SW[1]~input_o\ & 
-- (((\rc1|q\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(99),
	datad => \rc1|ALT_INV_q\(6),
	dataf => \rc1|ALT_INV_q\(126),
	combout => \c1|Mux56~0_combout\);

-- Location: LABCELL_X37_Y6_N18
\c1|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux56~1_combout\ = ( \rc1|q\(87) & ( \c1|Mux56~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux161~15_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)) # 
-- (\c1|Mux161~16_combout\))) ) ) ) # ( !\rc1|q\(87) & ( \c1|Mux56~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\c1|Mux161~15_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\c1|Mux161~16_combout\ & 
-- ((!\c1|cubeout[105]~11_combout\)))) ) ) ) # ( \rc1|q\(87) & ( !\c1|Mux56~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|Mux161~15_combout\ & \c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)) # 
-- (\c1|Mux161~16_combout\))) ) ) ) # ( !\rc1|q\(87) & ( !\c1|Mux56~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|Mux161~15_combout\ & \c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & (\c1|Mux161~16_combout\ & 
-- ((!\c1|cubeout[105]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux161~16_combout\,
	datab => \c1|ALT_INV_cubeout[105]~12_combout\,
	datac => \c1|ALT_INV_Mux161~15_combout\,
	datad => \c1|ALT_INV_cubeout[105]~11_combout\,
	datae => \rc1|ALT_INV_q\(87),
	dataf => \c1|ALT_INV_Mux56~0_combout\,
	combout => \c1|Mux56~1_combout\);

-- Location: FF_X37_Y6_N20
\c1|cubeout[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux56~1_combout\,
	asdata => \rc1|q\(105),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(105));

-- Location: LABCELL_X36_Y6_N36
\rc1|q[105]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[105]~feeder_combout\ = ( \c1|cubeout\(105) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(105),
	combout => \rc1|q[105]~feeder_combout\);

-- Location: FF_X36_Y6_N38
\rc1|q[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[105]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(105));

-- Location: LABCELL_X33_Y6_N0
\c1|Mux74~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux74~1_combout\ = ( \rc1|q\(87) & ( \rc1|q\(0) & ( ((!\SW[0]~input_o\ & ((\rc1|q\(105)))) # (\SW[0]~input_o\ & (\rc1|q\(132)))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(87) & ( \rc1|q\(0) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & ((\rc1|q\(105)))) # 
-- (\SW[0]~input_o\ & (\rc1|q\(132))))) # (\SW[1]~input_o\ & (((!\SW[0]~input_o\)))) ) ) ) # ( \rc1|q\(87) & ( !\rc1|q\(0) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & ((\rc1|q\(105)))) # (\SW[0]~input_o\ & (\rc1|q\(132))))) # (\SW[1]~input_o\ & 
-- (((\SW[0]~input_o\)))) ) ) ) # ( !\rc1|q\(87) & ( !\rc1|q\(0) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & ((\rc1|q\(105)))) # (\SW[0]~input_o\ & (\rc1|q\(132))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(132),
	datab => \rc1|ALT_INV_q\(105),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(87),
	dataf => \rc1|ALT_INV_q\(0),
	combout => \c1|Mux74~1_combout\);

-- Location: MLABCELL_X34_Y7_N21
\c1|Mux74~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux74~2_combout\ = ( \rc1|q\(60) & ( \rc1|q\(153) & ( (!\SW[0]~input_o\ $ (!\SW[1]~input_o\)) # (\rc1|q\(87)) ) ) ) # ( !\rc1|q\(60) & ( \rc1|q\(153) & ( (!\SW[0]~input_o\ & (\rc1|q\(87) & !\SW[1]~input_o\)) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- (\rc1|q\(87)))) ) ) ) # ( \rc1|q\(60) & ( !\rc1|q\(153) & ( (!\SW[0]~input_o\ & ((\SW[1]~input_o\) # (\rc1|q\(87)))) # (\SW[0]~input_o\ & (\rc1|q\(87) & \SW[1]~input_o\)) ) ) ) # ( !\rc1|q\(60) & ( !\rc1|q\(153) & ( (\rc1|q\(87) & (!\SW[0]~input_o\ $ 
-- (\SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000010001001000101011101101110111000100010111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(87),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(60),
	dataf => \rc1|ALT_INV_q\(153),
	combout => \c1|Mux74~2_combout\);

-- Location: LABCELL_X33_Y7_N54
\c1|Mux74~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux74~3_combout\ = ( \c1|Mux74~1_combout\ & ( \c1|Mux74~2_combout\ & ( (!\SW[2]~input_o\) # (\c1|Mux74~0_combout\) ) ) ) # ( !\c1|Mux74~1_combout\ & ( \c1|Mux74~2_combout\ & ( (!\SW[2]~input_o\ & (!\SW[3]~input_o\)) # (\SW[2]~input_o\ & 
-- ((\c1|Mux74~0_combout\))) ) ) ) # ( \c1|Mux74~1_combout\ & ( !\c1|Mux74~2_combout\ & ( (!\SW[2]~input_o\ & (\SW[3]~input_o\)) # (\SW[2]~input_o\ & ((\c1|Mux74~0_combout\))) ) ) ) # ( !\c1|Mux74~1_combout\ & ( !\c1|Mux74~2_combout\ & ( (\SW[2]~input_o\ & 
-- \c1|Mux74~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100000011111111000000110011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \c1|ALT_INV_Mux74~0_combout\,
	datae => \c1|ALT_INV_Mux74~1_combout\,
	dataf => \c1|ALT_INV_Mux74~2_combout\,
	combout => \c1|Mux74~3_combout\);

-- Location: FF_X33_Y7_N56
\c1|cubeout[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux74~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(87));

-- Location: FF_X33_Y7_N8
\rc1|q[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(87),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(87));

-- Location: MLABCELL_X34_Y7_N57
\c1|Mux161~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~20_combout\ = ( \rc1|q\(153) & ( (\rc1|q\(87)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(153) & ( (!\SW[0]~input_o\ & \rc1|q\(87)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(87),
	dataf => \rc1|ALT_INV_q\(153),
	combout => \c1|Mux161~20_combout\);

-- Location: MLABCELL_X34_Y7_N12
\c1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux8~0_combout\ = ( \c1|Mux161~19_combout\ & ( \c1|Mux161~20_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux161~18_combout\) # (\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\c1|Mux161~21_combout\))) ) ) ) # ( !\c1|Mux161~19_combout\ & 
-- ( \c1|Mux161~20_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux161~18_combout\) # (\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (\c1|Mux161~21_combout\ & (\SW[1]~input_o\))) ) ) ) # ( \c1|Mux161~19_combout\ & ( !\c1|Mux161~20_combout\ & ( (!\SW[2]~input_o\ & 
-- (((!\SW[1]~input_o\ & \c1|Mux161~18_combout\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\c1|Mux161~21_combout\))) ) ) ) # ( !\c1|Mux161~19_combout\ & ( !\c1|Mux161~20_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\ & \c1|Mux161~18_combout\)))) 
-- # (\SW[2]~input_o\ & (\c1|Mux161~21_combout\ & (\SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \c1|ALT_INV_Mux161~21_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \c1|ALT_INV_Mux161~18_combout\,
	datae => \c1|ALT_INV_Mux161~19_combout\,
	dataf => \c1|ALT_INV_Mux161~20_combout\,
	combout => \c1|Mux8~0_combout\);

-- Location: LABCELL_X35_Y4_N0
\c1|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux8~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[47]~1_combout\ & ((!\c1|cubeout[154]~0_combout\ & (((\c1|Mux8~0_combout\)))) # (\c1|cubeout[154]~0_combout\ & (((\rc1|q\(153))))))) # (\c1|cubeout[47]~1_combout\ & ((!\c1|cubeout[154]~0_combout\ & 
-- (((\rc1|q\(153))))) # (\c1|cubeout[154]~0_combout\ & (\rc1|q\(135))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (((\c1|Mux8~0_combout\)))) # (\c1|cubeout[47]~1_combout\ & (\rc1|q\(159))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(153)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000101100111000001000011011110001001111011111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~1_combout\,
	datab => \c1|ALT_INV_cubeout[154]~0_combout\,
	datac => \rc1|ALT_INV_q\(159),
	datad => \rc1|ALT_INV_q\(153),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux8~0_combout\,
	datag => \rc1|ALT_INV_q\(135),
	combout => \c1|Mux8~1_combout\);

-- Location: FF_X35_Y4_N2
\c1|cubeout[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(153));

-- Location: FF_X35_Y4_N11
\rc1|q[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(153),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(153));

-- Location: LABCELL_X35_Y4_N39
\c1|Mux161~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~19_combout\ = ( \rc1|q\(153) & ( (!\SW[0]~input_o\) # (\rc1|q\(126)) ) ) # ( !\rc1|q\(153) & ( (\SW[0]~input_o\ & \rc1|q\(126)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(126),
	dataf => \rc1|ALT_INV_q\(153),
	combout => \c1|Mux161~19_combout\);

-- Location: LABCELL_X36_Y5_N30
\c1|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux35~0_combout\ = ( \rc1|q\(108) & ( \rc1|q\(72) & ( ((!\c1|cubeout[47]~7_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[47]~7_combout\ & ((\c1|Mux161~19_combout\)))) # (\c1|cubeout[47]~8_combout\) ) ) ) # ( !\rc1|q\(108) & ( \rc1|q\(72) & ( 
-- (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[47]~7_combout\ & ((\c1|Mux161~19_combout\))))) # (\c1|cubeout[47]~8_combout\ & (((\c1|cubeout[47]~7_combout\)))) ) ) ) # ( \rc1|q\(108) & ( 
-- !\rc1|q\(72) & ( (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[47]~7_combout\ & ((\c1|Mux161~19_combout\))))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)))) ) ) ) # ( 
-- !\rc1|q\(108) & ( !\rc1|q\(72) & ( (!\c1|cubeout[47]~8_combout\ & ((!\c1|cubeout[47]~7_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[47]~7_combout\ & ((\c1|Mux161~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~8_combout\,
	datab => \c1|ALT_INV_Mux161~31_combout\,
	datac => \c1|ALT_INV_Mux161~19_combout\,
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \rc1|ALT_INV_q\(108),
	dataf => \rc1|ALT_INV_q\(72),
	combout => \c1|Mux35~0_combout\);

-- Location: LABCELL_X36_Y5_N51
\c1|Mux161~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~27_combout\ = ( \rc1|q\(126) & ( (!\SW[0]~input_o\) # (\rc1|q\(27)) ) ) # ( !\rc1|q\(126) & ( (\rc1|q\(27) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(27),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(126),
	combout => \c1|Mux161~27_combout\);

-- Location: LABCELL_X36_Y5_N42
\c1|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux35~1_combout\ = ( \rc1|q\(105) & ( \c1|Mux161~27_combout\ & ( ((!\c1|cubeout[47]~9_combout\ & ((\rc1|q\(126)))) # (\c1|cubeout[47]~9_combout\ & (\c1|Mux35~0_combout\))) # (\c1|cubeout[47]~10_combout\) ) ) ) # ( !\rc1|q\(105) & ( 
-- \c1|Mux161~27_combout\ & ( (!\c1|cubeout[47]~9_combout\ & (((\rc1|q\(126)) # (\c1|cubeout[47]~10_combout\)))) # (\c1|cubeout[47]~9_combout\ & (\c1|Mux35~0_combout\ & (!\c1|cubeout[47]~10_combout\))) ) ) ) # ( \rc1|q\(105) & ( !\c1|Mux161~27_combout\ & ( 
-- (!\c1|cubeout[47]~9_combout\ & (((!\c1|cubeout[47]~10_combout\ & \rc1|q\(126))))) # (\c1|cubeout[47]~9_combout\ & (((\c1|cubeout[47]~10_combout\)) # (\c1|Mux35~0_combout\))) ) ) ) # ( !\rc1|q\(105) & ( !\c1|Mux161~27_combout\ & ( 
-- (!\c1|cubeout[47]~10_combout\ & ((!\c1|cubeout[47]~9_combout\ & ((\rc1|q\(126)))) # (\c1|cubeout[47]~9_combout\ & (\c1|Mux35~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~9_combout\,
	datab => \c1|ALT_INV_Mux35~0_combout\,
	datac => \c1|ALT_INV_cubeout[47]~10_combout\,
	datad => \rc1|ALT_INV_q\(126),
	datae => \rc1|ALT_INV_q\(105),
	dataf => \c1|ALT_INV_Mux161~27_combout\,
	combout => \c1|Mux35~1_combout\);

-- Location: FF_X36_Y5_N44
\c1|cubeout[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux35~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(126));

-- Location: LABCELL_X36_Y5_N9
\rc1|q~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~80_combout\ = ( \c1|cubeout\(126) ) # ( !\c1|cubeout\(126) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(126),
	combout => \rc1|q~80_combout\);

-- Location: FF_X36_Y5_N11
\rc1|q[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~80_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(126));

-- Location: LABCELL_X37_Y4_N42
\c1|Mux161~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~31_combout\ = ( \rc1|q\(126) & ( \rc1|q\(132) ) ) # ( !\rc1|q\(126) & ( \rc1|q\(132) & ( \SW[0]~input_o\ ) ) ) # ( \rc1|q\(126) & ( !\rc1|q\(132) & ( !\SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(126),
	dataf => \rc1|ALT_INV_q\(132),
	combout => \c1|Mux161~31_combout\);

-- Location: LABCELL_X36_Y6_N15
\c1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux29~0_combout\ = ( \rc1|q\(87) & ( \rc1|q\(45) & ( ((\SW[1]~input_o\) # (\SW[0]~input_o\)) # (\rc1|q\(78)) ) ) ) # ( !\rc1|q\(87) & ( \rc1|q\(45) & ( (!\SW[1]~input_o\ & ((\SW[0]~input_o\) # (\rc1|q\(78)))) ) ) ) # ( \rc1|q\(87) & ( !\rc1|q\(45) & ( 
-- ((\rc1|q\(78) & !\SW[0]~input_o\)) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(87) & ( !\rc1|q\(45) & ( (\rc1|q\(78) & (!\SW[0]~input_o\ & !\SW[1]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111111101011111000000000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(78),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(87),
	dataf => \rc1|ALT_INV_q\(45),
	combout => \c1|Mux29~0_combout\);

-- Location: LABCELL_X37_Y4_N6
\c1|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux29~1_combout\ = ( \c1|Mux29~0_combout\ & ( \c1|Mux161~32_combout\ & ( (!\c1|cubeout[105]~11_combout\) # ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(159))))) ) ) ) # ( !\c1|Mux29~0_combout\ 
-- & ( \c1|Mux161~32_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((\c1|cubeout[105]~12_combout\)))) # (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(159)))))) ) ) ) # 
-- ( \c1|Mux29~0_combout\ & ( !\c1|Mux161~32_combout\ & ( (!\c1|cubeout[105]~11_combout\ & (((!\c1|cubeout[105]~12_combout\)))) # (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[105]~12_combout\ & 
-- ((\rc1|q\(159)))))) ) ) ) # ( !\c1|Mux29~0_combout\ & ( !\c1|Mux161~32_combout\ & ( (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~31_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(159)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~11_combout\,
	datab => \c1|ALT_INV_Mux161~31_combout\,
	datac => \rc1|ALT_INV_q\(159),
	datad => \c1|ALT_INV_cubeout[105]~12_combout\,
	datae => \c1|ALT_INV_Mux29~0_combout\,
	dataf => \c1|ALT_INV_Mux161~32_combout\,
	combout => \c1|Mux29~1_combout\);

-- Location: FF_X37_Y4_N8
\c1|cubeout[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux29~1_combout\,
	asdata => \rc1|q\(132),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(132));

-- Location: LABCELL_X37_Y4_N33
\rc1|q~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~73_combout\ = ( \c1|cubeout\(132) ) # ( !\c1|cubeout\(132) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(132),
	combout => \rc1|q~73_combout\);

-- Location: FF_X37_Y4_N35
\rc1|q[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~73_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(132));

-- Location: LABCELL_X36_Y4_N9
\c1|Mux161~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~32_combout\ = ( \rc1|q\(132) & ( (!\SW[0]~input_o\) # (\rc1|q\(114)) ) ) # ( !\rc1|q\(132) & ( (\rc1|q\(114) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(114),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(132),
	combout => \c1|Mux161~32_combout\);

-- Location: LABCELL_X33_Y6_N24
\c1|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux47~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (((\rc1|q\(60))))) # (\SW[2]~input_o\ & (\rc1|q\(51))))) # (\SW[0]~input_o\ & ((((\rc1|q\(114)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & (((!\SW[0]~input_o\ 
-- & ((\rc1|q\(114)))) # (\SW[0]~input_o\ & (\rc1|q\(81)))))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\ & (\rc1|q\(51))) # (\SW[0]~input_o\ & ((\rc1|q\(114))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100000000000100010000101000011011111111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \rc1|ALT_INV_q\(51),
	datac => \rc1|ALT_INV_q\(81),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(114),
	datag => \rc1|ALT_INV_q\(60),
	combout => \c1|Mux47~1_combout\);

-- Location: LABCELL_X33_Y6_N42
\c1|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux47~0_combout\ = ( \c1|cubeout[105]~11_combout\ & ( \c1|Mux47~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & ((\c1|Mux161~32_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(141))) ) ) ) # ( !\c1|cubeout[105]~11_combout\ & ( 
-- \c1|Mux47~1_combout\ & ( (!\c1|cubeout[105]~12_combout\) # (\rc1|q\(108)) ) ) ) # ( \c1|cubeout[105]~11_combout\ & ( !\c1|Mux47~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & ((\c1|Mux161~32_combout\))) # (\c1|cubeout[105]~12_combout\ & (\rc1|q\(141))) ) 
-- ) ) # ( !\c1|cubeout[105]~11_combout\ & ( !\c1|Mux47~1_combout\ & ( (\c1|cubeout[105]~12_combout\ & \rc1|q\(108)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(141),
	datab => \c1|ALT_INV_cubeout[105]~12_combout\,
	datac => \rc1|ALT_INV_q\(108),
	datad => \c1|ALT_INV_Mux161~32_combout\,
	datae => \c1|ALT_INV_cubeout[105]~11_combout\,
	dataf => \c1|ALT_INV_Mux47~1_combout\,
	combout => \c1|Mux47~0_combout\);

-- Location: FF_X33_Y6_N44
\c1|cubeout[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux47~0_combout\,
	asdata => \rc1|q\(114),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(114));

-- Location: LABCELL_X33_Y6_N57
\rc1|q~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~77_combout\ = ( \c1|cubeout\(114) ) # ( !\c1|cubeout\(114) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(114),
	combout => \rc1|q~77_combout\);

-- Location: FF_X33_Y6_N59
\rc1|q[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~77_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(114));

-- Location: LABCELL_X33_Y6_N48
\c1|Mux110~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux110~0_combout\ = ( \c1|cubeout[47]~8_combout\ & ( \rc1|q\(78) & ( (!\c1|cubeout[47]~7_combout\) # (\rc1|q\(33)) ) ) ) # ( !\c1|cubeout[47]~8_combout\ & ( \rc1|q\(78) & ( (!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(135)))) # (\c1|cubeout[47]~7_combout\ 
-- & (\rc1|q\(45))) ) ) ) # ( \c1|cubeout[47]~8_combout\ & ( !\rc1|q\(78) & ( (\rc1|q\(33) & \c1|cubeout[47]~7_combout\) ) ) ) # ( !\c1|cubeout[47]~8_combout\ & ( !\rc1|q\(78) & ( (!\c1|cubeout[47]~7_combout\ & ((\rc1|q\(135)))) # (\c1|cubeout[47]~7_combout\ 
-- & (\rc1|q\(45))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(45),
	datab => \rc1|ALT_INV_q\(135),
	datac => \rc1|ALT_INV_q\(33),
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \c1|ALT_INV_cubeout[47]~8_combout\,
	dataf => \rc1|ALT_INV_q\(78),
	combout => \c1|Mux110~0_combout\);

-- Location: LABCELL_X33_Y6_N30
\c1|Mux110~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux110~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & ((((\rc1|q\(51)))))) # (\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (((\c1|Mux110~0_combout\)))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(18))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (((\rc1|q\(51))))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(114))))) # (\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (((\c1|Mux110~0_combout\)))) # 
-- (\c1|cubeout[73]~17_combout\ & (((\rc1|q\(51))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000110101011000000101001101101000101111011110100011011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[73]~16_combout\,
	datab => \c1|ALT_INV_cubeout[73]~17_combout\,
	datac => \rc1|ALT_INV_q\(114),
	datad => \rc1|ALT_INV_q\(51),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux110~0_combout\,
	datag => \rc1|ALT_INV_q\(18),
	combout => \c1|Mux110~1_combout\);

-- Location: FF_X33_Y6_N32
\c1|cubeout[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux110~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(51));

-- Location: LABCELL_X33_Y6_N12
\rc1|q~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~60_combout\ = ( \KEY[3]~input_o\ & ( \c1|cubeout\(51) ) ) # ( !\KEY[3]~input_o\ & ( \c1|cubeout\(51) ) ) # ( !\KEY[3]~input_o\ & ( !\c1|cubeout\(51) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(51),
	combout => \rc1|q~60_combout\);

-- Location: FF_X33_Y6_N14
\rc1|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~60_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(51));

-- Location: LABCELL_X33_Y7_N0
\c1|Mux161~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~9_combout\ = ( \rc1|q\(18) & ( (!\SW[0]~input_o\) # (\rc1|q\(51)) ) ) # ( !\rc1|q\(18) & ( (\SW[0]~input_o\ & \rc1|q\(51)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \rc1|ALT_INV_q\(51),
	dataf => \rc1|ALT_INV_q\(18),
	combout => \c1|Mux161~9_combout\);

-- Location: LABCELL_X33_Y7_N48
\c1|Mux161~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~25_combout\ = ( \rc1|q\(24) & ( (\rc1|q\(18)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(24) & ( (!\SW[0]~input_o\ & \rc1|q\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(18),
	dataf => \rc1|ALT_INV_q\(24),
	combout => \c1|Mux161~25_combout\);

-- Location: LABCELL_X33_Y7_N9
\c1|Mux143~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux143~0_combout\ = ( \c1|Mux161~21_combout\ & ( \c1|Mux161~25_combout\ & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\ & (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(72))))) ) ) ) # ( !\c1|Mux161~21_combout\ & ( \c1|Mux161~25_combout\ & ( 
-- (!\SW[1]~input_o\ & (((!\SW[2]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(72)))))) ) ) ) # ( \c1|Mux161~21_combout\ & ( !\c1|Mux161~25_combout\ & ( (!\SW[1]~input_o\ & 
-- (((\SW[2]~input_o\)))) # (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(72)))))) ) ) ) # ( !\c1|Mux161~21_combout\ & ( !\c1|Mux161~25_combout\ & ( (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & 
-- (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\rc1|q\(72)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_Mux161~1_combout\,
	datac => \rc1|ALT_INV_q\(72),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux161~21_combout\,
	dataf => \c1|ALT_INV_Mux161~25_combout\,
	combout => \c1|Mux143~0_combout\);

-- Location: LABCELL_X33_Y7_N24
\c1|Mux143~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux143~1_combout\ = ( \c1|Mux143~0_combout\ & ( \c1|Mux161~36_combout\ & ( ((!\c1|cubeout[56]~31_combout\ & ((\rc1|q\(18)))) # (\c1|cubeout[56]~31_combout\ & (\c1|Mux161~9_combout\))) # (\c1|cubeout[56]~30_combout\) ) ) ) # ( !\c1|Mux143~0_combout\ & 
-- ( \c1|Mux161~36_combout\ & ( (!\c1|cubeout[56]~31_combout\ & (!\c1|cubeout[56]~30_combout\ & ((\rc1|q\(18))))) # (\c1|cubeout[56]~31_combout\ & (((\c1|Mux161~9_combout\)) # (\c1|cubeout[56]~30_combout\))) ) ) ) # ( \c1|Mux143~0_combout\ & ( 
-- !\c1|Mux161~36_combout\ & ( (!\c1|cubeout[56]~31_combout\ & (((\rc1|q\(18))) # (\c1|cubeout[56]~30_combout\))) # (\c1|cubeout[56]~31_combout\ & (!\c1|cubeout[56]~30_combout\ & (\c1|Mux161~9_combout\))) ) ) ) # ( !\c1|Mux143~0_combout\ & ( 
-- !\c1|Mux161~36_combout\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & ((\rc1|q\(18)))) # (\c1|cubeout[56]~31_combout\ & (\c1|Mux161~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[56]~31_combout\,
	datab => \c1|ALT_INV_cubeout[56]~30_combout\,
	datac => \c1|ALT_INV_Mux161~9_combout\,
	datad => \rc1|ALT_INV_q\(18),
	datae => \c1|ALT_INV_Mux143~0_combout\,
	dataf => \c1|ALT_INV_Mux161~36_combout\,
	combout => \c1|Mux143~1_combout\);

-- Location: FF_X33_Y7_N26
\c1|cubeout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux143~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(18));

-- Location: LABCELL_X33_Y7_N12
\rc1|q[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[18]~feeder_combout\ = ( \c1|cubeout\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(18),
	combout => \rc1|q[18]~feeder_combout\);

-- Location: FF_X33_Y7_N14
\rc1|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[18]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(18));

-- Location: LABCELL_X33_Y7_N36
\c1|Mux161~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~1_combout\ = ( \rc1|q\(18) & ( (\rc1|q\(0)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(18) & ( (!\SW[0]~input_o\ & \rc1|q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(0),
	dataf => \rc1|ALT_INV_q\(18),
	combout => \c1|Mux161~1_combout\);

-- Location: LABCELL_X29_Y6_N57
\c1|Mux161~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~3_combout\ = (!\SW[0]~input_o\ & (\rc1|q\(6))) # (\SW[0]~input_o\ & ((\rc1|q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(6),
	datad => \rc1|ALT_INV_q\(0),
	combout => \c1|Mux161~3_combout\);

-- Location: LABCELL_X29_Y6_N33
\c1|Mux161~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~4_combout\ = ( \rc1|q\(0) & ( (\SW[0]~input_o\) # (\rc1|q\(54)) ) ) # ( !\rc1|q\(0) & ( (\rc1|q\(54) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(54),
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(0),
	combout => \c1|Mux161~4_combout\);

-- Location: LABCELL_X30_Y6_N9
\c1|Mux161~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~5_combout\ = ( \c1|Mux161~3_combout\ & ( \c1|Mux161~4_combout\ & ( ((!\SW[2]~input_o\ & (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\c1|Mux161~2_combout\)))) # (\SW[1]~input_o\) ) ) ) # ( !\c1|Mux161~3_combout\ & ( \c1|Mux161~4_combout\ & ( 
-- (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\c1|Mux161~2_combout\))))) # (\SW[1]~input_o\ & (((\SW[2]~input_o\)))) ) ) ) # ( \c1|Mux161~3_combout\ & ( !\c1|Mux161~4_combout\ & ( (!\SW[1]~input_o\ & 
-- ((!\SW[2]~input_o\ & (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\c1|Mux161~2_combout\))))) # (\SW[1]~input_o\ & (((!\SW[2]~input_o\)))) ) ) ) # ( !\c1|Mux161~3_combout\ & ( !\c1|Mux161~4_combout\ & ( (!\SW[1]~input_o\ & ((!\SW[2]~input_o\ & 
-- (\c1|Mux161~1_combout\)) # (\SW[2]~input_o\ & ((\c1|Mux161~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \c1|ALT_INV_Mux161~1_combout\,
	datac => \c1|ALT_INV_Mux161~2_combout\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \c1|ALT_INV_Mux161~3_combout\,
	dataf => \c1|ALT_INV_Mux161~4_combout\,
	combout => \c1|Mux161~5_combout\);

-- Location: LABCELL_X30_Y6_N36
\c1|Mux161~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~37_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & (\c1|Mux161~5_combout\)) # (\c1|cubeout[47]~1_combout\ & ((\rc1|q\(0))))))) # (\c1|cubeout[154]~0_combout\ & (((!\c1|cubeout[47]~1_combout\ & 
-- ((\rc1|q\(0)))) # (\c1|cubeout[47]~1_combout\ & (\rc1|q\(45)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux161~5_combout\)) # (\c1|cubeout[47]~1_combout\ & (((\rc1|q\(87))))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001000100000101001110111101011110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[154]~0_combout\,
	datab => \c1|ALT_INV_Mux161~5_combout\,
	datac => \rc1|ALT_INV_q\(87),
	datad => \c1|ALT_INV_cubeout[47]~1_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(0),
	datag => \rc1|ALT_INV_q\(45),
	combout => \c1|Mux161~37_combout\);

-- Location: FF_X30_Y6_N38
\c1|cubeout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux161~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(0));

-- Location: FF_X30_Y6_N2
\rc1|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(0),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(0));

-- Location: LABCELL_X35_Y6_N9
\c1|Mux161~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~0_combout\ = ( \rc1|q\(45) & ( (!\SW[0]~input_o\) # (\rc1|q\(0)) ) ) # ( !\rc1|q\(45) & ( (\rc1|q\(0) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(0),
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(45),
	combout => \c1|Mux161~0_combout\);

-- Location: MLABCELL_X34_Y7_N51
\c1|Mux161~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~6_combout\ = ( \rc1|q\(141) & ( \rc1|q\(45) ) ) # ( !\rc1|q\(141) & ( \rc1|q\(45) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(141) & ( !\rc1|q\(45) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(141),
	dataf => \rc1|ALT_INV_q\(45),
	combout => \c1|Mux161~6_combout\);

-- Location: LABCELL_X35_Y7_N30
\c1|Mux116~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux116~0_combout\ = ( \rc1|q\(72) & ( \c1|Mux161~6_combout\ & ( (!\c1|cubeout[47]~7_combout\) # ((!\c1|cubeout[47]~8_combout\ & (\c1|Mux161~7_combout\)) # (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(51))))) ) ) ) # ( !\rc1|q\(72) & ( \c1|Mux161~6_combout\ 
-- & ( (!\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\)) # (\c1|Mux161~7_combout\))) # (\c1|cubeout[47]~8_combout\ & (((\rc1|q\(51) & \c1|cubeout[47]~7_combout\)))) ) ) ) # ( \rc1|q\(72) & ( !\c1|Mux161~6_combout\ & ( 
-- (!\c1|cubeout[47]~8_combout\ & (\c1|Mux161~7_combout\ & ((\c1|cubeout[47]~7_combout\)))) # (\c1|cubeout[47]~8_combout\ & (((!\c1|cubeout[47]~7_combout\) # (\rc1|q\(51))))) ) ) ) # ( !\rc1|q\(72) & ( !\c1|Mux161~6_combout\ & ( (\c1|cubeout[47]~7_combout\ & 
-- ((!\c1|cubeout[47]~8_combout\ & (\c1|Mux161~7_combout\)) # (\c1|cubeout[47]~8_combout\ & ((\rc1|q\(51)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[47]~8_combout\,
	datab => \c1|ALT_INV_Mux161~7_combout\,
	datac => \rc1|ALT_INV_q\(51),
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \rc1|ALT_INV_q\(72),
	dataf => \c1|ALT_INV_Mux161~6_combout\,
	combout => \c1|Mux116~0_combout\);

-- Location: LABCELL_X35_Y7_N42
\c1|Mux116~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux116~1_combout\ = ( \c1|cubeout[47]~9_combout\ & ( \c1|Mux116~0_combout\ & ( (!\c1|cubeout[47]~10_combout\) # (\rc1|q\(132)) ) ) ) # ( !\c1|cubeout[47]~9_combout\ & ( \c1|Mux116~0_combout\ & ( (!\c1|cubeout[47]~10_combout\ & ((\rc1|q\(45)))) # 
-- (\c1|cubeout[47]~10_combout\ & (\c1|Mux161~0_combout\)) ) ) ) # ( \c1|cubeout[47]~9_combout\ & ( !\c1|Mux116~0_combout\ & ( (\c1|cubeout[47]~10_combout\ & \rc1|q\(132)) ) ) ) # ( !\c1|cubeout[47]~9_combout\ & ( !\c1|Mux116~0_combout\ & ( 
-- (!\c1|cubeout[47]~10_combout\ & ((\rc1|q\(45)))) # (\c1|cubeout[47]~10_combout\ & (\c1|Mux161~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux161~0_combout\,
	datab => \rc1|ALT_INV_q\(45),
	datac => \c1|ALT_INV_cubeout[47]~10_combout\,
	datad => \rc1|ALT_INV_q\(132),
	datae => \c1|ALT_INV_cubeout[47]~9_combout\,
	dataf => \c1|ALT_INV_Mux116~0_combout\,
	combout => \c1|Mux116~1_combout\);

-- Location: FF_X35_Y7_N44
\c1|cubeout[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux116~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(45));

-- Location: LABCELL_X35_Y7_N12
\rc1|q~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~59_combout\ = ( \c1|cubeout\(45) ) # ( !\c1|cubeout\(45) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(45),
	combout => \rc1|q~59_combout\);

-- Location: FF_X35_Y7_N14
\rc1|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~59_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(45));

-- Location: LABCELL_X35_Y7_N57
\c1|Mux161~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~7_combout\ = ( \rc1|q\(27) & ( (!\SW[0]~input_o\) # (\rc1|q\(45)) ) ) # ( !\rc1|q\(27) & ( (\rc1|q\(45) & \SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(45),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(27),
	combout => \c1|Mux161~7_combout\);

-- Location: LABCELL_X35_Y7_N15
\c1|Mux161~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~28_combout\ = ( \rc1|q\(27) & ( (!\SW[0]~input_o\) # (\rc1|q\(54)) ) ) # ( !\rc1|q\(27) & ( (\SW[0]~input_o\ & \rc1|q\(54)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(54),
	dataf => \rc1|ALT_INV_q\(27),
	combout => \c1|Mux161~28_combout\);

-- Location: LABCELL_X35_Y7_N0
\c1|Mux134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux134~0_combout\ = ( \c1|Mux161~7_combout\ & ( \c1|Mux161~28_combout\ & ( (!\SW[1]~input_o\) # ((!\SW[2]~input_o\ & (\c1|Mux161~29_combout\)) # (\SW[2]~input_o\ & ((\c1|Mux161~30_combout\)))) ) ) ) # ( !\c1|Mux161~7_combout\ & ( 
-- \c1|Mux161~28_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\c1|Mux161~29_combout\))) # (\SW[2]~input_o\ & (((\c1|Mux161~30_combout\ & \SW[1]~input_o\)))) ) ) ) # ( \c1|Mux161~7_combout\ & ( !\c1|Mux161~28_combout\ & ( (!\SW[2]~input_o\ & 
-- (\c1|Mux161~29_combout\ & ((\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\) # (\c1|Mux161~30_combout\)))) ) ) ) # ( !\c1|Mux161~7_combout\ & ( !\c1|Mux161~28_combout\ & ( (\SW[1]~input_o\ & ((!\SW[2]~input_o\ & (\c1|Mux161~29_combout\)) # 
-- (\SW[2]~input_o\ & ((\c1|Mux161~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \c1|ALT_INV_Mux161~29_combout\,
	datac => \c1|ALT_INV_Mux161~30_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux161~7_combout\,
	dataf => \c1|ALT_INV_Mux161~28_combout\,
	combout => \c1|Mux134~0_combout\);

-- Location: LABCELL_X35_Y7_N6
\c1|Mux134~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux134~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & (\c1|Mux134~0_combout\)) # (\c1|cubeout[154]~0_combout\ & ((\rc1|q\(27))))))) # (\c1|cubeout[47]~1_combout\ & (((!\c1|cubeout[154]~0_combout\ & 
-- ((\rc1|q\(27)))) # (\c1|cubeout[154]~0_combout\ & (\rc1|q\(126)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[154]~0_combout\ & ((!\c1|cubeout[47]~1_combout\ & (\c1|Mux134~0_combout\)) # (\c1|cubeout[47]~1_combout\ & (((\rc1|q\(6))))))) # 
-- (\c1|cubeout[154]~0_combout\ & ((((\rc1|q\(27)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000011010001110000000001110111110011110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux134~0_combout\,
	datab => \c1|ALT_INV_cubeout[47]~1_combout\,
	datac => \rc1|ALT_INV_q\(6),
	datad => \c1|ALT_INV_cubeout[154]~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(27),
	datag => \rc1|ALT_INV_q\(126),
	combout => \c1|Mux134~1_combout\);

-- Location: FF_X35_Y7_N8
\c1|cubeout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux134~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(27));

-- Location: LABCELL_X35_Y7_N18
\rc1|q~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~70_combout\ = ( \c1|cubeout\(27) ) # ( !\c1|cubeout\(27) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(27),
	combout => \rc1|q~70_combout\);

-- Location: FF_X35_Y7_N20
\rc1|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~70_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(27));

-- Location: LABCELL_X35_Y7_N36
\c1|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux2~2_combout\ = ( \rc1|q\(159) & ( (!\SW[1]~input_o\ & (((!\SW[0]~input_o\)) # (\rc1|q\(27)))) # (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\rc1|q\(81))))) ) ) # ( !\rc1|q\(159) & ( (!\SW[1]~input_o\ & (\rc1|q\(27) & ((\SW[0]~input_o\)))) # 
-- (\SW[1]~input_o\ & (((\rc1|q\(81) & !\SW[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110100010011001111011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(27),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(81),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(159),
	combout => \c1|Mux2~2_combout\);

-- Location: LABCELL_X35_Y7_N21
\c1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux2~0_combout\ = ( \rc1|q\(159) & ( (!\SW[0]~input_o\) # (((!\SW[1]~input_o\) # (\rc1|q\(24))) # (\SW[3]~input_o\)) ) ) # ( !\rc1|q\(159) & ( (\SW[0]~input_o\ & (!\SW[3]~input_o\ & (\SW[1]~input_o\ & \rc1|q\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010011111011111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(24),
	dataf => \rc1|ALT_INV_q\(159),
	combout => \c1|Mux2~0_combout\);

-- Location: LABCELL_X35_Y7_N24
\c1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux2~1_combout\ = ( \rc1|q\(132) & ( \rc1|q\(159) & ( (!\SW[0]~input_o\ & (((!\SW[1]~input_o\) # (\rc1|q\(153))))) # (\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(141)))) ) ) ) # ( !\rc1|q\(132) & ( \rc1|q\(159) & ( (!\SW[0]~input_o\ & 
-- (((\rc1|q\(153) & \SW[1]~input_o\)))) # (\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(141)))) ) ) ) # ( \rc1|q\(132) & ( !\rc1|q\(159) & ( (!\SW[0]~input_o\ & (((!\SW[1]~input_o\) # (\rc1|q\(153))))) # (\SW[0]~input_o\ & (\rc1|q\(141) & 
-- ((!\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(132) & ( !\rc1|q\(159) & ( (!\SW[0]~input_o\ & (((\rc1|q\(153) & \SW[1]~input_o\)))) # (\SW[0]~input_o\ & (\rc1|q\(141) & ((!\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \rc1|ALT_INV_q\(141),
	datac => \rc1|ALT_INV_q\(153),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(132),
	dataf => \rc1|ALT_INV_q\(159),
	combout => \c1|Mux2~1_combout\);

-- Location: LABCELL_X35_Y7_N54
\c1|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux2~3_combout\ = ( \c1|Mux2~1_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux2~2_combout\)) # (\SW[3]~input_o\))) # (\SW[2]~input_o\ & (((\c1|Mux2~0_combout\)))) ) ) # ( !\c1|Mux2~1_combout\ & ( (!\SW[2]~input_o\ & (!\SW[3]~input_o\ & 
-- (\c1|Mux2~2_combout\))) # (\SW[2]~input_o\ & (((\c1|Mux2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111001000000010111101110000011111110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \c1|ALT_INV_Mux2~2_combout\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \c1|ALT_INV_Mux2~0_combout\,
	dataf => \c1|ALT_INV_Mux2~1_combout\,
	combout => \c1|Mux2~3_combout\);

-- Location: FF_X35_Y7_N56
\c1|cubeout[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(159));

-- Location: FF_X35_Y7_N29
\rc1|q[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(159),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(159));

-- Location: LABCELL_X33_Y7_N33
\c1|Mux161~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~24_combout\ = ( \rc1|q\(24) & ( (\rc1|q\(159)) # (\SW[0]~input_o\) ) ) # ( !\rc1|q\(24) & ( (!\SW[0]~input_o\ & \rc1|q\(159)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(159),
	dataf => \rc1|ALT_INV_q\(24),
	combout => \c1|Mux161~24_combout\);

-- Location: LABCELL_X33_Y7_N18
\c1|Mux137~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux137~0_combout\ = ( \c1|Mux161~24_combout\ & ( \c1|Mux161~25_combout\ & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\c1|Mux161~23_combout\)))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\c1|Mux161~26_combout\))) ) ) ) # ( !\c1|Mux161~24_combout\ 
-- & ( \c1|Mux161~25_combout\ & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\) # (\c1|Mux161~23_combout\)))) # (\SW[3]~input_o\ & (\c1|Mux161~26_combout\ & ((\SW[1]~input_o\)))) ) ) ) # ( \c1|Mux161~24_combout\ & ( !\c1|Mux161~25_combout\ & ( (!\SW[3]~input_o\ & 
-- (((\c1|Mux161~23_combout\ & !\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # (\c1|Mux161~26_combout\))) ) ) ) # ( !\c1|Mux161~24_combout\ & ( !\c1|Mux161~25_combout\ & ( (!\SW[3]~input_o\ & (((\c1|Mux161~23_combout\ & !\SW[1]~input_o\)))) 
-- # (\SW[3]~input_o\ & (\c1|Mux161~26_combout\ & ((\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux161~26_combout\,
	datab => \c1|ALT_INV_Mux161~23_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux161~24_combout\,
	dataf => \c1|ALT_INV_Mux161~25_combout\,
	combout => \c1|Mux137~0_combout\);

-- Location: LABCELL_X33_Y7_N42
\c1|Mux137~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux137~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ & (\c1|Mux137~0_combout\)) # (\c1|cubeout[83]~19_combout\ & ((\rc1|q\(24))))))) # (\c1|cubeout[83]~18_combout\ & (((!\c1|cubeout[83]~19_combout\ 
-- & ((\rc1|q\(24)))) # (\c1|cubeout[83]~19_combout\ & (\rc1|q\(99)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (\c1|Mux137~0_combout\)) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(78))))))) # 
-- (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(24)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001000100000101001110111101011110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~18_combout\,
	datab => \c1|ALT_INV_Mux137~0_combout\,
	datac => \rc1|ALT_INV_q\(78),
	datad => \c1|ALT_INV_cubeout[83]~19_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(24),
	datag => \rc1|ALT_INV_q\(99),
	combout => \c1|Mux137~1_combout\);

-- Location: FF_X33_Y7_N44
\c1|cubeout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux137~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(24));

-- Location: FF_X33_Y7_N2
\rc1|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(24),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(24));

-- Location: MLABCELL_X34_Y4_N33
\c1|Mux161~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~26_combout\ = ( \rc1|q\(33) & ( (\SW[0]~input_o\) # (\rc1|q\(24)) ) ) # ( !\rc1|q\(33) & ( (\rc1|q\(24) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(24),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(33),
	combout => \c1|Mux161~26_combout\);

-- Location: LABCELL_X35_Y4_N18
\c1|Mux128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux128~0_combout\ = ( \c1|Mux161~18_combout\ & ( \c1|Mux161~30_combout\ & ( (!\SW[2]~input_o\ & (((\SW[1]~input_o\) # (\c1|Mux161~13_combout\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(51)))) ) ) ) # ( !\c1|Mux161~18_combout\ & ( 
-- \c1|Mux161~30_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux161~13_combout\ & !\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(51)))) ) ) ) # ( \c1|Mux161~18_combout\ & ( !\c1|Mux161~30_combout\ & ( (!\SW[2]~input_o\ & 
-- (((\SW[1]~input_o\) # (\c1|Mux161~13_combout\)))) # (\SW[2]~input_o\ & (\rc1|q\(51) & ((\SW[1]~input_o\)))) ) ) ) # ( !\c1|Mux161~18_combout\ & ( !\c1|Mux161~30_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux161~13_combout\ & !\SW[1]~input_o\)))) # 
-- (\SW[2]~input_o\ & (\rc1|q\(51) & ((\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \rc1|ALT_INV_q\(51),
	datac => \c1|ALT_INV_Mux161~13_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \c1|ALT_INV_Mux161~18_combout\,
	dataf => \c1|ALT_INV_Mux161~30_combout\,
	combout => \c1|Mux128~0_combout\);

-- Location: LABCELL_X35_Y4_N30
\c1|Mux128~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux128~1_combout\ = ( \c1|Mux161~26_combout\ & ( \c1|Mux128~0_combout\ & ( ((!\c1|cubeout[56]~31_combout\ & ((\rc1|q\(33)))) # (\c1|cubeout[56]~31_combout\ & (\c1|Mux161~10_combout\))) # (\c1|cubeout[56]~30_combout\) ) ) ) # ( !\c1|Mux161~26_combout\ 
-- & ( \c1|Mux128~0_combout\ & ( (!\c1|cubeout[56]~31_combout\ & (((\rc1|q\(33))) # (\c1|cubeout[56]~30_combout\))) # (\c1|cubeout[56]~31_combout\ & (!\c1|cubeout[56]~30_combout\ & (\c1|Mux161~10_combout\))) ) ) ) # ( \c1|Mux161~26_combout\ & ( 
-- !\c1|Mux128~0_combout\ & ( (!\c1|cubeout[56]~31_combout\ & (!\c1|cubeout[56]~30_combout\ & ((\rc1|q\(33))))) # (\c1|cubeout[56]~31_combout\ & (((\c1|Mux161~10_combout\)) # (\c1|cubeout[56]~30_combout\))) ) ) ) # ( !\c1|Mux161~26_combout\ & ( 
-- !\c1|Mux128~0_combout\ & ( (!\c1|cubeout[56]~30_combout\ & ((!\c1|cubeout[56]~31_combout\ & ((\rc1|q\(33)))) # (\c1|cubeout[56]~31_combout\ & (\c1|Mux161~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[56]~31_combout\,
	datab => \c1|ALT_INV_cubeout[56]~30_combout\,
	datac => \c1|ALT_INV_Mux161~10_combout\,
	datad => \rc1|ALT_INV_q\(33),
	datae => \c1|ALT_INV_Mux161~26_combout\,
	dataf => \c1|ALT_INV_Mux128~0_combout\,
	combout => \c1|Mux128~1_combout\);

-- Location: FF_X35_Y4_N32
\c1|cubeout[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux128~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(33));

-- Location: LABCELL_X35_Y4_N45
\rc1|q~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~74_combout\ = ( \c1|cubeout\(33) ) # ( !\c1|cubeout\(33) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(33),
	combout => \rc1|q~74_combout\);

-- Location: FF_X35_Y4_N47
\rc1|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~74_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(33));

-- Location: LABCELL_X35_Y4_N24
\c1|Mux161~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~13_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(60) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(33) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rc1|ALT_INV_q\(60),
	datad => \rc1|ALT_INV_q\(33),
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \c1|Mux161~13_combout\);

-- Location: LABCELL_X29_Y6_N18
\c1|Mux161~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~11_combout\ = ( \SW[0]~input_o\ & ( \rc1|q\(60) & ( \rc1|q\(87) ) ) ) # ( !\SW[0]~input_o\ & ( \rc1|q\(60) ) ) # ( \SW[0]~input_o\ & ( !\rc1|q\(60) & ( \rc1|q\(87) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(87),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(60),
	combout => \c1|Mux161~11_combout\);

-- Location: LABCELL_X29_Y6_N24
\c1|Mux101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux101~0_combout\ = ( \c1|Mux161~13_combout\ & ( \c1|Mux161~11_combout\ & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & ((\c1|Mux161~12_combout\))) # (\SW[1]~input_o\ & (\c1|Mux161~14_combout\))) ) ) ) # ( !\c1|Mux161~13_combout\ & ( 
-- \c1|Mux161~11_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[3]~input_o\) # (\c1|Mux161~12_combout\)))) # (\SW[1]~input_o\ & (\c1|Mux161~14_combout\ & (\SW[3]~input_o\))) ) ) ) # ( \c1|Mux161~13_combout\ & ( !\c1|Mux161~11_combout\ & ( (!\SW[1]~input_o\ & 
-- (((\SW[3]~input_o\ & \c1|Mux161~12_combout\)))) # (\SW[1]~input_o\ & (((!\SW[3]~input_o\)) # (\c1|Mux161~14_combout\))) ) ) ) # ( !\c1|Mux161~13_combout\ & ( !\c1|Mux161~11_combout\ & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\c1|Mux161~12_combout\))) # 
-- (\SW[1]~input_o\ & (\c1|Mux161~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Mux161~14_combout\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \c1|ALT_INV_Mux161~12_combout\,
	datae => \c1|ALT_INV_Mux161~13_combout\,
	dataf => \c1|ALT_INV_Mux161~11_combout\,
	combout => \c1|Mux101~0_combout\);

-- Location: LABCELL_X29_Y6_N42
\c1|Mux101~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux101~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[83]~19_combout\ & (((!\c1|cubeout[83]~18_combout\ & (\c1|Mux101~0_combout\)) # (\c1|cubeout[83]~18_combout\ & ((\rc1|q\(60))))))) # (\c1|cubeout[83]~19_combout\ & (((!\c1|cubeout[83]~18_combout\ 
-- & ((\rc1|q\(60)))) # (\c1|cubeout[83]~18_combout\ & (\rc1|q\(78)))))) ) ) # ( \SW[0]~input_o\ & ( (!\c1|cubeout[83]~18_combout\ & ((!\c1|cubeout[83]~19_combout\ & (\c1|Mux101~0_combout\)) # (\c1|cubeout[83]~19_combout\ & (((\rc1|q\(114))))))) # 
-- (\c1|cubeout[83]~18_combout\ & ((((\rc1|q\(60)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000101001001110000000001110111101011110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[83]~19_combout\,
	datab => \c1|ALT_INV_Mux101~0_combout\,
	datac => \rc1|ALT_INV_q\(114),
	datad => \c1|ALT_INV_cubeout[83]~18_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(60),
	datag => \rc1|ALT_INV_q\(78),
	combout => \c1|Mux101~1_combout\);

-- Location: FF_X29_Y6_N44
\c1|cubeout[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux101~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(60));

-- Location: LABCELL_X29_Y6_N12
\rc1|q~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~62_combout\ = ( \c1|cubeout\(60) ) # ( !\c1|cubeout\(60) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(60),
	combout => \rc1|q~62_combout\);

-- Location: FF_X29_Y6_N14
\rc1|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~62_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(60));

-- Location: LABCELL_X29_Y6_N39
\c1|Mux155~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux155~0_combout\ = ( \rc1|q\(6) & ( ((!\SW[1]~input_o\) # ((!\SW[0]~input_o\) # (\rc1|q\(60)))) # (\SW[3]~input_o\) ) ) # ( !\rc1|q\(6) & ( (!\SW[3]~input_o\ & (\SW[1]~input_o\ & (\rc1|q\(60) & \SW[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \rc1|ALT_INV_q\(60),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(6),
	combout => \c1|Mux155~0_combout\);

-- Location: LABCELL_X30_Y6_N3
\c1|Mux155~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux155~2_combout\ = ( \rc1|q\(0) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\rc1|q\(6)))) # (\SW[1]~input_o\ & (\rc1|q\(24))))) # (\SW[0]~input_o\ & (((!\SW[1]~input_o\) # (\rc1|q\(6))))) ) ) # ( !\rc1|q\(0) & ( (!\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\ & ((\rc1|q\(6)))) # (\SW[1]~input_o\ & (\rc1|q\(24))))) # (\SW[0]~input_o\ & (((\SW[1]~input_o\ & \rc1|q\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000111001101001111011100000100110001110011010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(24),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(6),
	datae => \rc1|ALT_INV_q\(0),
	combout => \c1|Mux155~2_combout\);

-- Location: LABCELL_X30_Y6_N51
\c1|Mux155~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux155~1_combout\ = ( \rc1|q\(27) & ( \rc1|q\(6) & ( ((!\SW[0]~input_o\ & ((\rc1|q\(141)))) # (\SW[0]~input_o\ & (\rc1|q\(105)))) # (\SW[1]~input_o\) ) ) ) # ( !\rc1|q\(27) & ( \rc1|q\(6) & ( (!\SW[0]~input_o\ & (((\rc1|q\(141) & !\SW[1]~input_o\)))) 
-- # (\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (\rc1|q\(105)))) ) ) ) # ( \rc1|q\(27) & ( !\rc1|q\(6) & ( (!\SW[0]~input_o\ & (((\SW[1]~input_o\) # (\rc1|q\(141))))) # (\SW[0]~input_o\ & (\rc1|q\(105) & ((!\SW[1]~input_o\)))) ) ) ) # ( !\rc1|q\(27) & ( 
-- !\rc1|q\(6) & ( (!\SW[1]~input_o\ & ((!\SW[0]~input_o\ & ((\rc1|q\(141)))) # (\SW[0]~input_o\ & (\rc1|q\(105))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(105),
	datab => \rc1|ALT_INV_q\(141),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \rc1|ALT_INV_q\(27),
	dataf => \rc1|ALT_INV_q\(6),
	combout => \c1|Mux155~1_combout\);

-- Location: LABCELL_X29_Y6_N0
\c1|Mux155~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux155~3_combout\ = ( \c1|Mux155~2_combout\ & ( \c1|Mux155~1_combout\ & ( (!\SW[2]~input_o\) # (\c1|Mux155~0_combout\) ) ) ) # ( !\c1|Mux155~2_combout\ & ( \c1|Mux155~1_combout\ & ( (!\SW[2]~input_o\ & (\SW[3]~input_o\)) # (\SW[2]~input_o\ & 
-- ((\c1|Mux155~0_combout\))) ) ) ) # ( \c1|Mux155~2_combout\ & ( !\c1|Mux155~1_combout\ & ( (!\SW[2]~input_o\ & (!\SW[3]~input_o\)) # (\SW[2]~input_o\ & ((\c1|Mux155~0_combout\))) ) ) ) # ( !\c1|Mux155~2_combout\ & ( !\c1|Mux155~1_combout\ & ( 
-- (\SW[2]~input_o\ & \c1|Mux155~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011100010001011101101000100011101111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datad => \c1|ALT_INV_Mux155~0_combout\,
	datae => \c1|ALT_INV_Mux155~2_combout\,
	dataf => \c1|ALT_INV_Mux155~1_combout\,
	combout => \c1|Mux155~3_combout\);

-- Location: FF_X29_Y6_N2
\c1|cubeout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux155~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(6));

-- Location: FF_X29_Y6_N32
\rc1|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|cubeout\(6),
	sclr => \ALT_INV_KEY[3]~input_o\,
	sload => VCC,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(6));

-- Location: LABCELL_X31_Y5_N24
\c1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux20~0_combout\ = ( \rc1|q\(135) & ( \rc1|q\(159) & ( ((\rc1|q\(114)) # (\SW[1]~input_o\)) # (\SW[0]~input_o\) ) ) ) # ( !\rc1|q\(135) & ( \rc1|q\(159) & ( ((!\SW[0]~input_o\ & \rc1|q\(114))) # (\SW[1]~input_o\) ) ) ) # ( \rc1|q\(135) & ( 
-- !\rc1|q\(159) & ( (!\SW[1]~input_o\ & ((\rc1|q\(114)) # (\SW[0]~input_o\))) ) ) ) # ( !\rc1|q\(135) & ( !\rc1|q\(159) & ( (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & \rc1|q\(114))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000001100001111000000001111110011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \rc1|ALT_INV_q\(114),
	datae => \rc1|ALT_INV_q\(135),
	dataf => \rc1|ALT_INV_q\(159),
	combout => \c1|Mux20~0_combout\);

-- Location: LABCELL_X31_Y5_N30
\c1|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux20~1_combout\ = ( \c1|Mux161~6_combout\ & ( \c1|Mux20~0_combout\ & ( (!\c1|cubeout[105]~12_combout\) # ((!\c1|cubeout[105]~11_combout\ & (\c1|Mux161~8_combout\)) # (\c1|cubeout[105]~11_combout\ & ((\rc1|q\(6))))) ) ) ) # ( !\c1|Mux161~6_combout\ & 
-- ( \c1|Mux20~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & (\c1|Mux161~8_combout\)) # (\c1|cubeout[105]~11_combout\ & ((\rc1|q\(6)))))) ) ) ) # ( 
-- \c1|Mux161~6_combout\ & ( !\c1|Mux20~0_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\)))) # (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & (\c1|Mux161~8_combout\)) # (\c1|cubeout[105]~11_combout\ & 
-- ((\rc1|q\(6)))))) ) ) ) # ( !\c1|Mux161~6_combout\ & ( !\c1|Mux20~0_combout\ & ( (\c1|cubeout[105]~12_combout\ & ((!\c1|cubeout[105]~11_combout\ & (\c1|Mux161~8_combout\)) # (\c1|cubeout[105]~11_combout\ & ((\rc1|q\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \c1|ALT_INV_Mux161~8_combout\,
	datac => \rc1|ALT_INV_q\(6),
	datad => \c1|ALT_INV_cubeout[105]~11_combout\,
	datae => \c1|ALT_INV_Mux161~6_combout\,
	dataf => \c1|ALT_INV_Mux20~0_combout\,
	combout => \c1|Mux20~1_combout\);

-- Location: FF_X31_Y5_N32
\c1|cubeout[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux20~1_combout\,
	asdata => \rc1|q\(141),
	sload => \c1|cubeout[105]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(141));

-- Location: LABCELL_X30_Y5_N24
\rc1|q[141]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[141]~feeder_combout\ = ( \c1|cubeout\(141) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(141),
	combout => \rc1|q[141]~feeder_combout\);

-- Location: FF_X30_Y5_N26
\rc1|q[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[141]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(141));

-- Location: LABCELL_X30_Y7_N54
\c1|Mux161~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~8_combout\ = ( \rc1|q\(99) & ( (\SW[0]~input_o\) # (\rc1|q\(141)) ) ) # ( !\rc1|q\(99) & ( (\rc1|q\(141) & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(141),
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \rc1|ALT_INV_q\(99),
	combout => \c1|Mux161~8_combout\);

-- Location: LABCELL_X30_Y7_N6
\c1|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux62~1_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\SW[2]~input_o\ & (((\rc1|q\(81))))) # (\SW[2]~input_o\ & (\rc1|q\(108))))) # (\SW[0]~input_o\ & ((((\rc1|q\(99)))))) ) ) # ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ 
-- & ((\rc1|q\(99)))) # (\SW[2]~input_o\ & (\rc1|q\(108)))))) # (\SW[0]~input_o\ & (((!\SW[2]~input_o\ & (\rc1|q\(24))) # (\SW[2]~input_o\ & ((\rc1|q\(99))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110001000100000000110100010000111111011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(108),
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \rc1|ALT_INV_q\(24),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \rc1|ALT_INV_q\(99),
	datag => \rc1|ALT_INV_q\(81),
	combout => \c1|Mux62~1_combout\);

-- Location: LABCELL_X30_Y7_N18
\c1|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux62~0_combout\ = ( \rc1|q\(72) & ( \c1|Mux62~1_combout\ & ( (!\c1|cubeout[105]~11_combout\) # ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~8_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(105))))) ) ) ) # ( !\rc1|q\(72) & ( 
-- \c1|Mux62~1_combout\ & ( (!\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\)) # (\c1|Mux161~8_combout\))) # (\c1|cubeout[105]~12_combout\ & (((\c1|cubeout[105]~11_combout\ & \rc1|q\(105))))) ) ) ) # ( \rc1|q\(72) & ( !\c1|Mux62~1_combout\ & 
-- ( (!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~8_combout\ & (\c1|cubeout[105]~11_combout\))) # (\c1|cubeout[105]~12_combout\ & (((!\c1|cubeout[105]~11_combout\) # (\rc1|q\(105))))) ) ) ) # ( !\rc1|q\(72) & ( !\c1|Mux62~1_combout\ & ( 
-- (\c1|cubeout[105]~11_combout\ & ((!\c1|cubeout[105]~12_combout\ & (\c1|Mux161~8_combout\)) # (\c1|cubeout[105]~12_combout\ & ((\rc1|q\(105)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_cubeout[105]~12_combout\,
	datab => \c1|ALT_INV_Mux161~8_combout\,
	datac => \c1|ALT_INV_cubeout[105]~11_combout\,
	datad => \rc1|ALT_INV_q\(105),
	datae => \rc1|ALT_INV_q\(72),
	dataf => \c1|ALT_INV_Mux62~1_combout\,
	combout => \c1|Mux62~0_combout\);

-- Location: FF_X30_Y7_N19
\c1|cubeout[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux62~0_combout\,
	asdata => \rc1|q\(99),
	sload => \c1|cubeout[78]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(99));

-- Location: LABCELL_X31_Y7_N15
\rc1|q[99]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q[99]~feeder_combout\ = ( \c1|cubeout\(99) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \c1|ALT_INV_cubeout\(99),
	combout => \rc1|q[99]~feeder_combout\);

-- Location: FF_X31_Y7_N17
\rc1|q[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q[99]~feeder_combout\,
	sclr => \ALT_INV_KEY[3]~input_o\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(99));

-- Location: LABCELL_X36_Y6_N42
\c1|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux53~0_combout\ = ( \rc1|q\(126) & ( \c1|cubeout[47]~8_combout\ & ( (!\c1|cubeout[47]~7_combout\ & (\rc1|q\(114))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(54)))) ) ) ) # ( !\rc1|q\(126) & ( \c1|cubeout[47]~8_combout\ & ( 
-- (!\c1|cubeout[47]~7_combout\ & (\rc1|q\(114))) # (\c1|cubeout[47]~7_combout\ & ((\rc1|q\(54)))) ) ) ) # ( \rc1|q\(126) & ( !\c1|cubeout[47]~8_combout\ & ( (!\c1|cubeout[47]~7_combout\) # (\rc1|q\(135)) ) ) ) # ( !\rc1|q\(126) & ( 
-- !\c1|cubeout[47]~8_combout\ & ( (\rc1|q\(135) & \c1|cubeout[47]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(114),
	datab => \rc1|ALT_INV_q\(135),
	datac => \rc1|ALT_INV_q\(54),
	datad => \c1|ALT_INV_cubeout[47]~7_combout\,
	datae => \rc1|ALT_INV_q\(126),
	dataf => \c1|ALT_INV_cubeout[47]~8_combout\,
	combout => \c1|Mux53~0_combout\);

-- Location: LABCELL_X36_Y5_N24
\c1|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux53~1_combout\ = ( !\SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & (\rc1|q\(108))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux53~0_combout\))) # (\c1|cubeout[73]~17_combout\ & (\rc1|q\(33)))))) ) ) # ( 
-- \SW[0]~input_o\ & ( (!\c1|cubeout[73]~16_combout\ & ((!\c1|cubeout[73]~17_combout\ & (\rc1|q\(108))) # (\c1|cubeout[73]~17_combout\ & (((\rc1|q\(99))))))) # (\c1|cubeout[73]~16_combout\ & (((!\c1|cubeout[73]~17_combout\ & ((\c1|Mux53~0_combout\))) # 
-- (\c1|cubeout[73]~17_combout\ & (\rc1|q\(108)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001000111010001000001110101110111010001110111011100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(108),
	datab => \c1|ALT_INV_cubeout[73]~16_combout\,
	datac => \rc1|ALT_INV_q\(99),
	datad => \c1|ALT_INV_cubeout[73]~17_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \c1|ALT_INV_Mux53~0_combout\,
	datag => \rc1|ALT_INV_q\(33),
	combout => \c1|Mux53~1_combout\);

-- Location: FF_X36_Y5_N26
\c1|cubeout[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux53~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(108));

-- Location: LABCELL_X36_Y5_N54
\rc1|q~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~61_combout\ = ( \c1|cubeout\(108) ) # ( !\c1|cubeout\(108) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(108),
	combout => \rc1|q~61_combout\);

-- Location: FF_X36_Y5_N56
\rc1|q[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~61_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(108));

-- Location: LABCELL_X29_Y6_N6
\c1|Mux107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux107~0_combout\ = ( \c1|Mux161~28_combout\ & ( \c1|Mux161~4_combout\ & ( (!\SW[2]~input_o\ & (((\c1|Mux161~35_combout\) # (\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(108)))) ) ) ) # ( !\c1|Mux161~28_combout\ & ( 
-- \c1|Mux161~4_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\ & \c1|Mux161~35_combout\)))) # (\SW[2]~input_o\ & (((!\SW[1]~input_o\)) # (\rc1|q\(108)))) ) ) ) # ( \c1|Mux161~28_combout\ & ( !\c1|Mux161~4_combout\ & ( (!\SW[2]~input_o\ & 
-- (((\c1|Mux161~35_combout\) # (\SW[1]~input_o\)))) # (\SW[2]~input_o\ & (\rc1|q\(108) & (\SW[1]~input_o\))) ) ) ) # ( !\c1|Mux161~28_combout\ & ( !\c1|Mux161~4_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[1]~input_o\ & \c1|Mux161~35_combout\)))) # 
-- (\SW[2]~input_o\ & (\rc1|q\(108) & (\SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(108),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \c1|ALT_INV_Mux161~35_combout\,
	datae => \c1|ALT_INV_Mux161~28_combout\,
	dataf => \c1|ALT_INV_Mux161~4_combout\,
	combout => \c1|Mux107~0_combout\);

-- Location: LABCELL_X30_Y6_N30
\c1|Mux161~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux161~22_combout\ = ( \rc1|q\(72) & ( \rc1|q\(54) ) ) # ( !\rc1|q\(72) & ( \rc1|q\(54) & ( !\SW[0]~input_o\ ) ) ) # ( \rc1|q\(72) & ( !\rc1|q\(54) & ( \SW[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datae => \rc1|ALT_INV_q\(72),
	dataf => \rc1|ALT_INV_q\(54),
	combout => \c1|Mux161~22_combout\);

-- Location: LABCELL_X29_Y6_N48
\c1|Mux107~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Mux107~1_combout\ = ( \c1|Mux161~14_combout\ & ( \c1|Mux161~22_combout\ & ( ((!\c1|cubeout[56]~30_combout\ & (\rc1|q\(54))) # (\c1|cubeout[56]~30_combout\ & ((\c1|Mux107~0_combout\)))) # (\c1|cubeout[56]~31_combout\) ) ) ) # ( !\c1|Mux161~14_combout\ 
-- & ( \c1|Mux161~22_combout\ & ( (!\c1|cubeout[56]~30_combout\ & (((\c1|cubeout[56]~31_combout\)) # (\rc1|q\(54)))) # (\c1|cubeout[56]~30_combout\ & (((\c1|Mux107~0_combout\ & !\c1|cubeout[56]~31_combout\)))) ) ) ) # ( \c1|Mux161~14_combout\ & ( 
-- !\c1|Mux161~22_combout\ & ( (!\c1|cubeout[56]~30_combout\ & (\rc1|q\(54) & ((!\c1|cubeout[56]~31_combout\)))) # (\c1|cubeout[56]~30_combout\ & (((\c1|cubeout[56]~31_combout\) # (\c1|Mux107~0_combout\)))) ) ) ) # ( !\c1|Mux161~14_combout\ & ( 
-- !\c1|Mux161~22_combout\ & ( (!\c1|cubeout[56]~31_combout\ & ((!\c1|cubeout[56]~30_combout\ & (\rc1|q\(54))) # (\c1|cubeout[56]~30_combout\ & ((\c1|Mux107~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(54),
	datab => \c1|ALT_INV_Mux107~0_combout\,
	datac => \c1|ALT_INV_cubeout[56]~30_combout\,
	datad => \c1|ALT_INV_cubeout[56]~31_combout\,
	datae => \c1|ALT_INV_Mux161~14_combout\,
	dataf => \c1|ALT_INV_Mux161~22_combout\,
	combout => \c1|Mux107~1_combout\);

-- Location: FF_X29_Y6_N50
\c1|cubeout[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \c1|Mux107~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|cubeout\(54));

-- Location: LABCELL_X29_Y6_N36
\rc1|q~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \rc1|q~76_combout\ = ( \c1|cubeout\(54) ) # ( !\c1|cubeout\(54) & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[3]~input_o\,
	dataf => \c1|ALT_INV_cubeout\(54),
	combout => \rc1|q~76_combout\);

-- Location: FF_X29_Y6_N38
\rc1|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rc1|q~76_combout\,
	ena => \rc1|q[32]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rc1|q\(54));

-- Location: LABCELL_X35_Y5_N30
\dcc|Selector2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~17_combout\ = ( \rc1|q\(102) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(54))) # (\dcc|drawState\(5) & ((\rc1|q\(150)))) ) ) ) # ( !\rc1|q\(102) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(54))) # 
-- (\dcc|drawState\(5) & ((\rc1|q\(150)))) ) ) ) # ( \rc1|q\(102) & ( !\dcc|drawState\(4) & ( (\dcc|drawState\(5)) # (\rc1|q\(6)) ) ) ) # ( !\rc1|q\(102) & ( !\dcc|drawState\(4) & ( (\rc1|q\(6) & !\dcc|drawState\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(54),
	datab => \rc1|ALT_INV_q\(6),
	datac => \rc1|ALT_INV_q\(150),
	datad => \dcc|ALT_INV_drawState\(5),
	datae => \rc1|ALT_INV_q\(102),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \dcc|Selector2~17_combout\);

-- Location: LABCELL_X35_Y4_N51
\rtl~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~100_combout\ = ( \rc1|q\(9) & ( \rc1|q\(105) & ( (!\dcc|drawState\(4)) # ((!\dcc|drawState\(5) & (\rc1|q\(57))) # (\dcc|drawState\(5) & ((\rc1|q\(153))))) ) ) ) # ( !\rc1|q\(9) & ( \rc1|q\(105) & ( (!\dcc|drawState\(5) & (\rc1|q\(57) & 
-- ((\dcc|drawState\(4))))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4)) # (\rc1|q\(153))))) ) ) ) # ( \rc1|q\(9) & ( !\rc1|q\(105) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(4))) # (\rc1|q\(57)))) # (\dcc|drawState\(5) & (((\rc1|q\(153) & 
-- \dcc|drawState\(4))))) ) ) ) # ( !\rc1|q\(9) & ( !\rc1|q\(105) & ( (\dcc|drawState\(4) & ((!\dcc|drawState\(5) & (\rc1|q\(57))) # (\dcc|drawState\(5) & ((\rc1|q\(153)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(57),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(153),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(9),
	dataf => \rc1|ALT_INV_q\(105),
	combout => \rtl~100_combout\);

-- Location: MLABCELL_X34_Y4_N57
\rtl~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~98_combout\ = ( \rc1|q\(12) & ( \dcc|drawState\(4) & ( (\rc1|q\(51)) # (\dcc|drawState\(5)) ) ) ) # ( !\rc1|q\(12) & ( \dcc|drawState\(4) & ( (!\dcc|drawState\(5) & \rc1|q\(51)) ) ) ) # ( \rc1|q\(12) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & 
-- ((\rc1|q\(3)))) # (\dcc|drawState\(5) & (\rc1|q\(99))) ) ) ) # ( !\rc1|q\(12) & ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & ((\rc1|q\(3)))) # (\dcc|drawState\(5) & (\rc1|q\(99))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(99),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(51),
	datad => \rc1|ALT_INV_q\(3),
	datae => \rc1|ALT_INV_q\(12),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~98_combout\);

-- Location: MLABCELL_X34_Y4_N45
\dcc|Selector2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~19_combout\ = ( \rtl~100_combout\ & ( \rtl~98_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector2~0_combout\)) # (\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\ & !\dcc|drawState\(2))))) ) ) ) # ( !\rtl~100_combout\ & ( \rtl~98_combout\ 
-- & ( (\dcc|Selector2~0_combout\ & !\dcc|drawState\(0)) ) ) ) # ( \rtl~100_combout\ & ( !\rtl~98_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector2~0_combout\ & ((\dcc|drawState\(2))))) # (\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\ & 
-- !\dcc|drawState\(2))))) ) ) ) # ( !\rtl~100_combout\ & ( !\rtl~98_combout\ & ( (\dcc|Selector2~0_combout\ & (!\dcc|drawState\(0) & \dcc|drawState\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000110101000001010000010100000101001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector2~0_combout\,
	datab => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_drawState\(2),
	datae => \ALT_INV_rtl~100_combout\,
	dataf => \ALT_INV_rtl~98_combout\,
	combout => \dcc|Selector2~19_combout\);

-- Location: MLABCELL_X34_Y5_N12
\rtl~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~201_combout\ = ( \dcc|drawState\(5) & ( (\rc1|q\(117) & !\dcc|drawState\(4)) ) ) # ( !\dcc|drawState\(5) & ( (!\dcc|drawState\(4) & ((\rc1|q\(21)))) # (\dcc|drawState\(4) & (\rc1|q\(69))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(117),
	datab => \dcc|ALT_INV_drawState\(4),
	datac => \rc1|ALT_INV_q\(69),
	datad => \rc1|ALT_INV_q\(21),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~201_combout\);

-- Location: MLABCELL_X34_Y6_N42
\rtl~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~206_combout\ = ( \dcc|drawState\(4) & ( \rc1|q\(120) & ( !\dcc|drawState\(5) ) ) ) # ( !\dcc|drawState\(4) & ( \rc1|q\(120) & ( (!\dcc|drawState\(5) & ((\rc1|q\(18)))) # (\dcc|drawState\(5) & (\rc1|q\(114))) ) ) ) # ( !\dcc|drawState\(4) & ( 
-- !\rc1|q\(120) & ( (!\dcc|drawState\(5) & ((\rc1|q\(18)))) # (\dcc|drawState\(5) & (\rc1|q\(114))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000000000000011101000111011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(114),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(18),
	datae => \dcc|ALT_INV_drawState\(4),
	dataf => \rc1|ALT_INV_q\(120),
	combout => \rtl~206_combout\);

-- Location: MLABCELL_X34_Y6_N18
\dcc|Selector2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~18_combout\ = ( \dcc|Selector0~0_combout\ & ( \dcc|Selector2~0_combout\ & ( (!\dcc|drawState\(2)) # (((\rtl~201_combout\ & \dcc|drawState\(0))) # (\rtl~206_combout\)) ) ) ) # ( !\dcc|Selector0~0_combout\ & ( \dcc|Selector2~0_combout\ & ( 
-- (\dcc|drawState\(0) & ((!\dcc|drawState\(2)) # (\rtl~206_combout\))) ) ) ) # ( \dcc|Selector0~0_combout\ & ( !\dcc|Selector2~0_combout\ & ( (!\dcc|drawState\(2) & (((!\dcc|drawState\(0))))) # (\dcc|drawState\(2) & ((!\dcc|drawState\(0) & 
-- ((\rtl~206_combout\))) # (\dcc|drawState\(0) & (\rtl~201_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000011111000100001010000011111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \ALT_INV_rtl~201_combout\,
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \ALT_INV_rtl~206_combout\,
	datae => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector2~18_combout\);

-- Location: MLABCELL_X34_Y4_N36
\dcc|Selector2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~4_combout\ = ( \dcc|Selector2~18_combout\ & ( (!\dcc|drawState\(2) & (!\dcc|Selector2~17_combout\ & !\dcc|Selector2~19_combout\)) ) ) # ( !\dcc|Selector2~18_combout\ & ( (!\dcc|Selector2~19_combout\) # ((\dcc|drawState\(2) & 
-- !\dcc|Selector2~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101000100111111110100010010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_Selector2~3_combout\,
	datac => \dcc|ALT_INV_Selector2~17_combout\,
	datad => \dcc|ALT_INV_Selector2~19_combout\,
	dataf => \dcc|ALT_INV_Selector2~18_combout\,
	combout => \dcc|Selector2~4_combout\);

-- Location: MLABCELL_X34_Y4_N24
\rtl~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~97_combout\ = ( \dcc|drawState\(5) & ( \dcc|drawState\(4) & ( \rc1|q\(141) ) ) ) # ( !\dcc|drawState\(5) & ( \dcc|drawState\(4) & ( \rc1|q\(45) ) ) ) # ( \dcc|drawState\(5) & ( !\dcc|drawState\(4) & ( \rc1|q\(12) ) ) ) # ( !\dcc|drawState\(5) & ( 
-- !\dcc|drawState\(4) & ( \rc1|q\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(45),
	datab => \rc1|ALT_INV_q\(141),
	datac => \rc1|ALT_INV_q\(0),
	datad => \rc1|ALT_INV_q\(12),
	datae => \dcc|ALT_INV_drawState\(5),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~97_combout\);

-- Location: MLABCELL_X34_Y4_N42
\dcc|Selector2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~13_combout\ = ( \rtl~98_combout\ & ( \rtl~97_combout\ & ( (!\dcc|drawState\(0) & (\dcc|Selector2~0_combout\)) # (\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\ & !\dcc|drawState\(2))))) ) ) ) # ( !\rtl~98_combout\ & ( \rtl~97_combout\ & 
-- ( (\dcc|Selector2~0_combout\ & !\dcc|drawState\(0)) ) ) ) # ( \rtl~98_combout\ & ( !\rtl~97_combout\ & ( (!\dcc|drawState\(2) & (((\dcc|Selector0~0_combout\ & \dcc|drawState\(0))))) # (\dcc|drawState\(2) & (\dcc|Selector2~0_combout\ & 
-- ((!\dcc|drawState\(0))))) ) ) ) # ( !\rtl~98_combout\ & ( !\rtl~97_combout\ & ( (\dcc|Selector2~0_combout\ & (\dcc|drawState\(2) & !\dcc|drawState\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010011000001010101000000000101010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector2~0_combout\,
	datab => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \dcc|ALT_INV_drawState\(2),
	datad => \dcc|ALT_INV_drawState\(0),
	datae => \ALT_INV_rtl~98_combout\,
	dataf => \ALT_INV_rtl~97_combout\,
	combout => \dcc|Selector2~13_combout\);

-- Location: LABCELL_X35_Y5_N24
\dcc|Selector2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~11_combout\ = ( \dcc|drawState\(5) & ( \rc1|q\(96) & ( (!\dcc|drawState\(4)) # (\rc1|q\(144)) ) ) ) # ( !\dcc|drawState\(5) & ( \rc1|q\(96) & ( (!\dcc|drawState\(4) & ((\rc1|q\(0)))) # (\dcc|drawState\(4) & (\rc1|q\(48))) ) ) ) # ( 
-- \dcc|drawState\(5) & ( !\rc1|q\(96) & ( (\dcc|drawState\(4) & \rc1|q\(144)) ) ) ) # ( !\dcc|drawState\(5) & ( !\rc1|q\(96) & ( (!\dcc|drawState\(4) & ((\rc1|q\(0)))) # (\dcc|drawState\(4) & (\rc1|q\(48))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(48),
	datac => \rc1|ALT_INV_q\(0),
	datad => \rc1|ALT_INV_q\(144),
	datae => \dcc|ALT_INV_drawState\(5),
	dataf => \rc1|ALT_INV_q\(96),
	combout => \dcc|Selector2~11_combout\);

-- Location: LABCELL_X35_Y6_N24
\rtl~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~101_combout\ = ( \dcc|drawState\(5) & ( \rc1|q\(15) & ( (!\dcc|drawState\(4) & (\rc1|q\(111))) # (\dcc|drawState\(4) & ((\rc1|q\(159)))) ) ) ) # ( !\dcc|drawState\(5) & ( \rc1|q\(15) & ( (!\dcc|drawState\(4)) # (\rc1|q\(63)) ) ) ) # ( 
-- \dcc|drawState\(5) & ( !\rc1|q\(15) & ( (!\dcc|drawState\(4) & (\rc1|q\(111))) # (\dcc|drawState\(4) & ((\rc1|q\(159)))) ) ) ) # ( !\dcc|drawState\(5) & ( !\rc1|q\(15) & ( (\dcc|drawState\(4) & \rc1|q\(63)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \rc1|ALT_INV_q\(63),
	datac => \rc1|ALT_INV_q\(111),
	datad => \rc1|ALT_INV_q\(159),
	datae => \dcc|ALT_INV_drawState\(5),
	dataf => \rc1|ALT_INV_q\(15),
	combout => \rtl~101_combout\);

-- Location: MLABCELL_X34_Y4_N15
\rtl~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~99_combout\ = ( \dcc|drawState\(5) & ( \dcc|drawState\(4) & ( \rc1|q\(156) ) ) ) # ( !\dcc|drawState\(5) & ( \dcc|drawState\(4) & ( \rc1|q\(60) ) ) ) # ( \dcc|drawState\(5) & ( !\dcc|drawState\(4) & ( \rc1|q\(108) ) ) ) # ( !\dcc|drawState\(5) & ( 
-- !\dcc|drawState\(4) & ( \rc1|q\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(108),
	datab => \rc1|ALT_INV_q\(12),
	datac => \rc1|ALT_INV_q\(156),
	datad => \rc1|ALT_INV_q\(60),
	datae => \dcc|ALT_INV_drawState\(5),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~99_combout\);

-- Location: MLABCELL_X34_Y4_N6
\dcc|Selector2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~12_combout\ = ( \dcc|drawState\(2) & ( \rtl~99_combout\ & ( (!\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\)))) # (\dcc|drawState\(0) & (((\rtl~101_combout\ & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\))) ) ) ) # ( 
-- !\dcc|drawState\(2) & ( \rtl~99_combout\ & ( (!\dcc|drawState\(0) & ((\dcc|Selector0~0_combout\))) # (\dcc|drawState\(0) & (\dcc|Selector2~0_combout\)) ) ) ) # ( \dcc|drawState\(2) & ( !\rtl~99_combout\ & ( (\rtl~101_combout\ & (\dcc|drawState\(0) & 
-- \dcc|Selector0~0_combout\)) ) ) ) # ( !\dcc|drawState\(2) & ( !\rtl~99_combout\ & ( (!\dcc|drawState\(0) & ((\dcc|Selector0~0_combout\))) # (\dcc|drawState\(0) & (\dcc|Selector2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000000000001100000101111101010000010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector2~0_combout\,
	datab => \ALT_INV_rtl~101_combout\,
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \ALT_INV_rtl~99_combout\,
	combout => \dcc|Selector2~12_combout\);

-- Location: MLABCELL_X34_Y4_N30
\dcc|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~1_combout\ = ( \dcc|Selector2~12_combout\ & ( (!\dcc|drawState\(2) & (!\dcc|Selector2~13_combout\ & !\dcc|Selector2~11_combout\)) ) ) # ( !\dcc|Selector2~12_combout\ & ( (!\dcc|Selector2~13_combout\) # ((\dcc|drawState\(2) & 
-- !\rtl~100_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111001100110111011100110010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_Selector2~13_combout\,
	datac => \dcc|ALT_INV_Selector2~11_combout\,
	datad => \ALT_INV_rtl~100_combout\,
	dataf => \dcc|ALT_INV_Selector2~12_combout\,
	combout => \dcc|Selector2~1_combout\);

-- Location: LABCELL_X37_Y5_N54
\rtl~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~203_combout\ = ( \dcc|drawState\(4) & ( (\rc1|q\(84) & !\dcc|drawState\(5)) ) ) # ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & ((\rc1|q\(36)))) # (\dcc|drawState\(5) & (\rc1|q\(132))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(132),
	datab => \rc1|ALT_INV_q\(84),
	datac => \rc1|ALT_INV_q\(36),
	datad => \dcc|ALT_INV_drawState\(5),
	datae => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~203_combout\);

-- Location: LABCELL_X36_Y5_N39
\dcc|Selector2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~14_combout\ = ( \rtl~203_combout\ & ( \dcc|Selector2~0_combout\ & ( (((\rtl~186_combout\ & \rc1|q\(81))) # (\dcc|drawState\(0))) # (\dcc|Selector0~0_combout\) ) ) ) # ( !\rtl~203_combout\ & ( \dcc|Selector2~0_combout\ & ( (\rtl~186_combout\ 
-- & (\rc1|q\(81) & !\dcc|drawState\(0))) ) ) ) # ( \rtl~203_combout\ & ( !\dcc|Selector2~0_combout\ & ( (\dcc|Selector0~0_combout\ & !\dcc|drawState\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000011000000000101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector0~0_combout\,
	datab => \ALT_INV_rtl~186_combout\,
	datac => \rc1|ALT_INV_q\(81),
	datad => \dcc|ALT_INV_drawState\(0),
	datae => \ALT_INV_rtl~203_combout\,
	dataf => \dcc|ALT_INV_Selector2~0_combout\,
	combout => \dcc|Selector2~14_combout\);

-- Location: LABCELL_X36_Y4_N6
\rtl~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~202_combout\ = ( \dcc|drawState\(4) & ( (\rc1|q\(75) & !\dcc|drawState\(5)) ) ) # ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & ((\rc1|q\(27)))) # (\dcc|drawState\(5) & (\rc1|q\(123))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(75),
	datab => \rc1|ALT_INV_q\(123),
	datac => \rc1|ALT_INV_q\(27),
	datad => \dcc|ALT_INV_drawState\(5),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~202_combout\);

-- Location: LABCELL_X35_Y4_N36
\rtl~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~204_combout\ = ( \dcc|drawState\(5) & ( (!\dcc|drawState\(4) & \rc1|q\(129)) ) ) # ( !\dcc|drawState\(5) & ( (\rc1|q\(33) & !\dcc|drawState\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rc1|ALT_INV_q\(33),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(129),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \rtl~204_combout\);

-- Location: MLABCELL_X34_Y6_N48
\rtl~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~205_combout\ = ( \rc1|q\(120) & ( (!\dcc|drawState\(5) & (((!\dcc|drawState\(4))) # (\rc1|q\(87)))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4) & \rc1|q\(135))))) ) ) # ( !\rc1|q\(120) & ( (!\dcc|drawState\(5) & (\rc1|q\(87) & 
-- (\dcc|drawState\(4)))) # (\dcc|drawState\(5) & (((!\dcc|drawState\(4) & \rc1|q\(135))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001000011010011000100111101001100010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(87),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(135),
	dataf => \rc1|ALT_INV_q\(120),
	combout => \rtl~205_combout\);

-- Location: MLABCELL_X34_Y4_N21
\dcc|Selector2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~16_combout\ = ( \dcc|drawState\(2) & ( \rtl~205_combout\ & ( (!\dcc|drawState\(0) & (\rtl~204_combout\ & ((\dcc|Selector2~0_combout\)))) # (\dcc|drawState\(0) & (((\dcc|Selector0~0_combout\)))) ) ) ) # ( !\dcc|drawState\(2) & ( 
-- \rtl~205_combout\ & ( (\dcc|drawState\(0) & \dcc|Selector0~0_combout\) ) ) ) # ( \dcc|drawState\(2) & ( !\rtl~205_combout\ & ( (!\dcc|drawState\(0) & (\rtl~204_combout\ & \dcc|Selector2~0_combout\)) ) ) ) # ( !\dcc|drawState\(2) & ( !\rtl~205_combout\ & ( 
-- (\dcc|drawState\(0) & \dcc|Selector0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000010001000000101000001010000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(0),
	datab => \ALT_INV_rtl~204_combout\,
	datac => \dcc|ALT_INV_Selector0~0_combout\,
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	datae => \dcc|ALT_INV_drawState\(2),
	dataf => \ALT_INV_rtl~205_combout\,
	combout => \dcc|Selector2~16_combout\);

-- Location: MLABCELL_X34_Y5_N21
\rtl~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~200_combout\ = ( \rc1|q\(120) & ( (!\dcc|drawState\(4) & (((\rc1|q\(24))) # (\dcc|drawState\(5)))) # (\dcc|drawState\(4) & (!\dcc|drawState\(5) & (\rc1|q\(72)))) ) ) # ( !\rc1|q\(120) & ( (!\dcc|drawState\(5) & ((!\dcc|drawState\(4) & 
-- ((\rc1|q\(24)))) # (\dcc|drawState\(4) & (\rc1|q\(72))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(4),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(72),
	datad => \rc1|ALT_INV_q\(24),
	dataf => \rc1|ALT_INV_q\(120),
	combout => \rtl~200_combout\);

-- Location: MLABCELL_X34_Y5_N48
\dcc|Selector2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~15_combout\ = ( \rtl~201_combout\ & ( (!\rtl~200_combout\ & (\dcc|Selector2~0_combout\ & (!\dcc|drawState\(0)))) # (\rtl~200_combout\ & (((!\dcc|drawState\(0) & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\))) ) ) # ( 
-- !\rtl~201_combout\ & ( (\rtl~200_combout\ & ((!\dcc|drawState\(0) & ((\dcc|Selector0~0_combout\))) # (\dcc|drawState\(0) & (\dcc|Selector2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000010101000100110001011100010011000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~200_combout\,
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \dcc|ALT_INV_drawState\(0),
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~201_combout\,
	combout => \dcc|Selector2~15_combout\);

-- Location: LABCELL_X35_Y4_N42
\dcc|Selector2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~2_combout\ = ( \dcc|Selector2~15_combout\ & ( (\dcc|drawState\(2) & (!\dcc|Selector2~14_combout\ & !\dcc|Selector2~16_combout\)) ) ) # ( !\dcc|Selector2~15_combout\ & ( (!\dcc|drawState\(2) & (((!\rtl~202_combout\) # 
-- (!\dcc|Selector2~16_combout\)))) # (\dcc|drawState\(2) & (!\dcc|Selector2~14_combout\ & ((!\dcc|Selector2~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010100000111011101010000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_Selector2~14_combout\,
	datac => \ALT_INV_rtl~202_combout\,
	datad => \dcc|ALT_INV_Selector2~16_combout\,
	dataf => \dcc|ALT_INV_Selector2~15_combout\,
	combout => \dcc|Selector2~2_combout\);

-- Location: MLABCELL_X34_Y6_N36
\rtl~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~207_combout\ = ( \rc1|q\(78) & ( (!\dcc|drawState\(5) & (((\rc1|q\(30)) # (\dcc|drawState\(4))))) # (\dcc|drawState\(5) & (\rc1|q\(126) & (!\dcc|drawState\(4)))) ) ) # ( !\rc1|q\(78) & ( (!\dcc|drawState\(4) & ((!\dcc|drawState\(5) & ((\rc1|q\(30)))) 
-- # (\dcc|drawState\(5) & (\rc1|q\(126))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010000101100000001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(5),
	datab => \rc1|ALT_INV_q\(126),
	datac => \dcc|ALT_INV_drawState\(4),
	datad => \rc1|ALT_INV_q\(30),
	datae => \rc1|ALT_INV_q\(78),
	combout => \rtl~207_combout\);

-- Location: MLABCELL_X34_Y6_N15
\dcc|Selector2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~5_combout\ = ( \rtl~202_combout\ & ( ((\dcc|Selector0~0_combout\ & \rtl~207_combout\)) # (\dcc|Selector2~0_combout\) ) ) # ( !\rtl~202_combout\ & ( (\dcc|Selector0~0_combout\ & \rtl~207_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \dcc|ALT_INV_Selector0~0_combout\,
	datad => \ALT_INV_rtl~207_combout\,
	dataf => \ALT_INV_rtl~202_combout\,
	combout => \dcc|Selector2~5_combout\);

-- Location: MLABCELL_X34_Y5_N30
\rtl~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~208_combout\ = ( \dcc|drawState\(4) & ( (\rc1|q\(90) & !\dcc|drawState\(5)) ) ) # ( !\dcc|drawState\(4) & ( (!\dcc|drawState\(5) & (\rc1|q\(42))) # (\dcc|drawState\(5) & ((\rc1|q\(138)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(90),
	datab => \dcc|ALT_INV_drawState\(5),
	datac => \rc1|ALT_INV_q\(42),
	datad => \rc1|ALT_INV_q\(138),
	dataf => \dcc|ALT_INV_drawState\(4),
	combout => \rtl~208_combout\);

-- Location: MLABCELL_X34_Y6_N12
\dcc|Selector2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~7_combout\ = ( \rtl~205_combout\ & ( ((\rtl~208_combout\ & \dcc|Selector0~0_combout\)) # (\dcc|Selector2~0_combout\) ) ) # ( !\rtl~205_combout\ & ( (\rtl~208_combout\ & \dcc|Selector0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dcc|ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_rtl~208_combout\,
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	dataf => \ALT_INV_rtl~205_combout\,
	combout => \dcc|Selector2~7_combout\);

-- Location: MLABCELL_X34_Y6_N0
\dcc|Selector2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~6_combout\ = ( \dcc|Selector2~0_combout\ & ( \rtl~204_combout\ & ( (\dcc|Selector0~0_combout\) # (\rtl~207_combout\) ) ) ) # ( !\dcc|Selector2~0_combout\ & ( \rtl~204_combout\ & ( \dcc|Selector0~0_combout\ ) ) ) # ( 
-- \dcc|Selector2~0_combout\ & ( !\rtl~204_combout\ & ( ((\rtl~186_combout\ & (\rc1|q\(81) & \dcc|Selector0~0_combout\))) # (\rtl~207_combout\) ) ) ) # ( !\dcc|Selector2~0_combout\ & ( !\rtl~204_combout\ & ( (\rtl~186_combout\ & (\rc1|q\(81) & 
-- \dcc|Selector0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011010101010101011100000000111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~207_combout\,
	datab => \ALT_INV_rtl~186_combout\,
	datac => \rc1|ALT_INV_q\(81),
	datad => \dcc|ALT_INV_Selector0~0_combout\,
	datae => \dcc|ALT_INV_Selector2~0_combout\,
	dataf => \ALT_INV_rtl~204_combout\,
	combout => \dcc|Selector2~6_combout\);

-- Location: LABCELL_X35_Y6_N51
\dcc|Selector0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector0~16_combout\ = ( \rc1|q\(12) & ( \dcc|drawState\(5) & ( (\rc1|q\(141) & !\dcc|drawState\(4)) ) ) ) # ( !\rc1|q\(12) & ( \dcc|drawState\(5) & ( (\rc1|q\(141) & !\dcc|drawState\(4)) ) ) ) # ( \rc1|q\(12) & ( !\dcc|drawState\(5) & ( 
-- (\dcc|drawState\(4)) # (\rc1|q\(45)) ) ) ) # ( !\rc1|q\(12) & ( !\dcc|drawState\(5) & ( (\rc1|q\(45) & !\dcc|drawState\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rc1|ALT_INV_q\(45),
	datac => \rc1|ALT_INV_q\(141),
	datad => \dcc|ALT_INV_drawState\(4),
	datae => \rc1|ALT_INV_q\(12),
	dataf => \dcc|ALT_INV_drawState\(5),
	combout => \dcc|Selector0~16_combout\);

-- Location: LABCELL_X35_Y6_N15
\dcc|Selector2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~8_combout\ = ( !\rc1|q\(159) & ( \dcc|WideOr57~0_combout\ & ( (!\rtl~208_combout\ & ((!\dcc|Selector0~0_combout\) # ((!\dcc|Selector0~16_combout\)))) # (\rtl~208_combout\ & (!\dcc|Selector2~0_combout\ & ((!\dcc|Selector0~0_combout\) # 
-- (!\dcc|Selector0~16_combout\)))) ) ) ) # ( \rc1|q\(159) & ( !\dcc|WideOr57~0_combout\ & ( (!\rtl~208_combout\ & ((!\dcc|Selector0~0_combout\) # ((!\dcc|Selector0~16_combout\)))) # (\rtl~208_combout\ & (!\dcc|Selector2~0_combout\ & 
-- ((!\dcc|Selector0~0_combout\) # (!\dcc|Selector0~16_combout\)))) ) ) ) # ( !\rc1|q\(159) & ( !\dcc|WideOr57~0_combout\ & ( (!\rtl~208_combout\ & ((!\dcc|Selector0~0_combout\) # ((!\dcc|Selector0~16_combout\)))) # (\rtl~208_combout\ & 
-- (!\dcc|Selector2~0_combout\ & ((!\dcc|Selector0~0_combout\) # (!\dcc|Selector0~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~208_combout\,
	datab => \dcc|ALT_INV_Selector0~0_combout\,
	datac => \dcc|ALT_INV_Selector0~16_combout\,
	datad => \dcc|ALT_INV_Selector2~0_combout\,
	datae => \rc1|ALT_INV_q\(159),
	dataf => \dcc|ALT_INV_WideOr57~0_combout\,
	combout => \dcc|Selector2~8_combout\);

-- Location: MLABCELL_X34_Y6_N33
\dcc|Selector2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~9_combout\ = ( \dcc|Selector2~6_combout\ & ( \dcc|Selector2~8_combout\ & ( (!\dcc|drawState\(2) & (((\dcc|drawState\(0))) # (\dcc|Selector2~5_combout\))) # (\dcc|drawState\(2) & (((\dcc|Selector2~7_combout\ & !\dcc|drawState\(0))))) ) ) ) # 
-- ( !\dcc|Selector2~6_combout\ & ( \dcc|Selector2~8_combout\ & ( (!\dcc|drawState\(0) & ((!\dcc|drawState\(2) & (\dcc|Selector2~5_combout\)) # (\dcc|drawState\(2) & ((\dcc|Selector2~7_combout\))))) ) ) ) # ( \dcc|Selector2~6_combout\ & ( 
-- !\dcc|Selector2~8_combout\ & ( ((!\dcc|drawState\(2) & (\dcc|Selector2~5_combout\)) # (\dcc|drawState\(2) & ((\dcc|Selector2~7_combout\)))) # (\dcc|drawState\(0)) ) ) ) # ( !\dcc|Selector2~6_combout\ & ( !\dcc|Selector2~8_combout\ & ( (!\dcc|drawState\(2) 
-- & (\dcc|Selector2~5_combout\ & ((!\dcc|drawState\(0))))) # (\dcc|drawState\(2) & (((\dcc|drawState\(0)) # (\dcc|Selector2~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101010101001001111111111100100111000000000010011110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_drawState\(2),
	datab => \dcc|ALT_INV_Selector2~5_combout\,
	datac => \dcc|ALT_INV_Selector2~7_combout\,
	datad => \dcc|ALT_INV_drawState\(0),
	datae => \dcc|ALT_INV_Selector2~6_combout\,
	dataf => \dcc|ALT_INV_Selector2~8_combout\,
	combout => \dcc|Selector2~9_combout\);

-- Location: MLABCELL_X34_Y4_N48
\dcc|Selector2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dcc|Selector2~10_combout\ = ( \dcc|Selector2~2_combout\ & ( \dcc|Selector2~9_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(1) & ((!\dcc|Selector2~1_combout\))) # (\dcc|drawState\(1) & (!\dcc|Selector2~4_combout\)))) # (\dcc|drawState\(3) & 
-- (((\dcc|drawState\(1))))) ) ) ) # ( !\dcc|Selector2~2_combout\ & ( \dcc|Selector2~9_combout\ & ( ((!\dcc|drawState\(1) & ((!\dcc|Selector2~1_combout\))) # (\dcc|drawState\(1) & (!\dcc|Selector2~4_combout\))) # (\dcc|drawState\(3)) ) ) ) # ( 
-- \dcc|Selector2~2_combout\ & ( !\dcc|Selector2~9_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(1) & ((!\dcc|Selector2~1_combout\))) # (\dcc|drawState\(1) & (!\dcc|Selector2~4_combout\)))) ) ) ) # ( !\dcc|Selector2~2_combout\ & ( 
-- !\dcc|Selector2~9_combout\ & ( (!\dcc|drawState\(3) & ((!\dcc|drawState\(1) & ((!\dcc|Selector2~1_combout\))) # (\dcc|drawState\(1) & (!\dcc|Selector2~4_combout\)))) # (\dcc|drawState\(3) & (((!\dcc|drawState\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000111000110010000000100011111011001110111100101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dcc|ALT_INV_Selector2~4_combout\,
	datab => \dcc|ALT_INV_drawState\(3),
	datac => \dcc|ALT_INV_drawState\(1),
	datad => \dcc|ALT_INV_Selector2~1_combout\,
	datae => \dcc|ALT_INV_Selector2~2_combout\,
	dataf => \dcc|ALT_INV_Selector2~9_combout\,
	combout => \dcc|Selector2~10_combout\);

-- Location: FF_X34_Y4_N50
\dcc|colour[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ce|Equal0~combout\,
	d => \dcc|Selector2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dcc|colour\(0));

-- Location: M10K_X38_Y4_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000600000C660000000000000000000000000000000600000C660000000000000000000000000000003E00000C660000000000000000000000000000003E00000C6600000000000000000000000000000000000000000000000000000000000000000000000007800000000000000000000000000000000000000786070000000000000000000000000000000001E187070000000000000000000000000000000061E19998C606000000000000000000000000000060679998C606000000000000000000000000000060619818C606000000000000000000000000000060619818C606000000000000000000000000000061E",
	mem_init2 => "79818DE3E0000000000000000000000000001F9E798071E3E0000000000000000000000000001F8001F8700C6000000000000000000000000000000001F8000C600000000000000000000000000000000000000C6000000000000000000000000000000000000007E000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000001CE00000000000000000000000000000000000007C1C000000000000000000000000000000000001FC07800000000000000000000000000000000007FC0460000000000000000000000000000000003FFC041C00000000000000000000000000000000FFFC040B80000000000000000000000000000003FFFC04087000000000000000000000000000001FFFFC04080C000000000000000",
	mem_init0 => "00000000000007FFFFF0408040000000000000000000000000001FFFFFCE408040000000000000000000000000007FFFFFC1C08040000000000000000000000000007FFFFFC0788040000000000000000000000000007FFFFFC0478040000000000000000000000000007FFFFFC040F040000000000000000000000000007FFFFFC0408E40000000000000000000000000007FFFFFC04081C0000000000000000000000000007FFFFFE0408040000000000000000000000000007FFFFFDC408040000000000000000000000000007FFFFFC3C08040000000000000000000000000007FFFFFC0708040000000000000000000000000007FFFFFC04C8040000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055400000000155015540000000000000000000000000000000000000000000000000000000000000500000000001550155400000000000000000000000000000000000000000000000000000000000005000000000010501414000000000000000000000000000000000000000000000000000000000000055400000000105014140000000000000000000000000000000000000000000000000000000000000554000000001550141400",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000007FFFFFC0438040000000000000000000000000007FFFFFC040F040000000000000000000000000007FFFFFC0408E40000000000000000000000000007FFFFFE04081C0000000000000000000000000007FFFFF1C408040000000000000000000000000007FFFFC03C08040000000000000000000000000007FFFF000F08040000000000000000000000000007FFFE0030C8040000000000000000000000000007FFF1C0C038040000000000000000000000000007FF803B0017040000000000000000000000000007FE00070060E40000000000000000000000000007FE0018C1801C0000000000000000000000000007E1C0603E003",
	mem_init2 => "000000000000000000000000000078031801F00C00000000000000000000000000006000E0060E30000000000000000000000000000060009C1801C000000000000000000000000000001C0303E007000000000000000000000000000000038C01E0180000000000000000000000000000000070061C60000000000000000000000000000000000E1803800000000000000000000000000000000001E0060000000000000000000000000000000000003818000000000000000000000000000000000000076000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E3CF9F00000000000000000000000000000000002448810000000000000000000000000000000000244881000000000000",
	mem_init0 => "000000000000000000000066488100000000000000000000000000000000002448810000000000000000000000000000000001E3C89F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_usm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y5_N39
\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)))) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: MLABCELL_X6_Y73_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


