{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752253804520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752253804526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 12 01:10:04 2025 " "Processing started: Sat Jul 12 01:10:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752253804526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253804526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Robot_arm -c Robot_arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off Robot_arm -c Robot_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253804526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752253805057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752253805057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/data_send_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/data_send_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_send_top " "Found entity 1: data_send_top" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/uart_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/uart_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_camera " "Found entity 1: uart_camera" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../rtl/UART_RX.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_packet.v(114) " "Verilog HDL information at uart_packet.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_packet.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_packet.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1752253813373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/uart_packet.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/uart_packet.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_packet " "Found entity 1: uart_packet" {  } { { "../rtl/uart_packet.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_packet.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/xyz_calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/xyz_calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xyz_calculate " "Found entity 1: xyz_calculate" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/warehouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/warehouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 warehouse " "Found entity 1: warehouse" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/uart_tx_pump.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/uart_tx_pump.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_pump " "Found entity 1: uart_tx_pump" {  } { { "../rtl/uart_tx_pump.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_tx_pump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/uart_robot_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/uart_robot_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_Robot_tx " "Found entity 1: uart_Robot_tx" {  } { { "../rtl/uart_Robot_tx.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_Robot_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/single_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/single_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_instruction " "Found entity 1: single_instruction" {  } { { "../rtl/single_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIM_COUNT tim_count key_detect.v(38) " "Verilog HDL Declaration information at key_detect.v(38): object \"TIM_COUNT\" differs only in case from object \"tim_count\" in the same scope" {  } { { "../rtl/key_detect.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/key_detect.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752253813445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/key_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/key_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_detect " "Found entity 1: key_detect" {  } { { "../rtl/key_detect.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/key_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/111/desktop/robot_arm/rtl/all_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/111/desktop/robot_arm/rtl/all_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_instruction " "Found entity 1: all_instruction" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/div_xyz/div_xyz.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/div_xyz/div_xyz.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_xyz " "Found entity 1: DIV_xyz" {  } { { "ip/DIV_xyz/DIV_xyz.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/DIV_xyz/DIV_xyz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/bottom_rom/bottom_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/bottom_rom/bottom_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottom_rom " "Found entity 1: bottom_rom" {  } { { "ip/bottom_rom/bottom_rom.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/bottom_rom/bottom_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/arm_rom/arm_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/arm_rom/arm_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_rom " "Found entity 1: arm_rom" {  } { { "ip/arm_rom/arm_rom.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/arm_rom/arm_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "POSEDGE key_detect.v(35) " "Verilog HDL Implicit Net warning at key_detect.v(35): created implicit net for \"POSEDGE\"" {  } { { "../rtl/key_detect.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/key_detect.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NEGEDGE key_detect.v(36) " "Verilog HDL Implicit Net warning at key_detect.v(36): created implicit net for \"NEGEDGE\"" {  } { { "../rtl/key_detect.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/key_detect.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_send_top " "Elaborating entity \"data_send_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752253813671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(203) " "Verilog HDL assignment warning at data_send_top.v(203): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813673 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(218) " "Verilog HDL assignment warning at data_send_top.v(218): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813673 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(225) " "Verilog HDL assignment warning at data_send_top.v(225): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(232) " "Verilog HDL assignment warning at data_send_top.v(232): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(246) " "Verilog HDL assignment warning at data_send_top.v(246): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(253) " "Verilog HDL assignment warning at data_send_top.v(253): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(260) " "Verilog HDL assignment warning at data_send_top.v(260): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(273) " "Verilog HDL assignment warning at data_send_top.v(273): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(280) " "Verilog HDL assignment warning at data_send_top.v(280): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(286) " "Verilog HDL assignment warning at data_send_top.v(286): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(297) " "Verilog HDL assignment warning at data_send_top.v(297): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 data_send_top.v(303) " "Verilog HDL assignment warning at data_send_top.v(303): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813674 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 data_send_top.v(307) " "Verilog HDL assignment warning at data_send_top.v(307): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(310) " "Verilog HDL assignment warning at data_send_top.v(310): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(317) " "Verilog HDL assignment warning at data_send_top.v(317): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(324) " "Verilog HDL assignment warning at data_send_top.v(324): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 data_send_top.v(330) " "Verilog HDL assignment warning at data_send_top.v(330): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 data_send_top.v(334) " "Verilog HDL assignment warning at data_send_top.v(334): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(337) " "Verilog HDL assignment warning at data_send_top.v(337): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(344) " "Verilog HDL assignment warning at data_send_top.v(344): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(350) " "Verilog HDL assignment warning at data_send_top.v(350): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(358) " "Verilog HDL assignment warning at data_send_top.v(358): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(365) " "Verilog HDL assignment warning at data_send_top.v(365): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 data_send_top.v(371) " "Verilog HDL assignment warning at data_send_top.v(371): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 data_send_top.v(375) " "Verilog HDL assignment warning at data_send_top.v(375): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(378) " "Verilog HDL assignment warning at data_send_top.v(378): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813675 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(385) " "Verilog HDL assignment warning at data_send_top.v(385): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813676 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(396) " "Verilog HDL assignment warning at data_send_top.v(396): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813676 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(403) " "Verilog HDL assignment warning at data_send_top.v(403): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813676 "|data_send_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_send_top.v(409) " "Verilog HDL assignment warning at data_send_top.v(409): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813676 "|data_send_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xyz_calculate xyz_calculate:xyz_calculate_inst " "Elaborating entity \"xyz_calculate\" for hierarchy \"xyz_calculate:xyz_calculate_inst\"" {  } { { "../rtl/data_send_top.v" "xyz_calculate_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 xyz_calculate.v(48) " "Verilog HDL or VHDL warning at xyz_calculate.v(48): object \"temp2\" assigned a value but never read" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752253813730 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 xyz_calculate.v(49) " "Verilog HDL or VHDL warning at xyz_calculate.v(49): object \"temp3\" assigned a value but never read" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(62) " "Verilog HDL assignment warning at xyz_calculate.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 xyz_calculate.v(69) " "Verilog HDL assignment warning at xyz_calculate.v(69): truncated value with size 16 to match size of target (6)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(72) " "Verilog HDL assignment warning at xyz_calculate.v(72): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(77) " "Verilog HDL assignment warning at xyz_calculate.v(77): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 xyz_calculate.v(80) " "Verilog HDL assignment warning at xyz_calculate.v(80): truncated value with size 16 to match size of target (6)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(83) " "Verilog HDL assignment warning at xyz_calculate.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(87) " "Verilog HDL assignment warning at xyz_calculate.v(87): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(90) " "Verilog HDL assignment warning at xyz_calculate.v(90): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(93) " "Verilog HDL assignment warning at xyz_calculate.v(93): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(98) " "Verilog HDL assignment warning at xyz_calculate.v(98): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(101) " "Verilog HDL assignment warning at xyz_calculate.v(101): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(105) " "Verilog HDL assignment warning at xyz_calculate.v(105): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(108) " "Verilog HDL assignment warning at xyz_calculate.v(108): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(111) " "Verilog HDL assignment warning at xyz_calculate.v(111): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(115) " "Verilog HDL assignment warning at xyz_calculate.v(115): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(119) " "Verilog HDL assignment warning at xyz_calculate.v(119): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(123) " "Verilog HDL assignment warning at xyz_calculate.v(123): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 xyz_calculate.v(126) " "Verilog HDL assignment warning at xyz_calculate.v(126): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/xyz_calculate.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253813731 "|data_send_top|xyz_calculate:xyz_calculate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottom_rom xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst " "Elaborating entity \"bottom_rom\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\"" {  } { { "../rtl/xyz_calculate.v" "bottom_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/bottom_rom/bottom_rom.v" "altsyncram_component" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/bottom_rom/bottom_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/bottom_rom/bottom_rom.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/bottom_rom/bottom_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bottom_rom.mif " "Parameter \"init_file\" = \"bottom_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813832 ""}  } { { "ip/bottom_rom/bottom_rom.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/bottom_rom/bottom_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752253813832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eq91 " "Found entity 1: altsyncram_eq91" {  } { { "db/altsyncram_eq91.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/altsyncram_eq91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253813897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253813897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eq91 xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component\|altsyncram_eq91:auto_generated " "Elaborating entity \"altsyncram_eq91\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|bottom_rom:bottom_inst\|altsyncram:altsyncram_component\|altsyncram_eq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_rom xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst " "Elaborating entity \"arm_rom\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\"" {  } { { "../rtl/xyz_calculate.v" "arm_rom_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/arm_rom/arm_rom.v" "altsyncram_component" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/arm_rom/arm_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/arm_rom/arm_rom.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/arm_rom/arm_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253813967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arm_rom.mif " "Parameter \"init_file\" = \"arm_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253813967 ""}  } { { "ip/arm_rom/arm_rom.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/arm_rom/arm_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752253813967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf91 " "Found entity 1: altsyncram_hf91" {  } { { "db/altsyncram_hf91.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/altsyncram_hf91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253814020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253814020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf91 xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component\|altsyncram_hf91:auto_generated " "Elaborating entity \"altsyncram_hf91\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|arm_rom:arm_rom_inst\|altsyncram:altsyncram_component\|altsyncram_hf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_xyz xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1 " "Elaborating entity \"DIV_xyz\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\"" {  } { { "../rtl/xyz_calculate.v" "DIV_inst1" { Text "C:/Users/111/Desktop/Robot_arm/rtl/xyz_calculate.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip/DIV_xyz/DIV_xyz.v" "LPM_DIVIDE_component" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/DIV_xyz/DIV_xyz.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip/DIV_xyz/DIV_xyz.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/DIV_xyz/DIV_xyz.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253814152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253814152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253814152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253814152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253814152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253814152 ""}  } { { "ip/DIV_xyz/DIV_xyz.v" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/ip/DIV_xyz/DIV_xyz.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752253814152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vos.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vos.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vos " "Found entity 1: lpm_divide_vos" {  } { { "db/lpm_divide_vos.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/lpm_divide_vos.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253814200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253814200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_vos xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated " "Elaborating entity \"lpm_divide_vos\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/quartus_18/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253814230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253814230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_cnh xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider " "Elaborating entity \"sign_div_unsign_cnh\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\"" {  } { { "db/lpm_divide_vos.tdf" "divider" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/lpm_divide_vos.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253814278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253814278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_caf xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider " "Elaborating entity \"alt_u_div_caf\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\"" {  } { { "db/sign_div_unsign_cnh.tdf" "divider" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/sign_div_unsign_cnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253814343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253814343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_0" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/alt_u_div_caf.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253814398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253814398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"xyz_calculate:xyz_calculate_inst\|DIV_xyz:DIV_inst1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vos:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_1" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/alt_u_div_caf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_instruction all_instruction:all_instruction_inst " "Elaborating entity \"all_instruction\" for hierarchy \"all_instruction:all_instruction_inst\"" {  } { { "../rtl/data_send_top.v" "all_instruction_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 all_instruction.v(62) " "Verilog HDL assignment warning at all_instruction.v(62): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 all_instruction.v(78) " "Verilog HDL assignment warning at all_instruction.v(78): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(105) " "Verilog HDL assignment warning at all_instruction.v(105): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(113) " "Verilog HDL assignment warning at all_instruction.v(113): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(127) " "Verilog HDL assignment warning at all_instruction.v(127): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(135) " "Verilog HDL assignment warning at all_instruction.v(135): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(149) " "Verilog HDL assignment warning at all_instruction.v(149): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(156) " "Verilog HDL assignment warning at all_instruction.v(156): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(170) " "Verilog HDL assignment warning at all_instruction.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(177) " "Verilog HDL assignment warning at all_instruction.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 all_instruction.v(192) " "Verilog HDL assignment warning at all_instruction.v(192): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814424 "|data_send_top|all_instruction:all_instruction_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_instruction all_instruction:all_instruction_inst\|single_instruction:single_instruction_inst " "Elaborating entity \"single_instruction\" for hierarchy \"all_instruction:all_instruction_inst\|single_instruction:single_instruction_inst\"" {  } { { "../rtl/all_instruction.v" "single_instruction_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 single_instruction.v(37) " "Verilog HDL assignment warning at single_instruction.v(37): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/single_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814431 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 single_instruction.v(68) " "Verilog HDL assignment warning at single_instruction.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/single_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814431 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 single_instruction.v(72) " "Verilog HDL assignment warning at single_instruction.v(72): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/single_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814431 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 single_instruction.v(92) " "Verilog HDL assignment warning at single_instruction.v(92): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/single_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814431 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_Robot_tx all_instruction:all_instruction_inst\|single_instruction:single_instruction_inst\|uart_Robot_tx:u_uart_Robot_tx " "Elaborating entity \"uart_Robot_tx\" for hierarchy \"all_instruction:all_instruction_inst\|single_instruction:single_instruction_inst\|uart_Robot_tx:u_uart_Robot_tx\"" {  } { { "../rtl/single_instruction.v" "u_uart_Robot_tx" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_Robot_tx.v(50) " "Verilog HDL assignment warning at uart_Robot_tx.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/uart_Robot_tx.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_Robot_tx.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814439 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_Robot_tx.v(69) " "Verilog HDL assignment warning at uart_Robot_tx.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_Robot_tx.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_Robot_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814439 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_Robot_tx.v(71) " "Verilog HDL assignment warning at uart_Robot_tx.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_Robot_tx.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_Robot_tx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814439 "|data_send_top|all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "warehouse warehouse:warehouse_inst " "Elaborating entity \"warehouse\" for hierarchy \"warehouse:warehouse_inst\"" {  } { { "../rtl/data_send_top.v" "warehouse_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(308) " "Verilog HDL assignment warning at warehouse.v(308): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(309) " "Verilog HDL assignment warning at warehouse.v(309): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(314) " "Verilog HDL assignment warning at warehouse.v(314): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(318) " "Verilog HDL assignment warning at warehouse.v(318): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(319) " "Verilog HDL assignment warning at warehouse.v(319): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(324) " "Verilog HDL assignment warning at warehouse.v(324): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(328) " "Verilog HDL assignment warning at warehouse.v(328): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(329) " "Verilog HDL assignment warning at warehouse.v(329): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(334) " "Verilog HDL assignment warning at warehouse.v(334): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(338) " "Verilog HDL assignment warning at warehouse.v(338): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(339) " "Verilog HDL assignment warning at warehouse.v(339): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(344) " "Verilog HDL assignment warning at warehouse.v(344): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814463 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(348) " "Verilog HDL assignment warning at warehouse.v(348): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(349) " "Verilog HDL assignment warning at warehouse.v(349): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(354) " "Verilog HDL assignment warning at warehouse.v(354): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(358) " "Verilog HDL assignment warning at warehouse.v(358): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(359) " "Verilog HDL assignment warning at warehouse.v(359): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(364) " "Verilog HDL assignment warning at warehouse.v(364): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(368) " "Verilog HDL assignment warning at warehouse.v(368): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(369) " "Verilog HDL assignment warning at warehouse.v(369): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(374) " "Verilog HDL assignment warning at warehouse.v(374): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(378) " "Verilog HDL assignment warning at warehouse.v(378): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(379) " "Verilog HDL assignment warning at warehouse.v(379): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(384) " "Verilog HDL assignment warning at warehouse.v(384): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(388) " "Verilog HDL assignment warning at warehouse.v(388): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(389) " "Verilog HDL assignment warning at warehouse.v(389): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(394) " "Verilog HDL assignment warning at warehouse.v(394): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(398) " "Verilog HDL assignment warning at warehouse.v(398): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(399) " "Verilog HDL assignment warning at warehouse.v(399): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(404) " "Verilog HDL assignment warning at warehouse.v(404): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(408) " "Verilog HDL assignment warning at warehouse.v(408): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(409) " "Verilog HDL assignment warning at warehouse.v(409): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(414) " "Verilog HDL assignment warning at warehouse.v(414): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(418) " "Verilog HDL assignment warning at warehouse.v(418): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(419) " "Verilog HDL assignment warning at warehouse.v(419): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(424) " "Verilog HDL assignment warning at warehouse.v(424): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(428) " "Verilog HDL assignment warning at warehouse.v(428): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(429) " "Verilog HDL assignment warning at warehouse.v(429): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(434) " "Verilog HDL assignment warning at warehouse.v(434): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(438) " "Verilog HDL assignment warning at warehouse.v(438): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(439) " "Verilog HDL assignment warning at warehouse.v(439): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(444) " "Verilog HDL assignment warning at warehouse.v(444): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(448) " "Verilog HDL assignment warning at warehouse.v(448): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(449) " "Verilog HDL assignment warning at warehouse.v(449): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(454) " "Verilog HDL assignment warning at warehouse.v(454): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(458) " "Verilog HDL assignment warning at warehouse.v(458): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(459) " "Verilog HDL assignment warning at warehouse.v(459): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(464) " "Verilog HDL assignment warning at warehouse.v(464): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(468) " "Verilog HDL assignment warning at warehouse.v(468): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(469) " "Verilog HDL assignment warning at warehouse.v(469): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(474) " "Verilog HDL assignment warning at warehouse.v(474): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(478) " "Verilog HDL assignment warning at warehouse.v(478): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(479) " "Verilog HDL assignment warning at warehouse.v(479): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(484) " "Verilog HDL assignment warning at warehouse.v(484): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(488) " "Verilog HDL assignment warning at warehouse.v(488): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(489) " "Verilog HDL assignment warning at warehouse.v(489): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(494) " "Verilog HDL assignment warning at warehouse.v(494): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(498) " "Verilog HDL assignment warning at warehouse.v(498): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(499) " "Verilog HDL assignment warning at warehouse.v(499): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(504) " "Verilog HDL assignment warning at warehouse.v(504): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(508) " "Verilog HDL assignment warning at warehouse.v(508): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814464 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(509) " "Verilog HDL assignment warning at warehouse.v(509): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(514) " "Verilog HDL assignment warning at warehouse.v(514): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(518) " "Verilog HDL assignment warning at warehouse.v(518): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(519) " "Verilog HDL assignment warning at warehouse.v(519): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(524) " "Verilog HDL assignment warning at warehouse.v(524): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(528) " "Verilog HDL assignment warning at warehouse.v(528): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(529) " "Verilog HDL assignment warning at warehouse.v(529): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(534) " "Verilog HDL assignment warning at warehouse.v(534): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 warehouse.v(538) " "Verilog HDL assignment warning at warehouse.v(538): truncated value with size 12 to match size of target (9)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 warehouse.v(539) " "Verilog HDL assignment warning at warehouse.v(539): truncated value with size 12 to match size of target (8)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(544) " "Verilog HDL assignment warning at warehouse.v(544): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(547) " "Verilog HDL assignment warning at warehouse.v(547): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(562) " "Verilog HDL assignment warning at warehouse.v(562): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(566) " "Verilog HDL assignment warning at warehouse.v(566): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(569) " "Verilog HDL assignment warning at warehouse.v(569): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 warehouse.v(573) " "Verilog HDL assignment warning at warehouse.v(573): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 warehouse.v(593) " "Verilog HDL assignment warning at warehouse.v(593): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814465 "|data_send_top|warehouse:warehouse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_packet warehouse:warehouse_inst\|uart_packet:uart_packet_inst " "Elaborating entity \"uart_packet\" for hierarchy \"warehouse:warehouse_inst\|uart_packet:uart_packet_inst\"" {  } { { "../rtl/warehouse.v" "uart_packet_inst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_packet.v(34) " "Verilog HDL assignment warning at uart_packet.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_packet.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_packet.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814472 "|data_send_top|warehouse:warehouse_inst|uart_packet:uart_packet_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX warehouse:warehouse_inst\|uart_packet:uart_packet_inst\|UART_RX:u_UART_RX " "Elaborating entity \"UART_RX\" for hierarchy \"warehouse:warehouse_inst\|uart_packet:uart_packet_inst\|UART_RX:u_UART_RX\"" {  } { { "../rtl/uart_packet.v" "u_UART_RX" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_packet.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_pump uart_tx_pump:uart_tx_pumpinst " "Elaborating entity \"uart_tx_pump\" for hierarchy \"uart_tx_pump:uart_tx_pumpinst\"" {  } { { "../rtl/data_send_top.v" "uart_tx_pumpinst" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx_pump.v(50) " "Verilog HDL assignment warning at uart_tx_pump.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/uart_tx_pump.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_tx_pump.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814487 "|data_send_top|uart_tx_pump:uart_tx_pumpinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx_pump.v(69) " "Verilog HDL assignment warning at uart_tx_pump.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx_pump.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_tx_pump.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814487 "|data_send_top|uart_tx_pump:uart_tx_pumpinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx_pump.v(71) " "Verilog HDL assignment warning at uart_tx_pump.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx_pump.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_tx_pump.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814487 "|data_send_top|uart_tx_pump:uart_tx_pumpinst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_camera uart_camera:uart_camera_init " "Elaborating entity \"uart_camera\" for hierarchy \"uart_camera:uart_camera_init\"" {  } { { "../rtl/data_send_top.v" "uart_camera_init" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253814493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_camera.v(41) " "Verilog HDL assignment warning at uart_camera.v(41): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(70) " "Verilog HDL assignment warning at uart_camera.v(70): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(79) " "Verilog HDL assignment warning at uart_camera.v(79): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(88) " "Verilog HDL assignment warning at uart_camera.v(88): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(98) " "Verilog HDL assignment warning at uart_camera.v(98): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(107) " "Verilog HDL assignment warning at uart_camera.v(107): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(116) " "Verilog HDL assignment warning at uart_camera.v(116): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(125) " "Verilog HDL assignment warning at uart_camera.v(125): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(134) " "Verilog HDL assignment warning at uart_camera.v(134): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 uart_camera.v(143) " "Verilog HDL assignment warning at uart_camera.v(143): truncated value with size 16 to match size of target (12)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(144) " "Verilog HDL assignment warning at uart_camera.v(144): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_camera.v(155) " "Verilog HDL assignment warning at uart_camera.v(155): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_camera.v(156) " "Verilog HDL assignment warning at uart_camera.v(156): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752253814495 "|data_send_top|uart_camera:uart_camera_init"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_camera:uart_camera_init\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_camera:uart_camera_init\|Mult0\"" {  } { { "../rtl/uart_camera.v" "Mult0" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253816005 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752253816005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Instantiated megafunction \"uart_camera:uart_camera_init\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752253816077 ""}  } { { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752253816077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253816463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253816463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/111/Desktop/Robot_arm/quartus_prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752253816604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253816604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_camera:uart_camera_init\|lpm_mult:Mult0\|altshift:external_latency_ffs uart_camera:uart_camera_init\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"uart_camera:uart_camera_init\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/uart_camera.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_camera.v" 155 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253816651 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752253816966 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_Robot_tx.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_Robot_tx.v" 13 -1 0 } } { "../rtl/uart_tx_pump.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/uart_tx_pump.v" 13 -1 0 } } { "../rtl/UART_RX.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/UART_RX.v" 25 -1 0 } } { "../rtl/UART_RX.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/UART_RX.v" 24 -1 0 } } { "../rtl/UART_RX.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/UART_RX.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752253816992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752253816992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752253818755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752253820013 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[7\] " "Logic cell \"angle_bias\[7\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[7\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[6\] " "Logic cell \"angle_bias\[6\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[6\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[5\] " "Logic cell \"angle_bias\[5\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[5\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[4\] " "Logic cell \"angle_bias\[4\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[4\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[3\] " "Logic cell \"angle_bias\[3\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[3\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[2\] " "Logic cell \"angle_bias\[2\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[2\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[1\] " "Logic cell \"angle_bias\[1\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[1\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[0\] " "Logic cell \"angle_bias\[0\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[0\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[11\] " "Logic cell \"angle_bias\[11\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[11\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[10\] " "Logic cell \"angle_bias\[10\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[10\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[9\] " "Logic cell \"angle_bias\[9\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[9\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""} { "Info" "ISCL_SCL_CELL_NAME" "angle_bias\[8\] " "Logic cell \"angle_bias\[8\]\"" {  } { { "../rtl/data_send_top.v" "angle_bias\[8\]" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752253820021 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1752253820021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/111/Desktop/Robot_arm/quartus_prj/output_files/Robot_arm.map.smsg " "Generated suppressed messages file C:/Users/111/Desktop/Robot_arm/quartus_prj/output_files/Robot_arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253820137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752253820429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752253820429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1962 " "Implemented 1962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752253820604 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752253820604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1895 " "Implemented 1895 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752253820604 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752253820604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752253820604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752253820634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 12 01:10:20 2025 " "Processing ended: Sat Jul 12 01:10:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752253820634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752253820634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752253820634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752253820634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752253822110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752253822115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 12 01:10:21 2025 " "Processing started: Sat Jul 12 01:10:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752253822115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752253822115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Robot_arm -c Robot_arm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Robot_arm -c Robot_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752253822115 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752253822317 ""}
{ "Info" "0" "" "Project  = Robot_arm" {  } {  } 0 0 "Project  = Robot_arm" 0 0 "Fitter" 0 0 1752253822317 ""}
{ "Info" "0" "" "Revision = Robot_arm" {  } {  } 0 0 "Revision = Robot_arm" 0 0 "Fitter" 0 0 1752253822317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752253822471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752253822472 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Robot_arm EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Robot_arm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752253822499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752253822567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752253822568 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752253822656 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752253822757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752253822757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752253822757 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752253822757 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752253822762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752253822762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752253822762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752253822762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752253822762 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752253822762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752253822765 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1752253822789 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 10 " "No exact pin location assignment(s) for 3 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1752253823008 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Robot_arm.sdc " "Synopsys Design Constraints File file not found: 'Robot_arm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752253823208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752253823208 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752253823222 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1752253823222 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752253823222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752253823327 ""}  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752253823327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node sys_rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_value0\[11\] " "Destination node pwm_value0\[11\]" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_begin2 " "Destination node cnt_begin2" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_start " "Destination node write_start" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "warehouse:warehouse_inst\|state\[4\] " "Destination node warehouse:warehouse_inst\|state\[4\]" {  } { { "../rtl/warehouse.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/warehouse.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xyz_calculate_start " "Destination node xyz_calculate_start" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "all_instruction:all_instruction_inst\|Send_finish~0 " "Destination node all_instruction:all_instruction_inst\|Send_finish~0" {  } { { "../rtl/all_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/all_instruction.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_finish~1 " "Destination node control_finish~1" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_finish~4 " "Destination node control_finish~4" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "all_instruction:all_instruction_inst\|single_instruction:single_instruction_inst\|outstep\[0\] " "Destination node all_instruction:all_instruction_inst\|single_instruction:single_instruction_inst\|outstep\[0\]" {  } { { "../rtl/single_instruction.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/single_instruction.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pump_data\[40\]~1 " "Destination node pump_data\[40\]~1" {  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752253823327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1752253823327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752253823327 ""}  } { { "../rtl/data_send_top.v" "" { Text "C:/Users/111/Desktop/Robot_arm/rtl/data_send_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 0 { 0 ""} 0 4131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752253823327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752253823540 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752253823541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752253823541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752253823544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752253823547 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1752253823549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1752253823549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752253823551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752253823612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752253823613 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752253823613 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1752253823615 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1752253823615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1752253823615 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 21 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752253823615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1752253823615 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1752253823615 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752253823645 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752253823651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752253824011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752253824223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752253824238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752253827167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752253827167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752253827429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/111/Desktop/Robot_arm/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752253828061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752253828061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752253828601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752253828601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752253828604 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752253828700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752253828710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752253828871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752253828871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752253829070 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752253829447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/111/Desktop/Robot_arm/quartus_prj/output_files/Robot_arm.fit.smsg " "Generated suppressed messages file C:/Users/111/Desktop/Robot_arm/quartus_prj/output_files/Robot_arm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1752253829790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5991 " "Peak virtual memory: 5991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752253830366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 12 01:10:30 2025 " "Processing ended: Sat Jul 12 01:10:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752253830366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752253830366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752253830366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752253830366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752253831652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752253831657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 12 01:10:31 2025 " "Processing started: Sat Jul 12 01:10:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752253831657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752253831657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Robot_arm -c Robot_arm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Robot_arm -c Robot_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752253831657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752253832155 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752253832399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752253832414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752253832624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 12 01:10:32 2025 " "Processing ended: Sat Jul 12 01:10:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752253832624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752253832624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752253832624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752253832624 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752253833256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752253834038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752253834044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 12 01:10:33 2025 " "Processing started: Sat Jul 12 01:10:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752253834044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752253834044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Robot_arm -c Robot_arm " "Command: quartus_sta Robot_arm -c Robot_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752253834044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1752253834241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752253834512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752253834512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253834558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253834558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Robot_arm.sdc " "Synopsys Design Constraints File file not found: 'Robot_arm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752253834736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253834736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752253834740 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253834740 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752253834746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253834747 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752253834747 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752253834758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752253834813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752253834813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.011 " "Worst-case setup slack is -15.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.011           -3762.125 sys_clk  " "  -15.011           -3762.125 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253834817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 sys_clk  " "    0.452               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253834823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752253834826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752253834829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1736.829 sys_clk  " "   -3.201           -1736.829 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253834832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253834832 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752253834878 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253834878 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752253834882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752253834899 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752253835158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253835291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752253835305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752253835305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.546 " "Worst-case setup slack is -13.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.546           -3482.114 sys_clk  " "  -13.546           -3482.114 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253835309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sys_clk  " "    0.400               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253835317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752253835321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752253835325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1736.829 sys_clk  " "   -3.201           -1736.829 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253835329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752253835373 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253835373 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752253835377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253835520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752253835524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752253835524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.917 " "Worst-case setup slack is -5.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.917           -1029.323 sys_clk  " "   -5.917           -1029.323 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253835528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sys_clk  " "    0.167               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253835535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752253835541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752253835546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1161.233 sys_clk  " "   -3.000           -1161.233 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752253835551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752253835551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752253835606 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752253835606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752253835871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752253835873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752253835938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 12 01:10:35 2025 " "Processing ended: Sat Jul 12 01:10:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752253835938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752253835938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752253835938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752253835938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752253837253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752253837258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 12 01:10:37 2025 " "Processing started: Sat Jul 12 01:10:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752253837258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752253837258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Robot_arm -c Robot_arm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Robot_arm -c Robot_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752253837258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752253837913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_8_1200mv_85c_slow.vo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_8_1200mv_85c_slow.vo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253838233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_8_1200mv_0c_slow.vo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_8_1200mv_0c_slow.vo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253838426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_min_1200mv_0c_fast.vo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_min_1200mv_0c_fast.vo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253838607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm.vo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm.vo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253838788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_8_1200mv_85c_v_slow.sdo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253838903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_8_1200mv_0c_v_slow.sdo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253839017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_min_1200mv_0c_v_fast.sdo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253839147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Robot_arm_v.sdo C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/ simulation " "Generated file Robot_arm_v.sdo in folder \"C:/Users/111/Desktop/Robot_arm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752253839274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752253839337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 12 01:10:39 2025 " "Processing ended: Sat Jul 12 01:10:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752253839337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752253839337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752253839337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752253839337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 178 s " "Quartus Prime Full Compilation was successful. 0 errors, 178 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752253839936 ""}
