
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002526                       # Number of seconds simulated (Second)
simTicks                                   2525580000                       # Number of ticks simulated (Tick)
finalTick                                  2525580000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    763.75                       # Real time elapsed on the host (Second)
hostTickRate                                  3306806                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1931108                       # Number of bytes of host memory used (Byte)
simInsts                                     92321344                       # Number of instructions simulated (Count)
simOps                                      161277872                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   120879                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     211165                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         4655321                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.806803                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.239460                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       11172391                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                     444                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      10750227                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1665                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1092968                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          2696285                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                174                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples            4465385                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.407458                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.495462                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  1570866     35.18%     35.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   566227     12.68%     47.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   465392     10.42%     58.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                   443305      9.93%     68.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   461947     10.35%     78.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   316524      7.09%     85.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   237945      5.33%     90.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   160209      3.59%     94.56% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   242970      5.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total              4465385                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  39587     39.28%     39.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     39.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     39.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                 1702      1.69%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     4      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     40.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   169      0.17%     41.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     41.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   217      0.22%     41.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     41.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 127      0.13%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               2      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     41.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 29970     29.74%     71.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                10675     10.59%     81.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            18065     17.92%     99.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             265      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        38135      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu      6155563     57.26%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult         4156      0.04%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        36914      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       785604      7.31%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         6190      0.06%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       316523      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        13223      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        66377      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1233      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd       351177      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt        95979      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       320158      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      1150674     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       509801      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       711611      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       164200      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      10750227                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.309234                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             100783                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.009375                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                19705548                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                9023778                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses        7507682                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  6362739                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 3242375                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         3133549                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                    7621354                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     3191521                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                    25407                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1544                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         189936                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads       1856412                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       703930                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       523920                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       160742                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          643      0.08%      0.08% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return        37217      4.72%      4.80% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect        40955      5.20%     10.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect         1058      0.13%     10.14% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond       586247     74.40%     84.53% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond        94299     11.97%     96.50% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond        27566      3.50%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total        787985                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          594      0.47%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return         2802      2.20%      2.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect         6956      5.46%      8.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          637      0.50%      8.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond       100937     79.28%     87.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        14043     11.03%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond         1345      1.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total       127314                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          122      0.84%      0.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           14      0.10%      0.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          333      2.29%      3.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          220      1.51%      4.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        13103     90.17%     94.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          393      2.70%     97.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     97.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          346      2.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total        14531                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          171      1.27%      1.63% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          190      1.41%      3.04% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        12555     93.15%     96.19% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          191      1.42%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          322      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total        13478                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget       346552     43.98%     43.98% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB       377339     47.89%     91.87% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS        37216      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect        26878      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total       787985                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         8242     63.09%     63.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return         4765     36.47%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           14      0.11%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           43      0.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total        13064                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted           586890                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken       244770                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect            14531                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           936                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         9185                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted         5346                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups              787985                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                8483                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 521604                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.661947                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1560                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups          28624                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             26878                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1746                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          643      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return        37217      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect        40955      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect         1058      0.13%     10.14% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond       586247     74.40%     84.53% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond        94299     11.97%     96.50% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond        27566      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total       787985                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          203      0.08%      0.08% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return        37217     13.97%     14.05% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          521      0.20%     14.24% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect         1058      0.40%     14.64% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond       199310     74.82%     89.46% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          506      0.19%     89.65% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond        27566     10.35%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total       266381                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          333      3.93%      3.93% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      3.93% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         7757     91.44%     95.37% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          393      4.63%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         8483                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          333      3.93%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         7757     91.44%     95.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          393      4.63%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         8483                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups        28624                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits        26878                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1746                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          566                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords        29190                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes               44815                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                 44810                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes             10395                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts        1088928                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            14272                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples      4319725                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.333451                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.998890                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        1931726     44.72%     44.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         708147     16.39%     61.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         195510      4.53%     65.64% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         312877      7.24%     72.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         151683      3.51%     76.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         181016      4.19%     80.58% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          64126      1.48%     82.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          51619      1.19%     83.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8         723021     16.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total      4319725                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples       723021                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.806803                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.239460                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                  691380                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              2132899                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  1297905                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               328250                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 14951                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              363944                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  799                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              11364140                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 3975                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           10724820                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches          686711                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts        1856971                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        671860                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.303777                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads       3461076                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites      3219452                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads       3833154                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      2886280                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     10721324                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      5986917                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs          2528831                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      4218353                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches            441433                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      3739654                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  31472                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         3914                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        33342                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                   590627                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3099                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples           4465385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.609229                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.446231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 2644125     59.21%     59.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   62877      1.41%     60.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                   91274      2.04%     62.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  121758      2.73%     65.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  162080      3.63%     69.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  106567      2.39%     71.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  128825      2.88%     74.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                   96625      2.16%     76.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 1051254     23.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total             4465385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts              6700257                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.439269                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            787985                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.169265                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles       671353                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    14951                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    935591                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   27151                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              11172835                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 606                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 1856412                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 703930                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  223                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7607                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   15193                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           363                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          5645                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        10188                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               15833                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                10649235                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               10641231                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                  7871364                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 13573907                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.285821                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.579889                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     362436                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 154452                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 125                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                363                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 69654                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads               65603                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   865                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             6.605206                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           34.328816                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               1630400     95.80%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               12743      0.75%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               23922      1.41%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                4616      0.27%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                1222      0.07%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 596      0.04%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                 331      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                 288      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 333      0.02%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 517      0.03%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               789      0.05%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              1046      0.06%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              1927      0.11%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              2754      0.16%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              2415      0.14%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              2410      0.14%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              2647      0.16%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              2296      0.13%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              2290      0.13%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              2195      0.13%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1420      0.08%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               903      0.05%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               543      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               280      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               200      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               186      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               108      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               127      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               104      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                70      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            2282      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            5484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                1854579                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 671872                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3320                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      481                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 591198                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1295                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 14951                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  811125                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                1240460                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          4336                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  1497149                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               897364                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              11272349                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 9530                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                637019                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                 33165                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                158566                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            345                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           18934172                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   35066409                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                11784619                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  3920970                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2432459                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    182                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                168                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1601331                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        14760481                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       22483439                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu1.numCycles                         4724674                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.818822                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.221266                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       11177659                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     435                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      10753581                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  1688                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1098227                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2700821                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                165                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            4522802                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.377637                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.495020                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  1627152     35.98%     35.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   568078     12.56%     48.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   462979     10.24%     58.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   450422      9.96%     68.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   451007      9.97%     78.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   322134      7.12%     85.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   236906      5.24%     91.06% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   160847      3.56%     94.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   243277      5.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              4522802                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  41814     40.67%     40.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 1719      1.67%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     3      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   146      0.14%     42.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     42.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   217      0.21%     42.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     42.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     42.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     42.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     42.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 125      0.12%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               1      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 29781     28.97%     71.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                10430     10.15%     81.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            18293     17.79%     99.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             273      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        38415      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      6157363     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult         4155      0.04%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        36925      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       786156      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         6162      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       316635      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        13145      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        66437      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         1194      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       351167      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt        95974      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       320190      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1150718     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       509838      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       712170      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       164228      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      10753581                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.276047                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             102802                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.009560                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                19768480                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                9027287                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7509027                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  6365974                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 3249373                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         3134945                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7624708                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     3193260                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                    25346                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                           1569                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         201872                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       1856879                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       704028                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       531617                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       158756                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch          611      0.08%      0.08% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return        37230      4.72%      4.80% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect        40912      5.19%      9.99% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect         1059      0.13%     10.12% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       586638     74.40%     84.52% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond        94397     11.97%     96.50% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond        27621      3.50%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        788468                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch          562      0.44%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return         2815      2.20%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect         6913      5.41%      8.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect          638      0.50%      8.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond       101328     79.29%     87.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond        14141     11.07%     98.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond         1400      1.10%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total       127797                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch          118      0.81%      0.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return           13      0.09%      0.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          334      2.30%      3.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect          226      1.55%      4.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond        13107     90.16%     94.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond          390      2.68%     97.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     97.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          350      2.41%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total        14538                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          169      1.25%      1.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect          189      1.40%      3.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond        12556     93.16%     96.18% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          194      1.44%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          321      2.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total        13478                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget       346830     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       377492     47.88%     91.86% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS        37229      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect        26917      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       788468                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch         8258     63.15%     63.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return         4766     36.45%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect           13      0.10%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect           40      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total        13077                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           587249                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       244885                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect            14538                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           936                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted         9192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted         5346                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              788468                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                8485                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 521710                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.661676                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           1554                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups          28680                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             26917                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            1763                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch          611      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return        37230      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect        40912      5.19%      9.99% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect         1059      0.13%     10.12% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       586638     74.40%     84.52% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond        94397     11.97%     96.50% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond        27621      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       788468                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch          197      0.07%      0.07% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return        37230     13.96%     14.03% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          534      0.20%     14.23% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect         1059      0.40%     14.63% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       199615     74.83%     89.46% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          502      0.19%     89.65% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond        27621     10.35%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total       266758                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          334      3.94%      3.94% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      3.94% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond         7761     91.47%     95.40% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond          390      4.60%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total         8485                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          334      3.94%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond         7761     91.47%     95.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond          390      4.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total         8485                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups        28680                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits        26917                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses         1763                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          576                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords        29256                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes               44786                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                 44781                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes             10366                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts        1093401                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            14545                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      4376321                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.303274                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.991144                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        1988171     45.43%     45.43% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         708802     16.20%     61.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         195152      4.46%     66.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         312743      7.15%     73.23% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         151092      3.45%     76.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         181332      4.14%     80.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          64784      1.48%     82.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          51160      1.17%     83.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         723085     16.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      4376321                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       723085                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.818822                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.221266                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                  692207                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              2187898                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1300105                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               327333                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 15259                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              364036                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  802                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              11370424                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 3996                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           10728235                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches          686831                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        1857642                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        671956                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.270683                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads       3461800                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      3220055                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads       3833852                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      2887687                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads     10723442                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      5987921                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          2529598                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      4219936                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches            441638                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      3795541                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  32084                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1274                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         5503                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        33574                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   591153                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 3034                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           4522802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.577782                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.437197                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 2700383     59.71%     59.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   62945      1.39%     61.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   91383      2.02%     63.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  121700      2.69%     65.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  161931      3.58%     69.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  106714      2.36%     71.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  129268      2.86%     74.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   96740      2.14%     76.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1051738     23.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             4522802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts              6704792                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.419102                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            788468                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.166883                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles       670868                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    15259                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    994428                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                   22847                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              11178094                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 627                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1856879                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 704028                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  220                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     8252                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   10011                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           349                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          5635                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        10470                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               16105                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                10652357                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               10643972                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  7872693                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 13575801                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.252848                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.579906                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     362340                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 154919                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 123                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                349                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 69752                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               65594                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   909                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             6.721418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           33.644489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1630218     95.78%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               12481      0.73%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               22581      1.33%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                4927      0.29%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                1857      0.11%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 720      0.04%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 505      0.03%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                 316      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 313      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 447      0.03%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               611      0.04%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               835      0.05%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              1449      0.09%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              2597      0.15%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              2920      0.17%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              2442      0.14%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              2676      0.16%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              2193      0.13%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              1962      0.12%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              2165      0.13%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1859      0.11%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1236      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               715      0.04%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               458      0.03%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               332      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               272      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               227      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               206      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               137      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               123      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            2180      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1855109                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 671970                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3378                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      465                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 591984                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1554                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 15259                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  811096                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                1293336                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          4508                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1499271                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               899332                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              11278417                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 9402                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                637129                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 35690                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                158724                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            356                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           18942040                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   35080485                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                11788316                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3926624                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2440327                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    182                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                168                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1594740                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        14820940                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       22493202                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu10.numCycles                        4906993                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             0.850420                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             1.175890                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      11177968                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    437                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     10753974                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                 1624                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            1098538                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         2699692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               167                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           4683925                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             2.295932                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            2.487115                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 1781638     38.04%     38.04% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  573005     12.23%     50.27% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  465963      9.95%     60.22% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  451460      9.64%     69.86% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  450428      9.62%     79.47% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  321542      6.86%     86.34% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  236851      5.06%     91.40% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  160169      3.42%     94.81% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                  242869      5.19%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             4683925                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                 41261     40.25%     40.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     40.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     40.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                1720      1.68%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    3      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  148      0.14%     42.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  214      0.21%     42.29% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     42.29% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     42.29% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     42.29% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     42.29% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                124      0.12%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              2      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                29980     29.25%     71.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite               10673     10.41%     82.07% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead           18112     17.67%     99.74% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite            266      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass        38201      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      6157986     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult         4154      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        36925      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       786118      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt          176      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         6168      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu       316652      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        13162      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc        66402      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         1217      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       351166      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt        95975      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       320195      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      1150565     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       509984      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead       712177      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       164222      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     10753974                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       2.191561                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                            102503                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.009532                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               19930237                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               9027794                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       7510091                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                 6365763                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                3249487                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        3135006                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   7625207                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    3193069                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                   25136                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                          1608                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        223068                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads      1857021                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       704095                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads       531960                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores       155261                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch          638      0.08%      0.08% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return        37232      4.72%      4.80% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect        40952      5.19%      9.99% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect         1058      0.13%     10.13% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond       586770     74.40%     84.53% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond        94376     11.97%     96.50% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond        27604      3.50%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total       788630                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch          589      0.46%      0.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return         2817      2.20%      2.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect         6953      5.43%      8.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect          637      0.50%      8.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond       101460     79.29%     87.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond        14120     11.03%     98.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     98.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond         1383      1.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total       127959                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch          121      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return           14      0.10%      0.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          334      2.30%      3.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect          223      1.54%      4.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond        13096     90.16%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          388      2.67%     97.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     97.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond          350      2.41%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total        14526                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          178      1.32%      1.68% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect          188      1.39%      3.07% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond        12561     93.06%     96.13% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          199      1.47%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond          323      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total        13498                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget       346918     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB       377562     47.88%     91.87% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS        37231      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect        26919      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total       788630                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch         8237     63.07%     63.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return         4768     36.51%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect           14      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total        13060                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted          587408                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken       244894                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect           14526                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          933                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted         9177                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted         5349                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups             788630                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               8469                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                521855                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.661723                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted          1554                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups         28662                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits            26919                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           1743                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch          638      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return        37232      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect        40952      5.19%      9.99% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect         1058      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond       586770     74.40%     84.53% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond        94376     11.97%     96.50% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond        27604      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total       788630                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch          203      0.08%      0.08% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return        37232     13.96%     14.03% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          528      0.20%     14.23% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect         1058      0.40%     14.63% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond       199642     74.84%     89.46% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          508      0.19%     89.65% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond        27604     10.35%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total       266775                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          334      3.94%      3.94% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%      3.94% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond         7747     91.47%     95.42% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          388      4.58%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total         8469                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          334      3.94%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond         7747     91.47%     95.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          388      4.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total         8469                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups        28662                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits        26919                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses         1743                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords          573                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords        29235                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.ras.pushes              44827                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                44822                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes            10407                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                34415                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct             34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.commit.commitSquashedInsts       1093934                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           14334                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      4537671                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     2.221375                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.968780                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       2150289     47.39%     47.39% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        708686     15.62%     63.01% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        194657      4.29%     67.30% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        312211      6.88%     74.18% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        151121      3.33%     77.51% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        181346      4.00%     81.50% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         64869      1.43%     82.93% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         51130      1.13%     84.06% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        723362     15.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      4537671                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls               34420                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       723362                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commitStats0.numInsts            5770084                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP      5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                0.850420                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                1.175890                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs          2336236                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts          3097087                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts         7834513                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts        1701960                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts        634276                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                 695343                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             2346816                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 1297011                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              329703                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                15052                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             364058                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 799                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             11370483                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                3963                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          10728838                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches         686922                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts       1857619                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts       672113                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          2.186438                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads      3462158                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites      3220207                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads      3833951                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites      2887732                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads     10723966                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites      5988708                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs         2529732                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads      4220305                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches           441712                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     3947581                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                 31668                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles               1806                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         4217                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        41926                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                  591352                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                3046                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          4683925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            2.489583                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           3.409780                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                2860069     61.06%     61.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                  63488      1.36%     62.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                  92470      1.97%     64.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 121942      2.60%     66.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 160683      3.43%     70.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 106976      2.28%     72.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                 130156      2.78%     75.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  96908      2.07%     77.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1051233     22.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            4683925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts             6706271                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           1.366676                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches           788630                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.160716                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles       672561                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   15052                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  1086351                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                  32319                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             11178405                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                600                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                1857021                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                704095                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 220                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    9081                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                  18124                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents          349                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect         5648                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        10257                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              15905                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               10653221                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              10645097                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                 7870865                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                13573176                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      2.169373                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.579884                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                    362625                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                155061                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                118                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation               349                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                69819                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads              65598                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  841                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean            7.197313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev          38.347142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1630003     95.77%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              12337      0.72%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29              20660      1.21%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39               2825      0.17%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49               3331      0.20%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59               2196      0.13%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69               1128      0.07%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                678      0.04%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                480      0.03%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                347      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109              370      0.02%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119              568      0.03%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129              756      0.04%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139             1236      0.07%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149             2375      0.14%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159             2842      0.17%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169             2494      0.15%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             2265      0.13%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189             2234      0.13%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             1968      0.12%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             2022      0.12%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             1799      0.11%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             1204      0.07%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              865      0.05%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              584      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              382      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              322      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              288      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              233      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              192      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           2976      0.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           3241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               1855289                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                672127                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3492                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     452                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                591980                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    1339                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                15052                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 815260                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               1417348                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         4630                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 1497128                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles              934507                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             11278084                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                8277                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               640754                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                37745                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents               186088                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents           385                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          18941929                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  35079772                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               11787020                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 3926738                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            16501713                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                2440216                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                   181                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing               167                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 1609625                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       14982494                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      22494052                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                5770084                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 10079867                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  67                       # Number of system calls (Count)
system.cpu11.numCycles                        4954476                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             0.858649                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             1.164620                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      11170667                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    444                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     10749085                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                 1632                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            1091244                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         2693912                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               174                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           4724057                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             2.275393                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            2.485673                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 1823182     38.59%     38.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  572580     12.12%     50.71% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  466356      9.87%     60.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  451035      9.55%     70.13% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  449831      9.52%     79.66% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  321323      6.80%     86.46% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  236693      5.01%     91.47% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  159865      3.38%     94.85% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                  243192      5.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             4724057                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                 41622     40.43%     40.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     40.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     40.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                1721      1.67%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    3      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  150      0.15%     42.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  222      0.22%     42.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     42.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                125      0.12%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              1      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                30092     29.23%     71.82% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite               10633     10.33%     82.15% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead           18112     17.59%     99.74% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite            267      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass        38105      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      6154923     57.26%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult         4154      0.04%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        36915      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       785490      7.31%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         6203      0.06%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu       316455      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        13237      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc        66378      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         1197      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       351172      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt        95976      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       320155      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead      1150561     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       509743      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead       711488      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       164224      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     10749085                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       2.169571                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                            102948                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.009577                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               19964713                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               9021566                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       7507021                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                 6362094                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                3241131                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        3133289                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   7622688                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    3191240                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                   25177                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                          1647                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        230419                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads      1856050                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       703899                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads       527995                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       153833                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch          606      0.08%      0.08% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return        37169      4.72%      4.79% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect        40990      5.20%      9.99% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect         1053      0.13%     10.13% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond       586430     74.41%     84.54% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond        94298     11.97%     96.50% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond        27560      3.50%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total       788106                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch          557      0.44%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return         2754      2.16%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect         6991      5.49%      8.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect          632      0.50%      8.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond       101120     79.35%     87.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond        14042     11.02%     98.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     98.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond         1339      1.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total       127435                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch          117      0.80%      0.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return           14      0.10%      0.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          334      2.30%      3.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect          226      1.55%      4.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond        13119     90.18%     94.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          389      2.67%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond          349      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total        14548                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect          172      1.27%      1.64% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect          193      1.43%      3.07% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond        12556     93.06%     96.13% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          199      1.47%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond          323      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total        13492                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget       346703     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB       377366     47.88%     91.87% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS        37168      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect        26869      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total       788106                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch         8263     63.14%     63.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return         4770     36.45%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect           14      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect           40      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total        13087                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted          587036                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken       244745                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect           14548                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          931                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted         9198                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted         5350                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups             788106                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               8492                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                521726                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.662000                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted          1554                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups         28613                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits            26869                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses           1744                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch          606      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return        37169      4.72%      4.79% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect        40990      5.20%      9.99% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect         1053      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond       586430     74.41%     84.54% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond        94298     11.97%     96.50% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond        27560      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total       788106                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch          198      0.07%      0.07% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return        37169     13.95%     14.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          530      0.20%     14.23% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect         1053      0.40%     14.62% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond       199367     74.84%     89.47% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          503      0.19%     89.65% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond        27560     10.35%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total       266380                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          334      3.93%      3.93% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%      3.93% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond         7769     91.49%     95.42% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          389      4.58%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total         8492                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          334      3.93%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond         7769     91.49%     95.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          389      4.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total         8492                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups        28613                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits        26869                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses         1744                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords          575                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords        29188                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.ras.pushes              44797                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                44792                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes            10377                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                34415                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct             34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.commit.commitSquashedInsts       1087471                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           14269                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      4578583                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     2.201525                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     2.962768                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       2191103     47.86%     47.86% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        708654     15.48%     63.33% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        194718      4.25%     67.59% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        312129      6.82%     74.40% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        151471      3.31%     77.71% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        181312      3.96%     81.67% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         64800      1.42%     83.09% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         51022      1.11%     84.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        723374     15.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      4578583                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls               34420                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       723374                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commitStats0.numInsts            5770084                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP      5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP       10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                0.858649                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                1.164620                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs          2336236                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts          3097087                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts         7834513                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts        1701960                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts        634276                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                 697851                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             2385745                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 1295871                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              329647                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                14943                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             363915                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 800                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             11362549                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                3960                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts          10723908                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches         686636                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts       1856839                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts       671899                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          2.164489                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads      3460747                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites      3219200                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads      3833041                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites      2886011                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads     10720155                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites      5986293                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs         2528738                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads      4218164                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches           441403                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     3987909                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                 31450                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles               1794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         3723                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        40729                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                  590709                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                3059                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          4724057                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            2.466412                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           3.402270                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                2901837     61.43%     61.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                  63349      1.34%     62.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                  91956      1.95%     64.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 121899      2.58%     67.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 161225      3.41%     70.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 106897      2.26%     72.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                 129595      2.74%     75.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                  96832      2.05%     77.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1050467     22.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            4724057                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts             6700944                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           1.352503                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches           788106                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.159069                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles       674177                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   14943                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  1136682                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                  28009                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             11171111                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                550                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                1856050                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                703899                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 221                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    9006                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                  13745                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents          354                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect         5641                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        10181                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              15822                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               10648240                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              10640310                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                 7867514                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                13568113                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      2.147616                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.579853                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                    362640                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                154090                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                121                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation               354                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                69623                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads              65596                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  854                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean            7.220293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev          36.948531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1630191     95.78%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              12268      0.72%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29              20674      1.21%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39               1992      0.12%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49               3092      0.18%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59               2776      0.16%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69               1359      0.08%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                745      0.04%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                484      0.03%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                397      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109              354      0.02%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119              467      0.03%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129              669      0.04%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139              935      0.05%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149             1789      0.11%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159             2745      0.16%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169             2602      0.15%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179             2409      0.14%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189             2271      0.13%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199             1979      0.12%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209             1856      0.11%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219             1974      0.12%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229             1441      0.08%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              859      0.05%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              653      0.04%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259              602      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269              428      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              335      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              296      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              220      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           3098      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               1854429                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                671915                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3547                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     467                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                591258                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    1290                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                14943                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 817933                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               1457164                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         4914                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 1495824                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles              933279                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             11271035                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                8967                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               642542                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                35893                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents               184939                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents           483                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          18932881                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  35063283                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               11783015                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 3920138                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            16501713                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                2431168                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                   179                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing               164                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 1610266                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       15017529                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      22480332                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                5770084                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 10079867                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  67                       # Number of system calls (Count)
system.cpu12.numCycles                        4887044                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             0.846962                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             1.180690                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      11179707                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    444                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     10754621                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                 1653                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            1100284                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         2707170                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               174                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           4663115                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             2.306317                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            2.492174                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 1759713     37.74%     37.74% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  578191     12.40%     50.14% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  466095     10.00%     60.13% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  454690      9.75%     69.88% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  435062      9.33%     79.21% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  330972      7.10%     86.31% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  234901      5.04%     91.35% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  152272      3.27%     94.61% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                  251219      5.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             4663115                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 41583     40.07%     40.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     40.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     40.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                1716      1.65%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    2      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     41.73% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  132      0.13%     41.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     41.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  218      0.21%     42.06% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     42.06% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     42.06% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     42.06% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     42.06% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                125      0.12%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              2      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     42.19% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                30132     29.04%     71.22% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite               11433     11.02%     82.24% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead           18162     17.50%     99.74% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite            266      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass        38172      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      6158326     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult         4156      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        36907      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       786145      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         6160      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu       316640      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        13152      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc        66404      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         1180      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       351169      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt        95976      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       320193      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead      1150899     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       510111      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead       712100      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       164222      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     10754621                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       2.200639                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                            103771                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.009649                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               19912231                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               9031542                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       7510757                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                 6365550                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                3249231                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        3134919                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   7627246                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    3192974                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                   25128                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                          1623                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        223929                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads      1857294                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       704231                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads       531799                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       147552                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch          609      0.08%      0.08% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return        37249      4.72%      4.80% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect        41001      5.20%     10.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect         1053      0.13%     10.13% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond       587060     74.41%     84.54% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond        94333     11.96%     96.50% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond        27607      3.50%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total       788912                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch          560      0.44%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return         2834      2.21%      2.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect         7002      5.46%      8.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect          632      0.49%      8.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond       101750     79.34%     87.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond        14077     10.98%     98.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     98.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond         1386      1.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total       128241                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch          118      0.81%      0.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return           14      0.10%      0.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          336      2.31%      3.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect          225      1.55%      4.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond        13097     90.15%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond          387      2.66%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond          351      2.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total        14528                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect          176      1.30%      1.67% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect          193      1.43%      3.10% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond        12560     93.04%     96.13% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          198      1.47%     97.60% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.60% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond          324      2.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total        13500                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget       347071     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB       377668     47.87%     91.87% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS        37248      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect        26925      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total       788912                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch         8236     63.03%     63.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return         4775     36.55%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect           14      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total        13066                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted          587669                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken       244991                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect           14528                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          933                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted         9172                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted         5356                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups             788912                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               8464                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                522060                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.661747                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted          1554                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups         28660                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits            26925                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           1735                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch          609      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return        37249      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect        41001      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect         1053      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond       587060     74.41%     84.54% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond        94333     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond        27607      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total       788912                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch          197      0.07%      0.07% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return        37249     13.96%     14.03% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          526      0.20%     14.23% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect         1053      0.39%     14.62% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond       199714     74.84%     89.46% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          506      0.19%     89.65% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond        27607     10.35%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total       266852                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          336      3.97%      3.97% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%      3.97% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond         7741     91.46%     95.43% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond          387      4.57%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total         8464                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          336      3.97%      3.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond         7741     91.46%     95.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond          387      4.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total         8464                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups        28660                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits        26925                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses         1735                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords          576                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords        29236                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.ras.pushes              44888                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                44883                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes            10468                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                34415                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct             34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.commit.commitSquashedInsts       1095807                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           14301                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      4516689                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     2.231694                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     2.978428                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       2140696     47.40%     47.40% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        698360     15.46%     62.86% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        194561      4.31%     67.16% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        311497      6.90%     74.06% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        151069      3.34%     77.41% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        180139      3.99%     81.39% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         64462      1.43%     82.82% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         41089      0.91%     83.73% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        734816     16.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      4516689                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls               34420                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       734816                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commitStats0.numInsts            5770084                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps             10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP      5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP       10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                0.846962                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                1.180690                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs          2336236                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts          3097087                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts         7834513                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts        1701960                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts        634276                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                 692934                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             2328869                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 1296024                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              330263                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                15025                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             364035                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 798                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             11372045                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                3962                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts          10729493                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches         686841                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts       1857887                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts       672229                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          2.195498                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads      3461701                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites      3219863                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads      3833806                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites      2887617                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads     10724017                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites      5989361                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs         2530116                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads      4220799                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches           441841                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     3925221                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                 31614                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles               2033                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         4072                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        40191                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                  591536                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                3052                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          4663115                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            2.501482                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           3.413706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                2839080     60.88%     60.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                  63589      1.36%     62.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                  91584      1.96%     64.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 121989      2.62%     66.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 161259      3.46%     70.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 107138      2.30%     72.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                 129814      2.78%     75.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                  96933      2.08%     77.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1051729     22.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            4663115                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts             6708072                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           1.372624                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches           788912                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.161429                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles       675791                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   15025                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  1078637                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                  30770                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             11180151                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                585                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                1857294                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                704231                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 223                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    9029                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                  16461                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents          350                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect         5653                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        10213                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              15866                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               10653777                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              10645676                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                 7870768                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                13575114                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      2.178347                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.579794                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                    362437                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                155334                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                124                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation               350                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                69955                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads              65596                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  887                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean            7.225240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev          38.272989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1629285     95.73%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              12180      0.72%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              15335      0.90%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39               9751      0.57%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49               3101      0.18%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59               1739      0.10%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                936      0.05%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                500      0.03%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                317      0.02%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                323      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109              386      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119              611      0.04%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129              829      0.05%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139             1571      0.09%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149             2655      0.16%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159             2871      0.17%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169             2375      0.14%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179             2432      0.14%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189             2085      0.12%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199             2163      0.13%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             1951      0.11%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             1640      0.10%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             1118      0.07%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              707      0.04%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              530      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259              444      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269              351      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279              274      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289              213      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              200      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows           3087      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               1855447                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                672242                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3465                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     475                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                592139                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    1322                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                15025                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 813335                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               1404432                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         4627                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 1496337                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles              929359                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             11279584                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                9095                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               644846                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                35975                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents               179564                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents           348                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          18944537                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  35085786                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               11789513                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 3926612                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            16501713                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                2442824                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                   182                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing               168                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 1617458                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       14951957                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      22497965                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                5770084                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 10079867                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  67                       # Number of system calls (Count)
system.cpu13.numCycles                        4930546                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             0.854502                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             1.170273                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      11180989                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    437                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     10755740                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 1647                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1101559                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2707560                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               167                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           4709906                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.283642                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            2.486036                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 1807154     38.37%     38.37% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  573028     12.17%     50.54% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  466462      9.90%     60.44% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  450636      9.57%     70.01% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  450688      9.57%     79.58% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  322326      6.84%     86.42% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  236639      5.02%     91.44% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  160120      3.40%     94.84% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                  242853      5.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             4709906                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 40937     40.07%     40.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     40.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     40.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                1723      1.69%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    2      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  146      0.14%     41.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  221      0.22%     42.12% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     42.12% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                119      0.12%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              1      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                29870     29.24%     71.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite               10499     10.28%     81.75% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead           18378     17.99%     99.74% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            270      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        38221      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      6159094     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult         4153      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        36934      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       786154      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         6163      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu       316665      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        13152      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc        66426      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         1218      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       351167      3.26%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt        95975      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       320192      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1151011     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       510102      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       712152      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       164252      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     10755740                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.181450                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                            102166                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.009499                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               19959043                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               9033690                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7511588                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 6366156                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                3249631                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        3135057                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7626286                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    3193399                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                   25245                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                          1610                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        220640                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      1857363                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       704405                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       531333                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       156620                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch          627      0.08%      0.08% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return        37258      4.72%      4.80% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect        40945      5.19%      9.99% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect         1059      0.13%     10.12% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond       587214     74.41%     84.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond        94404     11.96%     96.50% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond        27647      3.50%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total       789154                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch          578      0.45%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return         2843      2.21%      2.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect         6946      5.41%      8.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect          638      0.50%      8.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond       101904     79.31%     87.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond        14148     11.01%     98.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     98.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond         1426      1.11%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total       128483                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch          120      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return           13      0.09%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          334      2.30%      3.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect          222      1.53%      4.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond        13100     90.16%     94.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          390      2.68%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond          351      2.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total        14530                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect          172      1.27%      1.64% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect          189      1.40%      3.04% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond        12565     93.11%     96.15% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          197      1.46%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond          323      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total        13495                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget       347157     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB       377798     47.87%     91.86% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS        37257      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect        26942      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total       789154                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch         8238     63.05%     63.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return         4773     36.53%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect           13      0.10%     99.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect           42      0.32%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total        13066                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted          587841                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken       245116                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect           14530                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          937                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted         9176                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted         5354                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups             789154                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               8470                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                522223                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.661750                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted          1560                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups         28706                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits            26942                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           1764                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch          627      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return        37258      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect        40945      5.19%      9.99% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect         1059      0.13%     10.12% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond       587214     74.41%     84.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond        94404     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond        27647      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total       789154                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch          201      0.08%      0.08% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return        37258     13.96%     14.03% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          532      0.20%     14.23% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect         1059      0.40%     14.63% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       199730     74.82%     89.45% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          504      0.19%     89.64% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     89.64% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond        27647     10.36%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total       266931                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          334      3.94%      3.94% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%      3.94% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond         7746     91.45%     95.40% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          390      4.60%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total         8470                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          334      3.94%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond         7746     91.45%     95.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          390      4.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total         8470                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups        28706                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits        26942                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses         1764                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords          573                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords        29279                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.ras.pushes              44847                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                44842                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes            10427                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                34415                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct             34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.commit.commitSquashedInsts       1097147                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           14271                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      4563333                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     2.208883                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.965365                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       2176223     47.69%     47.69% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        708605     15.53%     63.22% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        194531      4.26%     67.48% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        312336      6.84%     74.32% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        151055      3.31%     77.64% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        181089      3.97%     81.60% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         64656      1.42%     83.02% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         51113      1.12%     84.14% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        723725     15.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      4563333                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls               34420                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       723725                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commitStats0.numInsts            5770084                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP      5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                0.854502                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                1.170273                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          2336236                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts          3097087                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts         7834513                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        1701960                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts        634276                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                 703295                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             2364999                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 1297173                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              329439                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                15000                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             364223                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 799                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             11374093                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                3980                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          10730495                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches         687041                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       1857985                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts       672244                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          2.176330                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads      3462533                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      3220432                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads      3834011                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites      2887738                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads     10725384                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      5989922                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         2530229                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      4221223                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches           441997                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     3964389                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 31564                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles               1559                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         3797                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        45894                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  591626                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                3044                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          4709906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.476895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           3.405253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                2884398     61.24%     61.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                  63927      1.36%     62.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  93123      1.98%     64.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 122572      2.60%     67.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 159446      3.39%     70.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 107380      2.28%     72.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 130897      2.78%     75.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                  97316      2.07%     77.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1050847     22.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            4709906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts             6709032                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.360708                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           789154                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.160054                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles       678485                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   15000                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  1116442                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                  31776                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             11181426                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                628                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1857363                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                704405                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 220                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    9553                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                  16947                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents          348                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         5649                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        10183                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              15832                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               10654762                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              10646645                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 7871569                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                13575784                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      2.159324                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.579824                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                    363175                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                155403                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                119                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation               348                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                70129                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              65600                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                  848                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            7.275903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          37.649781                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1628871     95.71%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              12351      0.73%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              20656      1.21%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39               2895      0.17%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49               3584      0.21%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59               2489      0.15%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69               1183      0.07%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                783      0.05%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                501      0.03%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                353      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109              323      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119              572      0.03%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129              768      0.05%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139             1196      0.07%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149             2212      0.13%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             2847      0.17%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             2654      0.16%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             2381      0.14%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             2109      0.12%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199             1888      0.11%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209             1998      0.12%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219             1846      0.11%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229             1237      0.07%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              907      0.05%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              662      0.04%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259              484      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269              360      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              290      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              276      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              225      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows           3059      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1855648                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                672260                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3563                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     471                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                592190                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    1316                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                15000                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 822707                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               1441936                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         4755                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 1497299                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles              928209                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             11281529                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                8316                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               641427                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                39122                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               178684                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents           474                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          18948401                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  35092705                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               11792275                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 3927030                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            16501713                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2446688                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   181                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               166                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 1607938                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       15010850                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      22500782                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                5770084                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 10079867                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  67                       # Number of system calls (Count)
system.cpu14.numCycles                        4980406                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             0.863143                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             1.158557                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      11174442                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    438                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     10751809                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                 1644                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            1095013                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         2700279                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               168                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           4741030                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             2.267821                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            2.480805                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 1833297     38.67%     38.67% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  576000     12.15%     50.82% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  474866     10.02%     60.83% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  442767      9.34%     70.17% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  447236      9.43%     79.61% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  329459      6.95%     86.56% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  240179      5.07%     91.62% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  157345      3.32%     94.94% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                  239881      5.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             4741030                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                 41328     40.32%     40.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     40.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     40.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                1720      1.68%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     41.99% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    3      0.00%     42.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     42.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  159      0.16%     42.15% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     42.15% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  205      0.20%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     42.35% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                127      0.12%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              1      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     42.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                29362     28.64%     71.12% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite               11246     10.97%     82.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead           18085     17.64%     99.73% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite            275      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass        38091      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      6156758     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult         4154      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        36911      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       785593      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         6164      0.06%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu       316493      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        13167      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc        66367      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         1213      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       351191      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt        95985      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       320169      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead      1150956     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       509985      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead       711662      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       164241      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     10751809                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       2.158822                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                            102511                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.009534                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               19986051                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               9027702                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       7509372                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                 6362752                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                3242531                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        3133497                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   7624676                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    3191553                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                   25135                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                          1661                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        239376                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads      1856541                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       704057                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads       531440                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores       150479                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch          638      0.08%      0.08% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return        37209      4.72%      4.80% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect        41064      5.21%     10.01% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect         1055      0.13%     10.14% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond       586815     74.41%     84.55% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond        94289     11.96%     96.50% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond        27573      3.50%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total       788643                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch          589      0.46%      0.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return         2794      2.18%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect         7065      5.52%      8.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect          634      0.50%      8.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond       101505     79.32%     87.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond        14033     10.97%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond         1352      1.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total       127972                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch          121      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return           14      0.10%      0.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          331      2.27%      3.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect          226      1.55%      4.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond        13121     90.17%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          390      2.68%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond          349      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total        14552                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          176      1.30%      1.67% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect          191      1.42%      3.08% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond        12555     93.05%     96.13% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          200      1.48%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond          322      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total        13493                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget       346889     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB       377648     47.89%     91.87% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS        37208      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect        26898      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total       788643                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch         8244     63.00%     63.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return         4787     36.58%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect           14      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total        13086                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted          587453                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken       244934                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect           14552                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          930                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         9186                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted         5366                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups             788643                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               8476                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                522127                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.662057                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted          1550                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups         28628                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits            26898                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           1730                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch          638      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return        37209      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect        41064      5.21%     10.01% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect         1055      0.13%     10.14% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond       586815     74.41%     84.55% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond        94289     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond        27573      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total       788643                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch          201      0.08%      0.08% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return        37209     13.96%     14.04% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          525      0.20%     14.23% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect         1055      0.40%     14.63% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond       199448     74.84%     89.46% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          505      0.19%     89.65% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond        27573     10.35%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total       266516                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          331      3.91%      3.91% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%      3.91% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond         7755     91.49%     95.40% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          390      4.60%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total         8476                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          331      3.91%      3.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond         7755     91.49%     95.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          390      4.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total         8476                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups        28628                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits        26898                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses         1730                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords          575                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords        29203                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.ras.pushes              44913                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                44908                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes            10493                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                34415                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct             34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.commit.commitSquashedInsts       1091145                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           14260                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      4595105                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     2.193610                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.964606                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       2214020     48.18%     48.18% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        704237     15.33%     63.51% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        193965      4.22%     67.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        311048      6.77%     74.50% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        151038      3.29%     77.79% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        180164      3.92%     81.71% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         64299      1.40%     83.11% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         46882      1.02%     84.13% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        729452     15.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      4595105                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls               34420                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       729452                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commitStats0.numInsts            5770084                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps             10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP      5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP       10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                0.863143                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                1.158557                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs          2336236                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts          3097087                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts         7834513                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts        1701960                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts        634276                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                 693597                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             2407266                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 1293370                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              331860                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                14937                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             364059                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 802                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             11365559                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                3973                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts          10726674                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches         686785                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts       1857473                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts       672171                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          2.153775                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads      3461288                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites      3219502                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads      3833056                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites      2886221                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads     10722824                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites      5988151                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs         2529644                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads      4219587                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches           441754                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     4005231                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                 31436                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles               1577                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         3609                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        41519                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                  591079                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                3039                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          4741030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            2.458940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           3.399239                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                2916551     61.52%     61.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                  63991      1.35%     62.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  93345      1.97%     64.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 122284      2.58%     67.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 159137      3.36%     70.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 107316      2.26%     73.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                 131429      2.77%     75.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  97142      2.05%     77.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1049835     22.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            4741030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts             6704193                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           1.346114                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches           788643                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.158349                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles       673376                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   14937                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  1146789                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                  29912                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             11174880                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                550                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                1856541                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                704057                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 220                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    9485                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                  14981                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          353                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect         5661                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        10148                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              15809                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               10650803                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              10642869                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                 7866802                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                13568408                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      2.136948                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.579788                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                    362709                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                154581                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                120                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               353                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                69781                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads              65600                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  899                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean            7.337007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev          38.021338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1629048     95.72%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              12325      0.72%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29              20559      1.21%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39               2063      0.12%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49               3507      0.21%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59               2826      0.17%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69               1573      0.09%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                818      0.05%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                529      0.03%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                449      0.03%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109              310      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119              435      0.03%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129              646      0.04%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139              949      0.06%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149             1877      0.11%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159             2705      0.16%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169             2536      0.15%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179             2301      0.14%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189             2300      0.14%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199             2005      0.12%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209             1985      0.12%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219             2019      0.12%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229             1588      0.09%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              916      0.05%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              770      0.05%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259              572      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269              408      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279              317      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289              230      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              203      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           3191      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2910                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               1854971                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                672184                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3559                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     454                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                591610                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    1242                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                14937                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 814215                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               1470956                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         4366                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 1494870                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles              941686                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             11273919                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                9475                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents               649004                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                37511                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents               185986                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents           398                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          18937271                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  35072105                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               11786060                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 3921076                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            16501713                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                2435558                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                   181                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing               167                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 1623458                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       15031543                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      22488140                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                5770084                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 10079867                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  67                       # Number of system calls (Count)
system.cpu15.numCycles                        5051161                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             0.875405                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             1.142328                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      11174626                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    437                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     10752123                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                 1670                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            1095182                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         2699594                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               167                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           4813847                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             2.233582                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            2.480525                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 1909917     39.68%     39.68% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  574413     11.93%     51.61% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  467248      9.71%     61.31% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  451624      9.38%     70.70% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  450145      9.35%     80.05% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  319986      6.65%     86.69% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  238340      4.95%     91.65% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  159600      3.32%     94.96% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                  242574      5.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             4813847                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                 41147     39.92%     39.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     39.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     39.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                1725      1.67%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     41.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    4      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  156      0.15%     41.75% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     41.75% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  216      0.21%     41.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     41.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                122      0.12%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              1      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                30416     29.51%     71.59% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite               10588     10.27%     81.86% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead           18422     17.87%     99.73% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite            274      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass        38175      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      6157211     57.27%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult         4156      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        36918      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       785517      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         6181      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu       316488      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        13211      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc        66399      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         1213      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       351179      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt        95976      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       320154      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead      1151015     10.71%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       509810      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead       711575      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       164236      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     10752123                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       2.128644                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                            103071                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.009586                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               20060037                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               9028559                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       7509594                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                 6362791                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                3242031                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        3133404                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   7625276                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    3191743                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                   25286                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                          1622                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        237314                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads      1856568                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       703978                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads       527324                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores       151824                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch          624      0.08%      0.08% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return        37229      4.72%      4.80% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect        40975      5.20%     10.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect         1059      0.13%     10.13% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond       586791     74.41%     84.54% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond        94342     11.96%     96.50% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond        27588      3.50%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total       788608                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch          575      0.45%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return         2814      2.20%      2.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect         6976      5.45%      8.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect          638      0.50%      8.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond       101478     79.32%     87.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond        14085     11.01%     98.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     98.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond         1367      1.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total       127933                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch          120      0.82%      0.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return           15      0.10%      0.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect          334      2.29%      3.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect          231      1.59%      4.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond        13124     90.12%     94.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond          390      2.68%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond          348      2.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total        14562                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect          173      1.28%      1.65% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect          194      1.44%      3.08% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond        12556     93.07%     96.15% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          197      1.46%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond          322      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total        13491                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget       346853     43.98%     43.98% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB       377632     47.89%     91.87% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS        37228      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect        26895      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total       788608                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch         8263     63.08%     63.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return         4780     36.49%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect           15      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total        13099                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted          587415                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken       245007                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect           14562                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          936                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted         9200                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted         5362                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups             788608                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               8486                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                522012                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.661941                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted          1555                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups         28647                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits            26895                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses           1752                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch          624      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return        37229      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect        40975      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect         1059      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond       586791     74.41%     84.54% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond        94342     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond        27588      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total       788608                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch          201      0.08%      0.08% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return        37229     13.96%     14.04% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          535      0.20%     14.24% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect         1059      0.40%     14.64% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond       199474     74.82%     89.46% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          510      0.19%     89.65% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond        27588     10.35%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total       266596                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect          334      3.94%      3.94% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%      3.94% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond         7762     91.47%     95.40% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond          390      4.60%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total         8486                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect          334      3.94%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond         7762     91.47%     95.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond          390      4.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total         8486                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups        28647                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits        26895                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses         1752                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords          579                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords        29226                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.ras.pushes              44848                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                44843                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes            10428                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                34415                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct             34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.commit.commitSquashedInsts       1091342                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           14340                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      4667758                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     2.159466                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     2.949918                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       2280455     48.86%     48.86% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        708567     15.18%     64.04% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        194750      4.17%     68.21% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        312133      6.69%     74.89% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        151344      3.24%     78.14% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        181069      3.88%     82.02% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         64745      1.39%     83.40% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         51350      1.10%     84.50% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        723345     15.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      4667758                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls               34420                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       723345                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commitStats0.numInsts            5770084                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps             10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP      5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP       10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                0.875405                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                1.142328                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs          2336236                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts          3097087                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts         7834513                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts        1701960                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts        634276                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                 697929                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             2475209                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 1295322                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              330364                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                15023                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             364088                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 805                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             11366636                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                3964                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts          10726831                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches         686857                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts       1857485                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts       671937                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          2.123637                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads      3461771                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites      3220131                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads      3833078                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites      2886142                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads     10723604                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites      5988519                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         2529422                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads      4219317                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches           441755                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     4076399                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                 31610                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles               1500                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         4006                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        42179                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                  591066                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                3069                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          4813847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            2.421596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           3.386765                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                2989352     62.10%     62.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                  64147      1.33%     63.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                  93466      1.94%     65.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 122483      2.54%     67.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 158701      3.30%     71.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 107300      2.23%     73.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                 131242      2.73%     76.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                  97341      2.02%     78.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1049815     21.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            4813847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts             6703934                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           1.327207                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches           788608                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.156124                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles       673958                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   15023                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  1214052                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                  33108                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             11175063                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                619                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                1856568                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                703978                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                 220                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    9707                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                  18059                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          356                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect         5653                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        10231                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              15884                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               10651039                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              10642998                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                 7868712                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                13571006                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      2.107040                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.579818                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                    363160                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                154608                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                117                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               356                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                69702                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads              65593                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  874                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean            7.366779                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev          37.376980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1628625     95.69%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              12373      0.73%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29              20678      1.21%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39               1912      0.11%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49               2573      0.15%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59               3308      0.19%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69               1926      0.11%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79               1003      0.06%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                581      0.03%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                368      0.02%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109              359      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119              405      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129              583      0.03%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139              780      0.05%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149             1302      0.08%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159             2213      0.13%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169             2279      0.13%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179             2179      0.13%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189             2515      0.15%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199             2284      0.13%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209             2231      0.13%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219             2385      0.14%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229             1899      0.11%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239             1328      0.08%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              983      0.06%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259              674      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              448      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              359      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              275      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              205      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           2927      0.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           3463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               1855039                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                671951                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3647                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     468                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                591664                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    1307                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                15023                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 818201                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               1541550                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         4826                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 1495428                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles              938819                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             11274692                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                9156                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               643564                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                39974                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents               185503                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents           699                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          18940156                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  35076105                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               11787794                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 3920766                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            16501713                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                2438408                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                   182                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing               168                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 1614470                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       15110552                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      22488730                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                5770084                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 10079867                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  67                       # Number of system calls (Count)
system.cpu2.numCycles                         4772332                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.827082                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.209070                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       11172068                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     443                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      10749442                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  1646                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1092644                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          2698575                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                173                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            4567041                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.353699                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.489474                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  1666633     36.49%     36.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   570533     12.49%     48.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   471612     10.33%     59.31% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   442492      9.69%     69.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   446522      9.78%     78.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   331260      7.25%     86.03% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   239954      5.25%     91.28% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   158183      3.46%     94.75% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   239852      5.25%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              4567041                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  41497     40.37%     40.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     40.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     40.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                 1718      1.67%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     4      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     42.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   165      0.16%     42.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     42.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   216      0.21%     42.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     42.41% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                 126      0.12%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               1      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     42.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 29484     28.68%     71.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                11307     11.00%     82.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            18022     17.53%     99.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             264      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass        38162      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      6155109     57.26%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult         4157      0.04%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        36922      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       785519      7.31%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         6173      0.06%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu       316515      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        13169      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc        66356      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         1195      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       351180      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt        95977      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       320151      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1150593     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       509840      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead       711523      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       164192      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      10749442                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.252451                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             102804                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.009564                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                19808333                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                9023603                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        7507216                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  6362042                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 3241901                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         3133249                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    7622921                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     3191163                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                    25325                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                           1615                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         205291                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads       1856285                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       703846                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       528259                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       145519                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch          609      0.08%      0.08% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return        37205      4.72%      4.80% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect        41015      5.20%     10.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect         1057      0.13%     10.14% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond       586480     74.41%     84.54% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond        94294     11.96%     96.50% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond        27551      3.50%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total        788211                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch          560      0.44%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return         2790      2.19%      2.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect         7016      5.50%      8.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect          636      0.50%      8.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond       101170     79.32%     87.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond        14038     11.01%     98.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond         1330      1.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total       127540                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch          118      0.81%      0.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return           13      0.09%      0.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          337      2.32%      3.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect          220      1.52%      4.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond        13088     90.18%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          390      2.69%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond          348      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total        14514                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect          168      1.25%      1.61% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect          190      1.41%      3.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond        12560     93.15%     96.17% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          196      1.45%     97.63% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.63% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond          320      2.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total        13483                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget       346725     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB       377382     47.88%     91.87% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS        37204      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect        26900      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total       788211                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch         8235     63.09%     63.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return         4764     36.50%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect           13      0.10%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect           40      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total        13052                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted           587089                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken       244752                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect            14514                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           933                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted         9171                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted         5343                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups              788211                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                8472                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 521730                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.661917                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           1561                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups          28608                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits             26900                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            1708                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch          609      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return        37205      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect        41015      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect         1057      0.13%     10.14% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond       586480     74.41%     84.54% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond        94294     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond        27551      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total       788211                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch          191      0.07%      0.07% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return        37205     13.96%     14.03% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          532      0.20%     14.23% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect         1057      0.40%     14.63% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       199437     74.84%     89.47% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          508      0.19%     89.66% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     89.66% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond        27551     10.34%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total       266481                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          337      3.98%      3.98% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      3.98% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond         7745     91.42%     95.40% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          390      4.60%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total         8472                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          337      3.98%      3.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond         7745     91.42%     95.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          390      4.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total         8472                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups        28608                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits        26900                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses         1708                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords          568                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords        29176                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes               44862                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                 44857                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes             10442                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts        1088256                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            14337                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      4421500                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.279739                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.988414                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        2038925     46.11%     46.11% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         704495     15.93%     62.05% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         194735      4.40%     66.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         311710      7.05%     73.50% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         151422      3.42%     76.93% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         180206      4.08%     81.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          64518      1.46%     82.46% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          46966      1.06%     83.52% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         728523     16.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      4421500                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       728523                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.827082                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.209070                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                  689403                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              2236972                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  1296252                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               329395                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 15019                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              363952                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  807                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              11363716                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 4046                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts           10724117                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches          686575                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts        1856913                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts        671934                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.247144                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads       3460681                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites      3219033                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads       3832809                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites      2886013                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads     10720487                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      5986633                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          2528847                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      4218243                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches            441486                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      3839397                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  31612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                2843                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         4333                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        33232                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                   590836                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 3007                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           4567041                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.551570                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.429239                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 2745197     60.11%     60.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                   63304      1.39%     61.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   90920      1.99%     63.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  122052      2.67%     66.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  161583      3.54%     69.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  107041      2.34%     72.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  129225      2.83%     74.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   96815      2.12%     76.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1050904     23.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             4567041                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts              6701620                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.404265                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            788211                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.165163                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles       671430                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    15019                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   1013613                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                   27009                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              11172511                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 572                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1856285                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 703846                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  222                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     8690                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   13377                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           361                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          5634                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        10241                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               15875                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                10648557                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               10640465                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  7868680                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 13571806                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.229615                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.579781                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     362453                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 154325                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 119                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                361                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 69570                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads               65595                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   876                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             6.768917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           33.179562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1629871     95.76%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               12453      0.73%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               21066      1.24%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                5623      0.33%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                2712      0.16%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                1065      0.06%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                 483      0.03%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                 388      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 330      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 355      0.02%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               517      0.03%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               740      0.04%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129              1174      0.07%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139              2354      0.14%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              3191      0.19%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              2701      0.16%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              2365      0.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              2181      0.13%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              1981      0.12%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              2047      0.12%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              1896      0.11%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              1294      0.08%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               890      0.05%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               585      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               418      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               250      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               267      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               198      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               170      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               165      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            2230      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                1854521                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 671948                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3449                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      458                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 591490                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     1400                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 15019                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  809783                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                1325558                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          4532                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  1495742                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               916407                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              11272071                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 9457                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                642464                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 36806                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                167735                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents            380                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           18934467                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   35066194                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                11784937                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3920689                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2432754                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    181                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                167                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  1613234                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        14856043                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       22481980                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu3.numCycles                         4834383                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.837836                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.193551                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       11182331                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     441                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      10756772                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  1709                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1102905                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          2707957                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                171                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            4624980                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.325799                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.488133                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  1722818     37.25%     37.25% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   571686     12.36%     49.61% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   470363     10.17%     59.78% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   443003      9.58%     69.36% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   447847      9.68%     79.04% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   330446      7.14%     86.19% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   240659      5.20%     91.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   157485      3.41%     94.80% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   240673      5.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              4624980                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  40694     39.79%     39.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     39.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     39.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                 1777      1.74%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     3      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     41.53% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   161      0.16%     41.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     41.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   213      0.21%     41.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                 125      0.12%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               1      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 29224     28.58%     70.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                11370     11.12%     81.71% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            18422     18.01%     99.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             280      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass        38421      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      6159662     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult         4154      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        36922      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       786201      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         6177      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu       316681      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        13184      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc        66412      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         1210      0.01%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       351196      3.26%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt        95984      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       320220      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1150912     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       510147      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead       712330      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       164250      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      10756772                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.225056                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             102270                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.009507                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                19875411                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                9034923                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        7512017                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  6367092                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 3251097                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         3135476                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    7626702                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     3193919                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                    25330                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                           1629                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         209403                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads       1857507                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       704453                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       527801                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       148628                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch          648      0.08%      0.08% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return        37274      4.72%      4.81% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect        40991      5.19%     10.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect         1052      0.13%     10.13% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond       587081     74.40%     84.53% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond        94403     11.96%     96.50% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond        27654      3.50%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total        789103                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch          599      0.47%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return         2859      2.23%      2.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect         6992      5.44%      8.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect          631      0.49%      8.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond       101771     79.24%     87.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond        14147     11.02%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond         1433      1.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total       128432                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch          120      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return           14      0.10%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          333      2.29%      3.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect          226      1.56%      4.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond        13100     90.15%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          389      2.68%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond          349      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total        14531                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect          175      1.30%      1.66% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect          193      1.43%      3.09% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond        12562     93.08%     96.17% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          196      1.45%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond          321      2.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total        13496                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget       347086     43.98%     43.98% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB       377798     47.88%     91.86% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS        37273      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect        26946      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total       789103                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch         8241     63.07%     63.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return         4769     36.50%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect           14      0.11%     99.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect           42      0.32%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total        13066                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted           587729                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken       245055                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect            14531                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           936                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted         9180                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted         5351                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups              789103                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                8471                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 522175                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.661732                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted           1554                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups          28706                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             26946                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            1760                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch          648      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return        37274      4.72%      4.81% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect        40991      5.19%     10.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect         1052      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond       587081     74.40%     84.53% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond        94403     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond        27654      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total       789103                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch          203      0.08%      0.08% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return        37274     13.96%     14.04% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          528      0.20%     14.24% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect         1052      0.39%     14.63% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       199715     74.82%     89.45% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          502      0.19%     89.64% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     89.64% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond        27654     10.36%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total       266928                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          333      3.93%      3.93% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      3.93% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond         7749     91.48%     95.41% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          389      4.59%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total         8471                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          333      3.93%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond         7749     91.48%     95.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          389      4.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total         8471                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups        28706                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits        26946                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses         1760                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords          575                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords        29281                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes               44902                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                 44897                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes             10482                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts        1097890                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            14484                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      4478019                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.250966                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.981026                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        2096342     46.81%     46.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         704020     15.72%     62.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         194563      4.34%     66.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         311672      6.96%     73.84% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         151175      3.38%     77.22% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         179528      4.01%     81.23% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          64440      1.44%     82.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          47507      1.06%     83.73% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         728772     16.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      4478019                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       728772                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.837836                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.193551                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                  694144                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              2288683                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1297172                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               329765                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 15216                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              364144                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  799                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              11374559                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 3955                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           10731442                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches          687025                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts        1857991                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts        672269                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.219816                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads       3462698                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites      3220749                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads       3834538                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites      2888147                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads     10725689                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      5990259                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          2530260                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      4221387                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches            442017                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      3890459                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  31996                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                1981                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         5168                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        34807                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                   591726                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 3060                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           4624980                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.522507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.419854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 2800056     60.54%     60.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                   63360      1.37%     61.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   92775      2.01%     63.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  122166      2.64%     66.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  160455      3.47%     70.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  107078      2.32%     72.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  130931      2.83%     75.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   96930      2.10%     77.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1051229     22.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             4624980                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts              6709280                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.387825                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            789103                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.163227                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles       676567                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    15216                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   1034215                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                   29699                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              11182772                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 567                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1857507                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 704453                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  222                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     9368                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   15178                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           356                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          5643                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        10402                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               16045                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                10655776                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               10647493                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  7872678                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 13578392                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.202451                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.579795                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     362747                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 155547                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 123                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                356                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 70177                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads               65594                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   863                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             6.972969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           36.116652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1629246     95.73%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               12090      0.71%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               21103      1.24%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                4569      0.27%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                3457      0.20%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                1658      0.10%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                 694      0.04%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                 447      0.03%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                 286      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 313      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               437      0.03%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               687      0.04%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               976      0.06%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              1805      0.11%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149              3200      0.19%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              3131      0.18%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              2651      0.16%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              2215      0.13%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              2028      0.12%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              1856      0.11%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              1868      0.11%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              1463      0.09%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               937      0.06%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               654      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               535      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               300      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               275      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               272      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               228      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               107      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            2472      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                1855664                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 672283                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3379                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      463                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 592507                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     1471                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 15216                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  813905                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                1365589                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          4537                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  1497390                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               928343                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              11282605                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 9230                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                643999                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 37297                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                178271                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents            420                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           18949010                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   35094147                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                11791547                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  3928272                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2447297                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    181                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                168                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  1612643                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        14921232                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       22502658                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu4.numCycles                         4754975                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.824074                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.213484                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       11185388                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     436                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      10758178                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  1671                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             1105957                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          2716325                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                166                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            4555832                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              2.361408                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.489570                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  1652994     36.28%     36.28% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   570800     12.53%     48.81% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   471568     10.35%     59.16% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   443591      9.74%     68.90% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   447145      9.81%     78.71% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   331168      7.27%     85.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   241180      5.29%     91.28% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   157119      3.45%     94.73% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                   240267      5.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              4555832                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  40300     39.71%     39.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     39.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     39.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                 1731      1.71%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     4      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     41.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   163      0.16%     41.58% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     41.58% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   227      0.22%     41.80% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     41.80% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     41.80% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     41.80% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     41.80% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                 128      0.13%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                1      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                1      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               1      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     41.93% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                 29333     28.90%     70.84% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                11326     11.16%     82.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            17991     17.73%     99.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite             278      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass        38342      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      6160288     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult         4156      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        36925      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       786408      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt          194      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         6170      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu       316831      2.95%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        13158      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc        66409      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         1181      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       351228      3.26%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt        95997      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       320276      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1151099     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       510199      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead       712559      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       164229      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      10758178                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        2.262510                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             101484                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.009433                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                19807305                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                9038338                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        7512812                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                  6368038                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 3253793                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         3136015                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    7627141                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     3194179                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                    25202                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                           1605                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         199143                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads       1858056                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       704482                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       531674                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       155826                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch          612      0.08%      0.08% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return        37290      4.72%      4.80% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect        41013      5.20%     10.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect         1054      0.13%     10.13% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond       587242     74.40%     84.53% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond        94415     11.96%     96.49% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     96.49% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond        27667      3.51%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total        789293                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch          563      0.44%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return         2875      2.24%      2.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect         7014      5.45%      8.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect          633      0.49%      8.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond       101932     79.25%     87.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond        14159     11.01%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond         1446      1.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total       128622                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch          116      0.80%      0.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return           15      0.10%      0.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          334      2.30%      3.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect          223      1.53%      4.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond        13097     90.11%     94.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          392      2.70%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond          358      2.46%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total        14535                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect          174      1.29%      1.65% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect          193      1.43%      3.08% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond        12559     93.06%     96.15% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          196      1.45%     97.60% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.60% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond          324      2.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total        13495                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget       347267     44.00%     44.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB       377780     47.86%     91.86% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS        37289      4.72%     96.58% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect        26957      3.42%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total       789293                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch         8253     63.12%     63.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return         4768     36.47%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect           15      0.11%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect           39      0.30%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total        13075                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted           587854                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken       245029                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect            14535                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           939                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted         9186                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted         5349                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups              789293                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                8474                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 522207                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.661614                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted           1558                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups          28721                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits             26957                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            1764                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch          612      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return        37290      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect        41013      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect         1054      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond       587242     74.40%     84.53% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond        94415     11.96%     96.49% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     96.49% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond        27667      3.51%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total       789293                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch          196      0.07%      0.07% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return        37290     13.96%     14.04% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          527      0.20%     14.23% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect         1054      0.39%     14.63% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       199845     74.82%     89.45% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          507      0.19%     89.64% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     89.64% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond        27667     10.36%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total       267086                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          334      3.94%      3.94% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      3.94% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond         7748     91.43%     95.37% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          392      4.63%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total         8474                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          334      3.94%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond         7748     91.43%     95.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          392      4.63%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total         8474                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups        28721                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits        26957                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses         1764                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords          581                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords        29302                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes               44942                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                 44937                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes             10522                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts        1100962                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            14434                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      4408524                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     2.286449                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.990742                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        2025269     45.94%     45.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         705520     16.00%     61.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         196554      4.46%     66.40% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         309609      7.02%     73.42% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         151222      3.43%     76.86% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         180042      4.08%     80.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          64013      1.45%     82.39% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          47124      1.07%     83.46% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         729171     16.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      4408524                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       729171                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.824074                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.213484                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                  689908                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              2223605                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  1296538                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               330605                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 15176                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              364177                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  802                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              11377245                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 3986                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           10732976                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches          686965                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts        1858476                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts        672360                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.257210                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads       3461909                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites      3220205                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads       3835052                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites      2888721                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     10726212                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      5991172                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          2530836                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      4222339                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches            442026                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      3824491                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                  31922                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                1549                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         4812                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        37413                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                   592011                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 3019                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           4555832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.561577                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            3.432003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 2730803     59.94%     59.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                   63646      1.40%     61.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   91553      2.01%     63.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  122399      2.69%     66.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  161130      3.54%     69.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  107444      2.36%     71.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  129691      2.85%     74.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                   97049      2.13%     76.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1052117     23.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             4555832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts              6710766                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.411315                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            789293                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.165993                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles       671606                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    15176                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    991113                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                   25923                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              11185824                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 611                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 1858056                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 704482                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  219                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     8566                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                   12511                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           361                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect          5644                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        10351                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               15995                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                10657153                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               10648827                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                  7874342                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 13581710                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.239513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.579775                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     360714                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 156096                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                 122                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                361                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                 70206                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads               65604                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                   884                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             6.834325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           34.862273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1628920     95.71%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               12542      0.74%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               22890      1.34%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                5316      0.31%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                2014      0.12%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 942      0.06%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                 579      0.03%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                 354      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                 314      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                 359      0.02%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109               606      0.04%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               830      0.05%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129              1386      0.08%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139              2364      0.14%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149              2720      0.16%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              2450      0.14%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              2669      0.16%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              2271      0.13%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              2184      0.13%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              2199      0.13%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              1902      0.11%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              1188      0.07%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               771      0.05%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               504      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               368      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               293      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               242      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               169      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289               126      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               121      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            2367      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                1856023                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 672374                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3369                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      473                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 592739                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     1446                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 15176                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  810614                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                1309847                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          4189                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  1496909                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles               919097                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              11285345                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 9208                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                642820                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 40288                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                165853                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents            417                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           18951901                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   35100900                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                11794053                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  3930128                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 2450188                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                    180                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                166                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  1620300                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        14854332                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       22509148                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu5.numCycles                         4829757                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.837034                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.194694                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       11179971                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     432                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      10754982                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  1707                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1100536                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2705910                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                162                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            4612582                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.331662                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.488691                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  1711373     37.10%     37.10% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   571363     12.39%     49.49% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   470395     10.20%     59.69% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   442009      9.58%     69.27% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   447726      9.71%     78.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   330972      7.18%     86.15% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   240271      5.21%     91.36% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   158372      3.43%     94.79% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   240101      5.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              4612582                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  41656     40.52%     40.52% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     40.52% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     40.52% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                 1728      1.68%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     3      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     42.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   167      0.16%     42.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     42.37% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   220      0.21%     42.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     42.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 124      0.12%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               1      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     42.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 29345     28.55%     71.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                11303     11.00%     82.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            17978     17.49%     99.74% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             267      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        38374      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      6158397     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult         4154      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        36924      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       786163      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         6165      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu       316691      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        13189      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc        66393      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         1193      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       351199      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt        95984      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       320227      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1150779     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       510030      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       712227      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       164184      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      10754982                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        2.226816                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             102792                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.009558                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                19860875                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                9030884                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7510491                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  6366170                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 3250385                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         3135199                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7626192                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     3193208                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                    25223                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                           1665                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         217175                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       1857096                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       704184                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       527386                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       147593                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch          663      0.08%      0.08% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return        37258      4.72%      4.81% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect        40983      5.20%     10.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect         1071      0.14%     10.14% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond       586839     74.39%     84.53% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond        94380     11.96%     96.50% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond        27623      3.50%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total        788817                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch          614      0.48%      0.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return         2843      2.22%      2.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect         6984      5.45%      8.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect          650      0.51%      8.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond       101529     79.23%     87.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond        14124     11.02%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond         1402      1.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total       128146                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch          120      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return           15      0.10%      0.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          332      2.29%      3.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect          225      1.55%      4.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond        13091     90.14%     94.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          388      2.67%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond          352      2.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total        14523                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect          175      1.30%      1.66% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect          191      1.42%      3.07% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond        12561     93.07%     96.14% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          199      1.47%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond          322      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total        13497                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       347011     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       377608     47.87%     91.86% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS        37257      4.72%     96.58% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect        26941      3.42%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total       788817                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         8245     63.15%     63.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return         4756     36.43%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect           15      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect           40      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total        13056                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted           587502                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken       244890                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect            14523                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           932                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted         9185                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted         5338                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups              788817                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                8473                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 521958                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.661697                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           1552                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups          28694                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits             26941                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            1753                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch          663      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return        37258      4.72%      4.81% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect        40983      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect         1071      0.14%     10.14% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond       586839     74.39%     84.53% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond        94380     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond        27623      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total       788817                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch          201      0.08%      0.08% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return        37258     13.96%     14.04% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          534      0.20%     14.24% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect         1071      0.40%     14.64% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       199667     74.82%     89.46% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          505      0.19%     89.65% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond        27623     10.35%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total       266859                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          332      3.92%      3.92% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      3.92% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         7753     91.50%     95.42% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          388      4.58%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         8473                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          332      3.92%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         7753     91.50%     95.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          388      4.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         8473                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups        28694                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits        26941                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses         1753                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords          577                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords        29271                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes               44897                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                 44892                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes             10477                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts        1095450                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            14451                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      4466006                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.257020                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.981898                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        2083119     46.64%     46.64% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         704650     15.78%     62.42% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         194842      4.36%     66.78% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         311864      6.98%     73.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         151339      3.39%     77.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         180264      4.04%     81.19% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          64550      1.45%     82.64% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          47059      1.05%     83.69% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         728319     16.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      4466006                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       728319                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.837034                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.194694                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                  696464                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              2274130                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1297522                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               329288                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 15178                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              363987                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  800                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              11371362                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 4006                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           10729759                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches          686904                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        1857772                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        672100                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.221594                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       3462122                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      3220378                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads       3834435                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites      2887950                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     10723962                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      5989047                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          2529872                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      4220652                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            441806                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      3874553                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  31920                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                2110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         4986                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        38700                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   591485                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 3073                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           4612582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.528530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            3.422098                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 2788735     60.46%     60.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   63309      1.37%     61.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   92177      2.00%     63.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  122025      2.65%     66.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  160801      3.49%     69.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  107028      2.32%     72.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  130127      2.82%     75.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                   96831      2.10%     77.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1051549     22.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             4612582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts              6707030                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.388689                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            788817                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.163324                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles       676273                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    15178                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   1034265                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                   29714                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              11180403                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 583                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1857096                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 704184                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  218                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     8963                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                   15840                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           343                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          5639                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        10366                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               16005                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                10654112                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               10645690                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  7872095                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 13576445                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.204187                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.579835                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     362504                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 155136                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 114                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                343                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 69908                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               65603                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   891                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             6.969879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           35.533825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1629918     95.77%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               12445      0.73%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               20972      1.23%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                5345      0.31%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                2531      0.15%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                1170      0.07%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 739      0.04%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 395      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 307      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 317      0.02%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109               397      0.02%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119               608      0.04%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               996      0.06%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139              1822      0.11%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149              2568      0.15%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              2400      0.14%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              2463      0.14%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              2376      0.14%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              2232      0.13%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              2375      0.14%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              2188      0.13%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              1590      0.09%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               958      0.06%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               658      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               503      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               357      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               236      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               218      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               161      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               165      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            2550      0.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2870                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1855360                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 672113                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3465                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      459                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 592236                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     1528                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 15178                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  816501                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                1355380                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          4435                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  1497280                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               923808                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              11280093                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 9050                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                641014                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 36824                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                176093                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents            456                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           18945126                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   35086002                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                11789070                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3927746                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2443413                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    181                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                166                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  1610854                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        14907232                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       22497400                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu6.numCycles                         4882350                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.846149                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.181825                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       11177223                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     441                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      10753391                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  1709                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             1097797                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          2705355                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                171                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            4669883                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              2.302711                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.486245                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  1764681     37.79%     37.79% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   574654     12.31%     50.09% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   468373     10.03%     60.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   451252      9.66%     69.79% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   450474      9.65%     79.43% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   321315      6.88%     86.31% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   236797      5.07%     91.38% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   159714      3.42%     94.80% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   242623      5.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              4669883                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  41467     40.20%     40.20% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     40.20% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     40.20% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                 1713      1.66%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     3      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   157      0.15%     42.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   212      0.21%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                 125      0.12%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               1      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     42.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                 29915     29.00%     71.34% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                11053     10.72%     82.06% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            18235     17.68%     99.74% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite             270      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass        38240      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      6158218     57.27%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult         4155      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        36924      0.34%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       785537      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt          178      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         6156      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu       316507      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        13157      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc        66363      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         1192      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       351167      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt        95978      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       320153      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1151106     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       510077      4.74%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead       711492      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       164262      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      10753391                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        2.202503                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             103151                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.009592                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                19919317                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                9034130                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        7511337                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                  6362208                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 3241677                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         3133237                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    7626952                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     3191350                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                    25277                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                           1612                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         212467                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       1857072                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       704225                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       527639                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       150343                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch          602      0.08%      0.08% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return        37253      4.72%      4.80% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect        41043      5.20%     10.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect         1054      0.13%     10.13% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond       587039     74.41%     84.55% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond        94327     11.96%     96.50% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond        27581      3.50%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total        788899                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch          553      0.43%      0.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return         2838      2.21%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect         7044      5.49%      8.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect          633      0.49%      8.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond       101729     79.33%     87.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond        14071     10.97%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     98.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond         1360      1.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total       128228                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch          117      0.81%      0.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return           13      0.09%      0.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          332      2.29%      3.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect          222      1.53%      4.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond        13100     90.23%     94.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          387      2.67%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond          347      2.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total        14518                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect          176      1.30%      1.67% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect          191      1.42%      3.08% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond        12560     93.09%     96.18% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          195      1.45%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond          321      2.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total        13492                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget       347041     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB       377696     47.88%     91.87% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS        37252      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect        26910      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total       788899                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         8242     63.11%     63.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return         4763     36.47%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect           13      0.10%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total        13059                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted           587641                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken       244952                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect            14518                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           935                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         9173                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted         5345                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups              788899                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                8474                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 522181                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.661911                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           1551                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups          28635                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits             26910                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            1725                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch          602      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return        37253      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect        41043      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect         1054      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond       587039     74.41%     84.55% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond        94327     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond        27581      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total       788899                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch          196      0.07%      0.07% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return        37253     13.97%     14.04% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          529      0.20%     14.24% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect         1054      0.40%     14.63% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond       199603     74.84%     89.47% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          502      0.19%     89.66% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     89.66% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond        27581     10.34%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total       266718                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          332      3.92%      3.92% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      3.92% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         7755     91.52%     95.43% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          387      4.57%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         8474                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          332      3.92%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         7755     91.52%     95.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          387      4.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         8474                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups        28635                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits        26910                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses         1725                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords          569                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords        29204                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes               44935                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                 44930                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes             10515                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts        1093933                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            14353                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      4523581                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     2.228294                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.971510                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        2137149     47.24%     47.24% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         708315     15.66%     62.90% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         194222      4.29%     67.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         312012      6.90%     74.09% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         151118      3.34%     77.43% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         181189      4.01%     81.44% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          64515      1.43%     82.87% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          50923      1.13%     83.99% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         724138     16.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      4523581                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       724138                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.846149                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.181825                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                  694044                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              2334979                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  1294543                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               331284                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 15033                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              364166                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  797                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              11368705                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 3900                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           10728114                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches          686911                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        1857334                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts        672258                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.197326                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads       3461907                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      3220231                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads       3832780                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites      2885971                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads     10724731                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      5989835                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          2529592                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      4219898                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches            441858                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      3935477                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                  31622                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                1198                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         4346                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        39320                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                   591212                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 3030                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           4669883                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             2.496818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            3.411674                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 2845719     60.94%     60.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                   63616      1.36%     62.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   92356      1.98%     64.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  122187      2.62%     66.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  161166      3.45%     70.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  107171      2.29%     72.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  129934      2.78%     75.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   97037      2.08%     77.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1050697     22.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             4669883                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts              6705428                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.373402                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            788899                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.161582                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles       673731                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    15033                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   1078893                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                   28557                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              11177664                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 573                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 1857072                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 704225                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  220                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     9060                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                   14273                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           356                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect          5639                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        10270                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               15909                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                10652669                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               10644574                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                  7869774                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 13573262                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.180215                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.579800                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     362684                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 155112                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                 118                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                356                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                 69949                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               65594                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   821                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             7.086121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           36.228929                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1629231     95.73%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               12441      0.73%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               20745      1.22%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                4415      0.26%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                3103      0.18%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                1668      0.10%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                 903      0.05%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                 499      0.03%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                 421      0.02%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                 286      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109               407      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119               647      0.04%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129               812      0.05%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139              1569      0.09%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149              2696      0.16%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159              2767      0.16%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              2640      0.16%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              2492      0.15%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              2179      0.13%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              2099      0.12%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              1915      0.11%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              1528      0.09%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              1153      0.07%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               834      0.05%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               439      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               383      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               271      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               191      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               216      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               206      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            2804      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                1855090                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 672271                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3461                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      474                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 591868                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     1398                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 15033                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  814473                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                1405685                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          4527                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  1495714                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles               934451                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              11277115                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                10536                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                646969                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                 37596                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                180506                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents            453                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           18943863                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   35084195                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                11791289                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  3920365                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 2442150                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                    179                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                164                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  1619187                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        14968212                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       22494091                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu7.numCycles                         4910020                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.850944                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.175165                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       11187699                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     443                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      10760579                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  1705                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             1108275                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          2713935                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                173                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            4684112                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              2.297251                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.494025                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  1780173     38.00%     38.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   579145     12.36%     50.37% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   461317      9.85%     60.22% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   463329      9.89%     70.11% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   436924      9.33%     79.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   321442      6.86%     86.30% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   232827      4.97%     91.27% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   154695      3.30%     94.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                   254260      5.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              4684112                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  41425     39.85%     39.85% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     39.85% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     39.85% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                 1713      1.65%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     41.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     4      0.00%     41.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     41.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   121      0.12%     41.61% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     41.61% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   210      0.20%     41.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     41.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     41.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     41.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     41.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                 128      0.12%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               1      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     41.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                 30969     29.79%     71.73% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                10721     10.31%     82.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            18408     17.71%     99.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite             264      0.25%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass        38278      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      6162068     57.27%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult         4153      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        36919      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       786616      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         6166      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu       316934      2.95%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        13168      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc        66401      0.62%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         1213      0.01%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       351277      3.26%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt        96014      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       320363      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1150885     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       510248      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead       712931      6.63%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       164236      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      10760579                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        2.191555                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             103964                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.009662                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                19940761                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                9039835                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        7514580                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                  6370178                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 3256931                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         3136906                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    7630879                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     3195386                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                    25331                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                           1596                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         225908                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       1858228                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       704595                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       528132                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       150955                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch          660      0.08%      0.08% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return        37318      4.73%      4.81% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect        40997      5.19%     10.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect         1041      0.13%     10.13% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond       587426     74.40%     84.54% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond        94445     11.96%     96.50% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond        27656      3.50%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total        789543                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch          611      0.47%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return         2903      2.25%      2.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect         6998      5.43%      8.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect          620      0.48%      8.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond       102116     79.24%     87.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond        14189     11.01%     98.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     98.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond         1435      1.11%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total       128872                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch          120      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return           14      0.10%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          332      2.29%      3.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect          225      1.55%      4.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond        13098     90.15%     94.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          388      2.67%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     97.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond          352      2.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total        14529                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect          172      1.28%      1.64% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect          191      1.42%      3.05% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond        12555     93.08%     96.14% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          198      1.47%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond          323      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total        13488                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget       347331     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB       377939     47.87%     91.86% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS        37317      4.73%     96.59% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect        26956      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total       789543                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         8242     63.10%     63.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return         4765     36.48%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect           14      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total        13062                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted           588086                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       245149                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect            14529                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           929                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         9182                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted         5347                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups              789543                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                8471                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 522314                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.661540                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted           1546                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups          28697                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits             26956                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            1741                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch          660      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return        37318      4.73%      4.81% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect        40997      5.19%     10.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect         1041      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond       587426     74.40%     84.54% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond        94445     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond        27656      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total       789543                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch          199      0.07%      0.07% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return        37318     13.96%     14.04% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          531      0.20%     14.24% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect         1041      0.39%     14.63% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       199985     74.84%     89.46% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          499      0.19%     89.65% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond        27656     10.35%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total       267229                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          332      3.92%      3.92% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      3.92% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         7751     91.50%     95.42% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          388      4.58%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         8471                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          332      3.92%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         7751     91.50%     95.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          388      4.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         8471                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups        28697                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits        26956                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses         1741                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords          577                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords        29274                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes               44941                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                 44936                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes             10521                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts        1103150                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            14311                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      4536705                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     2.221848                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.972269                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        2155537     47.51%     47.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         702783     15.49%     63.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         194515      4.29%     67.29% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         312079      6.88%     74.17% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         151031      3.33%     77.50% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         181103      3.99%     81.49% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          64701      1.43%     82.92% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          45676      1.01%     83.92% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         729280     16.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      4536705                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       729280                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.850944                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.175165                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                  697054                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              2344002                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  1297638                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               330344                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 15074                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              364330                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  796                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              11380686                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 3991                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           10735248                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches          687289                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        1858604                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        672329                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.186396                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads       3463338                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      3221094                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads       3835907                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites      2889608                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads     10727798                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      5992338                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          2530933                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      4223298                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches            442212                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      3949331                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                  31710                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                1413                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         4100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        38804                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                   592219                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 3068                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           4684112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             2.491956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            3.410265                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 2858009     61.01%     61.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                   63661      1.36%     62.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   92832      1.98%     64.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  122370      2.61%     66.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  160413      3.42%     70.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  107358      2.29%     72.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  130466      2.79%     75.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                   97097      2.07%     77.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1051906     22.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             4684112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts              6712218                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.367045                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            789543                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.160802                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles       674609                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    15074                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   1087445                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                   29367                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              11188142                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 587                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 1858228                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 704595                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  222                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     9055                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                   15124                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           360                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect          5641                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        10196                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               15837                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                10659609                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               10651486                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                  7875313                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 13580495                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.169337                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.579899                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     362703                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 156268                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                 123                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                360                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                 70319                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               65607                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   779                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             7.141012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           37.007595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1629705     95.75%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               12202      0.72%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               15187      0.89%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                8692      0.51%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                3410      0.20%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                2304      0.14%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                1085      0.06%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                 619      0.04%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                 379      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                 331      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109               328      0.02%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119               629      0.04%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129               727      0.04%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139              1155      0.07%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149              2207      0.13%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159              2826      0.17%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              2581      0.15%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              2412      0.14%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              2182      0.13%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              1986      0.12%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              2172      0.13%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              2015      0.12%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              1312      0.08%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               850      0.05%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               558      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               417      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               286      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               303      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               193      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               210      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            2697      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            3097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                1856436                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 672346                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3458                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      491                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 592828                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     1347                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 15074                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  817171                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                1413169                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          5283                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  1498190                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles               935225                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              11288280                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 9067                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                643428                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                 35344                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                187054                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents            366                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           18955821                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   35108907                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                11794482                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  3932581                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 2454108                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                    181                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                167                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  1612589                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        14984345                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       22513623                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu8.numCycles                         4829771                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              0.837037                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              1.194691                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       11179414                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     437                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      10754501                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                  1660                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             1099984                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          2705939                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                167                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            4609927                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.332900                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             2.486689                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  1705138     36.99%     36.99% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   573215     12.43%     49.42% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   471872     10.24%     59.66% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   443866      9.63%     69.29% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   447987      9.72%     79.01% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   330170      7.16%     86.17% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   240258      5.21%     91.38% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   157770      3.42%     94.80% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                   239651      5.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              4609927                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                  40751     39.99%     39.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     39.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     39.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                 1730      1.70%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     41.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     3      0.00%     41.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     41.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   155      0.15%     41.84% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     41.84% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   216      0.21%     42.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     42.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     42.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     42.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     42.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                 125      0.12%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               1      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     42.17% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 29485     28.93%     71.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                10935     10.73%     81.84% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead            18238     17.90%     99.73% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite             273      0.27%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass        38302      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      6158424     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult         4157      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        36925      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       786061      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         6175      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu       316652      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        13192      0.12%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc        66405      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         1209      0.01%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     69.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       351170      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt        95975      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       320188      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      1150742     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       509960      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead       712053      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       164202      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      10754501                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.226710                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                             101912                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.009476                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                19856953                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                9031374                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        7510553                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                  6365548                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 3248801                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         3134830                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    7625078                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     3193033                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                    25193                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                           1620                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         219844                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads       1857058                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       704162                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads       526644                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       151803                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch          637      0.08%      0.08% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return        37231      4.72%      4.80% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect        41027      5.20%     10.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect         1055      0.13%     10.13% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond       586981     74.41%     84.54% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond        94349     11.96%     96.50% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond        27614      3.50%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total        788894                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch          588      0.46%      0.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return         2816      2.20%      2.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect         7028      5.48%      8.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect          634      0.49%      8.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond       101671     79.29%     87.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond        14093     10.99%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond         1393      1.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total       128223                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch          122      0.84%      0.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return           16      0.11%      0.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          333      2.29%      3.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect          229      1.58%      4.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond        13093     90.10%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          389      2.68%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond          349      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total        14531                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          171      1.27%      1.63% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect          193      1.43%      3.06% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond        12557     93.06%     96.12% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          199      1.47%     97.60% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.60% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond          324      2.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total        13493                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget       347076     44.00%     44.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB       377666     47.87%     91.87% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS        37230      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect        26922      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total       788894                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch         8242     63.11%     63.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return         4763     36.47%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect           16      0.12%     99.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect           39      0.30%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total        13060                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted           587618                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken       244960                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect            14531                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           935                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted         9188                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted         5343                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups              788894                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                8472                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 522125                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.661844                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted           1556                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups          28669                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits             26922                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            1747                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch          637      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return        37231      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect        41027      5.20%     10.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect         1055      0.13%     10.13% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond       586981     74.41%     84.54% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond        94349     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond        27614      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total       788894                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch          201      0.08%      0.08% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return        37231     13.96%     14.03% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          541      0.20%     14.23% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect         1055      0.40%     14.63% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       199624     74.83%     89.46% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          503      0.19%     89.65% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond        27614     10.35%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total       266769                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          333      3.93%      3.93% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      3.93% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond         7750     91.48%     95.41% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          389      4.59%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total         8472                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          333      3.93%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond         7750     91.48%     95.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          389      4.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total         8472                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups        28669                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits        26922                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses         1747                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords          578                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords        29247                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.ras.pushes               44898                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                 44893                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes             10478                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.commit.commitSquashedInsts        1095438                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            14410                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      4463381                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     2.258348                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.981604                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        2078107     46.56%     46.56% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         706750     15.83%     62.39% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         196707      4.41%     66.80% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         310480      6.96%     73.76% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         151255      3.39%     77.15% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         180337      4.04%     81.19% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          64543      1.45%     82.63% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          47316      1.06%     83.69% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         727886     16.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      4463381                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       727886                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 0.837037                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 1.194691                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                  697025                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              2271435                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  1296143                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               330192                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 15132                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              364047                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  800                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              11371150                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 3946                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           10729308                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches          686906                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        1857611                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts        672092                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           2.221494                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads       3462541                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites      3220253                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads       3834037                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites      2887537                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads     10724146                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      5989109                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          2529703                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      4220331                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches            441818                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      3869833                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                  31828                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                1521                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         4654                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        40918                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                   591502                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 3051                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           4609927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.530032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            3.422202                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 2785575     60.43%     60.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                   63298      1.37%     61.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                   92849      2.01%     63.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  121792      2.64%     66.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  160697      3.49%     69.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  107071      2.32%     72.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                  130782      2.84%     75.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                   96847      2.10%     77.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1051016     22.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             4609927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts              6707230                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.388726                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches            788894                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.163340                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles       677087                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    15132                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   1024416                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                   29485                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              11179851                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 597                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 1857058                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 704162                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  220                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     9450                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                   14865                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents           351                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect          5642                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        10316                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               15958                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                10653647                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               10645383                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                  7869886                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 13573523                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       2.204118                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.579797                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                     361062                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 155098                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 119                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                351                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                 69886                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               65598                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   849                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             7.030228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev           36.927619                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1628634     95.69%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               12477      0.73%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               21182      1.24%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                5577      0.33%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                3007      0.18%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                1337      0.08%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                 712      0.04%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                 491      0.03%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                 347      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                 319      0.02%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109               493      0.03%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119               747      0.04%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129              1136      0.07%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139              2212      0.13%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149              3244      0.19%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159              2769      0.16%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169              2451      0.14%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179              2111      0.12%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189              1888      0.11%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199              1906      0.11%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209              1721      0.10%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              1244      0.07%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               933      0.05%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               585      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               453      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               316      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269               262      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               178      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               129      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               149      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            2950      0.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2764                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                1855222                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 672107                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3357                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      478                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 592202                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     1409                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 15132                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  816852                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                1350557                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          4659                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  1496698                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles               926029                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              11279342                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                 8749                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                645263                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                 33538                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                178297                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents            409                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           18944250                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   35085742                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                11789290                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  3926239                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 2442537                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                    181                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                167                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  1616538                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        14905132                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       22497340                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu9.numCycles                         4834892                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.837924                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.193426                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       11171138                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     437                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      10748900                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  1659                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1091708                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2695952                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                167                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            4612132                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.330571                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             2.490918                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  1714702     37.18%     37.18% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   569942     12.36%     49.54% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   464740     10.08%     59.61% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   449725      9.75%     69.36% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   450701      9.77%     79.13% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   322407      6.99%     86.13% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   236651      5.13%     91.26% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   160554      3.48%     94.74% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                   242710      5.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              4612132                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  41083     40.21%     40.21% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     40.21% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     40.21% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                 1722      1.69%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     4      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     41.90% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   155      0.15%     42.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     42.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   212      0.21%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     42.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 128      0.13%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               1      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     42.38% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 29726     29.09%     71.47% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                10797     10.57%     82.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead            18084     17.70%     99.74% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             269      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        38337      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      6154673     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult         4157      0.04%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        36919      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       785494      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt          180      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         6178      0.06%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu       316501      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        13193      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc        66357      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         1216      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       351181      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt        95976      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       320149      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1150277     10.70%     87.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       509887      4.74%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       711491      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       164205      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      10748900                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.223193                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                             102181                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.009506                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                19851724                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                9022025                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7506571                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  6362048                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 3241601                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         3133220                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7621543                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     3191201                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                    25370                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                           1580                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         222760                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       1856106                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       703873                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       528091                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       157098                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch          644      0.08%      0.08% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return        37192      4.72%      4.80% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect        40926      5.19%     10.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect         1067      0.14%     10.13% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond       586272     74.40%     84.53% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond        94276     11.96%     96.50% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     96.50% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond        27584      3.50%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total        787961                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch          595      0.47%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return         2777      2.18%      2.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect         6927      5.44%      8.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect          646      0.51%      8.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond       100962     79.32%     87.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond        14020     11.01%     98.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond         1363      1.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total       127290                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch          120      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return           14      0.10%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          332      2.29%      3.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect          224      1.54%      4.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond        13087     90.17%     94.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          388      2.67%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond          349      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total        14514                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch           49      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return        34415      5.21%      5.22% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect        33999      5.15%     10.36% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect          421      0.06%     10.43% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond       485310     73.46%     83.88% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        80256     12.15%     96.03% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     96.03% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond        26221      3.97%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total       660671                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch           49      0.36%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.36% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          176      1.31%      1.67% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect          190      1.41%      3.08% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond        12551     93.07%     96.14% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          198      1.47%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond          322      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total        13486                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget       346619     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB       377260     47.88%     91.87% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS        37191      4.72%     96.59% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect        26891      3.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total       787961                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch         8234     63.10%     63.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return         4760     36.48%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect           14      0.11%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect           41      0.31%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total        13049                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted           586916                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken       244734                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect            14514                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           930                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted         9172                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted         5342                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups              787961                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                8465                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 521494                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.661827                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted           1552                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups          28651                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits             26891                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            1760                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch          644      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return        37192      4.72%      4.80% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect        40926      5.19%     10.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect         1067      0.14%     10.13% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond       586272     74.40%     84.53% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond        94276     11.96%     96.50% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     96.50% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond        27584      3.50%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total       787961                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch          199      0.07%      0.07% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return        37192     13.96%     14.03% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          539      0.20%     14.23% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect         1067      0.40%     14.63% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       199381     74.82%     89.46% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          505      0.19%     89.65% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     89.65% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond        27584     10.35%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total       266467                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          332      3.92%      3.92% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%      3.92% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond         7745     91.49%     95.42% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          388      4.58%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total         8465                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          332      3.92%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond         7745     91.49%     95.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          388      4.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total         8465                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups        28651                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits        26891                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses         1760                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords          573                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords        29224                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.ras.pushes               44770                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                 44765                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes             10350                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                 34415                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct              34415                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.commit.commitSquashedInsts        1087893                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            14436                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      4466514                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.256764                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     2.978061                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        2076440     46.49%     46.49% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         710503     15.91%     62.40% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         197058      4.41%     66.81% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         311004      6.96%     73.77% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         151474      3.39%     77.16% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         181099      4.05%     81.22% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          64805      1.45%     82.67% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          51033      1.14%     83.81% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         723098     16.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      4466514                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                34420                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        33450      0.33%      0.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      5714935     56.70%     57.03% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        34738      0.34%     57.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       778219      7.72%     65.13% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     65.13% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1034228     10.26%     87.08% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       471030      4.67%     91.76% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     10079867                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       723098                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commitStats0.numInsts             5770084                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              10079867                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP       5770084                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        10079867                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.837924                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.193426                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           2336236                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts           3097087                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts          7834513                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         1701960                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts         634276                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass        33450      0.33%      0.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      5714935     56.70%     57.03% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult         4124      0.04%     57.07% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv        34738      0.34%     57.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd       778219      7.72%     65.13% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     65.13% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt          160      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd         5394      0.05%     65.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu       309807      3.07%     68.26% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt        11058      0.11%     68.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc        64564      0.64%     69.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift          670      0.01%     69.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.02% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead      1034228     10.26%     87.08% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       471030      4.67%     91.76% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     10079867                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       660671                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       599565                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl        61057                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       485310                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       175312                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall        34420                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn        34415                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                  696033                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              2274922                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  1298202                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               327861                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 15114                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              363852                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  799                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              11362598                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 3985                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           10723530                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches          686539                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        1856580                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts        671950                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           2.217946                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads       3460259                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      3218875                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads       3832893                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites      2885992                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads     10719664                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      5985995                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          2528530                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      4217746                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites           90                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches            441342                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      3874947                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  31786                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                1941                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         4924                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        41288                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   590552                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 3000                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           4612132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.526121                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            3.421470                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 2790296     60.50%     60.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                   63229      1.37%     61.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   91932      1.99%     63.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  122168      2.65%     66.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  160575      3.48%     69.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  106811      2.32%     72.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                  129561      2.81%     75.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                   96994      2.10%     77.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1050566     22.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             4612132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts              6700284                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.385819                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            787961                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.162974                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles       673139                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    15114                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   1035710                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                   26767                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              11171575                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 547                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1856106                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 703873                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  220                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     8847                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                   13014                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents           354                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          5634                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        10350                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               15984                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                10647976                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               10639791                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  7868698                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 13570127                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       2.200626                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.579854                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                     360722                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 154146                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 116                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                354                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 69597                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               65590                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                   808                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             7.089302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           38.084088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1630198     95.78%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               12389      0.73%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               20776      1.22%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                4122      0.24%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                3098      0.18%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                1725      0.10%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                 803      0.05%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                 442      0.03%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                 300      0.02%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                 245      0.01%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109               337      0.02%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119               590      0.03%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129               864      0.05%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              1702      0.10%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              2961      0.17%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              3107      0.18%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              2561      0.15%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              2348      0.14%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              2004      0.12%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              1879      0.11%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              1684      0.10%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              1415      0.08%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              1025      0.06%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               606      0.04%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               510      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259               358      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               303      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               238      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               171      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               182      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            3017      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1701960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1854333                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 671964                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3336                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      483                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 591298                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     1442                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 15114                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  815485                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                1355874                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          4697                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  1497047                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles               923915                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              11270955                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 8032                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                637981                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                 32869                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                183526                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents            460                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           18931577                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   35061009                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                11782720                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  3920630                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             16501713                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2429864                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    181                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                167                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  1604044                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        14906119                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       22481330                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 5770084                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  10079867                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   67                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     13636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.001340642500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              26158                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState              1346                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      12236                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                      1449                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    12236                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                    1449                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    49                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     22.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                12236                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                1449                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   9135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   2420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                    100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean    147.914634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean   104.541276                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   359.461779                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-127           60     73.17%     73.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::128-255           21     25.61%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::3328-3455            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.414634                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.382610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.053521                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16              27     32.93%     32.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17               2      2.44%     35.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18              45     54.88%     90.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19               8      9.76%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   3136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 783104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys               92736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             310068974.25541854                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             36718694.31972062                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   2524502000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    184472.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       779968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::ruby.dir_cntrl0        91392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 308827279.278423190117                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::ruby.dir_cntrl0 36186539.329579740763                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        12236                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0         1449                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    419899250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::ruby.dir_cntrl0  48828473250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     34316.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0  33698049.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       783104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        783104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0        92736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total        92736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        12236                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          12236                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0         1449                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total          1449                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    310068974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        310068974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0     36718694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total        36718694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    346787669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       346787669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               12187                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts               1428                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          916                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          837                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          789                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          807                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          796                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          846                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          695                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          791                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          666                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          778                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          694                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          723                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          724                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          659                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          790                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          676                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0          125                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1           91                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2           78                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3           42                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4          149                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5          190                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6           99                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7           79                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8           39                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9          157                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10           37                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11           66                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12           54                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13           77                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14           54                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15           91                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              191393000                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             60935000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         419899250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               15704.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          34454.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               6490                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits               700                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           53.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          49.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         6423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   135.632570                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    99.194629                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   160.173604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         3987     62.07%     62.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         1649     25.67%     87.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          357      5.56%     93.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511          154      2.40%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           89      1.39%     97.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           50      0.78%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           29      0.45%     98.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023           21      0.33%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           87      1.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         6423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead           779968                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten         91392                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             308.827279                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW              36.186539                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   2.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               2.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              52.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy       23526300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy       12500730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy      46245780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy      4452660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    889927320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy    220410240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy   1396206390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   552.826040                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    565073000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   1876267000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy       22348200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy       11874555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy      40769400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy      3001500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    792657960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy    302321280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy   1372116255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   543.287583                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    778838750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   1662501250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     13857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.001427324750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              26577                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState              1343                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      12480                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                      1442                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    12480                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                    1442                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    65                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     22.50                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                12480                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                1442                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   9259                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   2470                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                    104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                    53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                    55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean    151.073171                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean   106.998545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   380.048300                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-127           57     69.51%     69.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::128-255           24     29.27%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::3456-3583            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     17.378049                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.344899                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     1.073131                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16              29     35.37%     35.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18              47     57.32%     92.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19               5      6.10%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20               1      1.22%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   4160                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 798720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys               92288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             316252108.42657924                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             36541309.32300700                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   2524140500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    181305.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       794560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::ruby.dir_cntrl1        91200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 314604962.028524160385                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::ruby.dir_cntrl1 36110517.188131041825                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        12480                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1         1442                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    425296500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::ruby.dir_cntrl1  49942681750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     34078.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1  34634314.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       798720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        798720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1        92288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total        92288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        12480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          12480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1         1442                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total          1442                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    316252108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        316252108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1     36541309                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total        36541309                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    352793418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       352793418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               12415                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts               1425                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          895                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          798                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          817                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          841                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          792                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          871                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          703                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          823                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8          679                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          790                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          697                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          749                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          756                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          716                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          792                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          696                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0          121                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1           95                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2           83                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3           43                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4          151                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5          175                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6           92                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7           79                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8           40                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9          146                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10           42                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11           73                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12           61                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13           76                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14           50                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15           98                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              192515250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             62075000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         425296500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               15506.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          34256.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               6612                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits               659                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           53.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          46.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         6566                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   134.871764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    98.962045                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   160.424582                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         4042     61.56%     61.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         1746     26.59%     88.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          359      5.47%     93.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511          144      2.19%     95.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           72      1.10%     96.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           53      0.81%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           33      0.50%     98.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023           31      0.47%     98.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           86      1.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         6566                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead           794560                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten         91200                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             314.604962                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW              36.110517                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   2.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               2.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              52.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy       24604440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy       13069980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy      46695600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy      4379580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    886809420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy    223035840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy   1397738220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   553.432566                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    572018000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   1869322000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy       22298220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy       11847990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy      41947500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy      3058920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    799805190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy    296302560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy   1374403740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   544.193310                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    763166250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   1678173750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples     13603.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.001366604500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             26044                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState             1360                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                     12166                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                     1466                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                   12166                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                   1466                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                   29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    22.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6               12166                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6               1466                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                  9085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  2382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                   116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                   54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                   57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean   144.313253                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::gmean    99.781866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev   357.999078                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-127           60     72.29%     72.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::128-255           20     24.10%     96.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::256-383            2      2.41%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::3328-3455            1      1.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total           83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean    17.361446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    17.329989                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::stdev     1.042725                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::16             29     34.94%     34.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::17              1      1.20%     36.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18             47     56.63%     92.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::19              6      7.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total           83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ                  1856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                778624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys              93824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            308295124.28828228                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            37149486.45459657                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  2524870000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   185216.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       776768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::ruby.dir_cntrl10        92224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 307560243.587611556053                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::ruby.dir_cntrl10 36515968.609190762043                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10        12166                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10         1466                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    421316750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::ruby.dir_cntrl10  45683122750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     34630.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10  31161748.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       778624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       778624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10        93824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total        93824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10        12166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total         12166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10         1466                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total         1466                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    308295124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       308295124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10     37149486                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total       37149486                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    345444611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      345444611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              12137                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts              1441                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0          911                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1          840                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2          800                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3          838                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4          786                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5          893                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          698                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          778                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8          650                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9          772                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10          656                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11          702                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12          699                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13          677                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          755                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          682                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0          125                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1           92                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2           90                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3           37                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4          140                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5          200                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6           97                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7           81                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8           52                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9          157                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10           41                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11           76                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12           57                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13           71                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14           41                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15           84                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             193748000                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            60685000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        421316750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              15963.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         34713.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              6520                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits              680                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          53.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         47.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         6375                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   136.282353                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean    99.681753                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   162.393366                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         3900     61.18%     61.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255         1713     26.87%     88.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          368      5.77%     93.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511          122      1.91%     95.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           67      1.05%     96.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           58      0.91%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           31      0.49%     98.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023           24      0.38%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           92      1.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         6375                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.dramBytesRead          776768                       # Total bytes read (Byte)
system.mem_ctrls10.dram.dramBytesWritten        92224                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            307.560244                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW             36.515969                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  2.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              2.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             53.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy      24226020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy      12868845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy     46724160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy      4499640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy    895752720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy    215504640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy   1398719385                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   553.821057                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE    552295500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   1889044500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy      21312900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy      11324280                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy     39934020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy      3022380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy    789950460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy    304601280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy   1369288680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   542.168009                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE    784806500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT   1656533500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples     13572.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.001249400000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             26003                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState             1359                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                     12147                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                     1467                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                   12147                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                   1467                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                   42                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    21.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6               12147                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6               1467                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                  8954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  2426                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                   130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                   61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                   62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean   145.695122                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::gmean   103.102363                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev   357.579230                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-127           60     73.17%     73.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::128-255           20     24.39%     97.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::256-383            1      1.22%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::3200-3327            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean    17.548780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    17.522169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::stdev     0.957781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::16             21     25.61%     25.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::17              1      1.22%     26.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18             54     65.85%     92.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::19              6      7.32%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ                  2688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                777408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys              93888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            307813650.72577387                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            37174827.16841280                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  2524225500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   185413.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       774720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::ruby.dir_cntrl11        92096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 306749340.745492160320                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::ruby.dir_cntrl11 36465287.181558296084                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11        12147                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11         1467                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    418481500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::ruby.dir_cntrl11  45274516250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     34451.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11  30861974.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       777408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       777408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11        93888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total        93888                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11        12147                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total         12147                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11         1467                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total         1467                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    307813651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       307813651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11     37174827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total       37174827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    344988478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      344988478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              12105                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts              1439                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0          893                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1          795                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2          788                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3          830                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4          805                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5          864                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          677                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          736                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8          675                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9          785                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10          674                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11          715                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12          721                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13          698                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          765                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          684                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0          126                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1           90                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2           93                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3           40                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4          139                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5          185                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6          104                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7           82                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8           46                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9          160                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10           48                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11           75                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12           66                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13           62                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14           47                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15           76                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             191512750                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            60525000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        418481500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              15820.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         34570.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              6436                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits              679                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          53.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         47.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         6427                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   134.851097                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean    98.925023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   160.449243                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         3969     61.76%     61.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255         1687     26.25%     88.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          361      5.62%     93.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511          154      2.40%     96.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           68      1.06%     97.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           42      0.65%     97.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           34      0.53%     98.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023           21      0.33%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           91      1.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         6427                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.dramBytesRead          774720                       # Total bytes read (Byte)
system.mem_ctrls11.dram.dramBytesWritten        92096                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            306.749341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW             36.465287                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  2.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              2.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             52.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy      23776200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy      12629760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy     45610320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy      4483980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy    866060280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy    240508800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy   1392212700                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   551.244744                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE    617508250                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   1823831750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy      22126860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy      11760705                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy     40819380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy      3027600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy    813101580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy    285105600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy   1375085085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   544.463088                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE    733871500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT   1707468500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples     13959.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.001381073500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds           84                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds           84                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             26779                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState             1385                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                     12523                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                     1485                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                   12523                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                   1485                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                   49                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    22.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6               12523                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6               1485                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                  9226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  2531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                   124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                   58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                   60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                   86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                   84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples           84                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean   148.250000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::gmean   107.800800                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev   356.098804                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::0-127           59     70.24%     70.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::128-255           24     28.57%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::3328-3455            1      1.19%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total           84                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples           84                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean    17.464286                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    17.435477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::stdev     0.999354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::16             24     28.57%     28.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::17              3      3.57%     32.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18             52     61.90%     94.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::19              4      4.76%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::20              1      1.19%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total           84                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ                  3136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                801472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys              95040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            317341759.12067723                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            37630960.01710498                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  2525070000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   180259.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       798336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::ruby.dir_cntrl12        93888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 316100064.143681883812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::ruby.dir_cntrl12 37174827.168412804604                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12        12523                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12         1485                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    427334750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::ruby.dir_cntrl12  51423771250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     34123.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12  34628802.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       801472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       801472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12        95040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total        95040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12        12523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total         12523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12         1485                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total         1485                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    317341759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       317341759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12     37630960                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total       37630960                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    354972719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      354972719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              12474                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts              1467                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0          936                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1          802                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2          845                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3          862                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4          836                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5          910                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6          682                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          803                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8          654                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9          785                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10          714                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11          746                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12          783                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13          686                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          772                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          658                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0          124                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1           86                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2           92                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3           43                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4          158                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5          198                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6          101                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7           85                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8           43                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9          147                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10           38                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11           74                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12           54                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13           74                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14           54                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15           96                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             193447250                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            62370000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        427334750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              15508.04                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         34258.04                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              6768                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits              709                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          54.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         48.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         6461                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   138.064077                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   100.745221                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   163.669588                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         3902     60.39%     60.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255         1753     27.13%     87.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          384      5.94%     93.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511          144      2.23%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           77      1.19%     96.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           50      0.77%     97.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895           25      0.39%     98.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023           32      0.50%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           94      1.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         6461                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.dramBytesRead          798336                       # Total bytes read (Byte)
system.mem_ctrls12.dram.dramBytesWritten        93888                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            316.100064                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW             37.174827                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  2.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              2.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             53.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy      24611580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy      13073775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy     47666640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy      4630140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy    904963920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy    207747840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy   1401837255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   555.055573                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE    532142000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   1909198000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy      21541380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy      11445720                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy     41397720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy      3027600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy    815810790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy    282824160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy   1375190730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   544.504918                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE    728018000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT   1713322000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples     13952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.001372107500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             26818                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState             1333                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                     12564                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                     1427                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                   12564                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                   1427                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                   39                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    22.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6               12564                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6               1427                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                  9435                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  2425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                   104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                   54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                   56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean   153.913580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::gmean   110.368495                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev   340.628691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-127           58     71.60%     71.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::128-255           19     23.46%     95.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::256-383            3      3.70%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::3072-3199            1      1.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total           81                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean    17.395062                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    17.364853                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::stdev     1.020772                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::16             27     33.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18             49     60.49%     93.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::19              5      6.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total           81                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ                  2496                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                804096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys              91328                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            318380728.38714278                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            36161198.61576351                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  2524747500                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   180455.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       801600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::ruby.dir_cntrl13        90176                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 317392440.548309683800                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::ruby.dir_cntrl13 35705065.767071329057                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13        12564                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13         1427                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    425797000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::ruby.dir_cntrl13  49551134000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     33890.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13  34723990.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       804096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       804096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13        91328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total        91328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13        12564                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total         12564                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13         1427                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total         1427                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    318380728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       318380728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13     36161199                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total       36161199                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    354541927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      354541927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              12525                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts              1409                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0          900                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1          782                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2          824                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3          860                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4          820                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5          940                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6          685                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          782                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8          690                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9          836                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10          733                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11          740                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12          775                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13          691                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          805                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          662                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0          115                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1           87                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2           87                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3           36                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4          138                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5          197                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6           92                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7           78                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8           42                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9          146                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10           32                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11           73                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12           63                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13           76                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14           57                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15           90                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             190953250                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            62625000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        425797000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              15245.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         33995.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              6744                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits              688                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          53.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         48.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         6499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   137.187875                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   100.440072                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   162.168977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         3931     60.49%     60.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255         1781     27.40%     87.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          368      5.66%     93.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          146      2.25%     95.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           74      1.14%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           52      0.80%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           30      0.46%     98.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023           17      0.26%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151          100      1.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         6499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.dramBytesRead          801600                       # Total bytes read (Byte)
system.mem_ctrls13.dram.dramBytesWritten        90176                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            317.392441                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW             35.705066                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  2.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              2.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             53.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy      24026100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy      12762585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy     47074020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy      4332600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy    883640220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy    225704640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy   1396683525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   553.014961                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE    579012750                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   1862327250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy      22398180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy      11901120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy     42354480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy      3022380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy    825480840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy    274680960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy   1378981320                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   546.005797                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE    706625750                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT   1734714250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples     13828.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.001565632500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             26597                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState             1312                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                     12471                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                     1408                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                   12471                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                   1408                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                   50                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    22.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6               12471                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6               1408                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  9263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  2462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                   116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                   54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                   54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                   75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                   80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                   81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean   155.137500                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::gmean   109.792209                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev   370.075112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-127           54     67.50%     67.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::128-255           25     31.25%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::3328-3455            1      1.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total           80                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean    17.400000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    17.370887                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::stdev     1.001265                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::16             26     32.50%     32.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18             50     62.50%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::19              4      5.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total           80                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ                  3200                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                798144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys              90112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            316024042.00223315                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            35679725.05325510                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  2524394000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   181885.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       794944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::ruby.dir_cntrl14        89088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 314757006.311421573162                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::ruby.dir_cntrl14 35274273.632195375860                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14        12471                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14         1408                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    423495750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::ruby.dir_cntrl14  53155921500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     33958.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14  37752785.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       798144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       798144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14        90112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total        90112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14        12471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total         12471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14         1408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total         1408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    316024042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       316024042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14     35679725                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total       35679725                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    351703767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      351703767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              12421                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts              1392                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0          912                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1          838                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2          812                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3          845                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4          852                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5          927                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6          710                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          768                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8          648                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9          796                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10          714                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11          724                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12          747                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13          698                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          772                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          658                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0          120                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1           95                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2           84                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3           36                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4          147                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5          186                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6           88                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7           67                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8           41                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9          152                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10           36                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11           72                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12           56                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13           77                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14           47                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15           88                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             190602000                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            62105000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        423495750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              15345.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         34095.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              6582                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits              677                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          52.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         48.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         6553                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   134.895163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean    98.924202                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   160.019413                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         4056     61.90%     61.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255         1706     26.03%     87.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          378      5.77%     93.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511          140      2.14%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           84      1.28%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           41      0.63%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           32      0.49%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023           27      0.41%     98.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           89      1.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         6553                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.dramBytesRead          794944                       # Total bytes read (Byte)
system.mem_ctrls14.dram.dramBytesWritten        89088                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            314.757006                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW             35.274274                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  2.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              2.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             52.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy      24918600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy      13244550                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy     47580960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy      4296060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy    898085730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy    213540000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy   1400809260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   554.648540                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE    547161500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   1894178500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy      21876960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy      11624085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy     41104980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy      2970180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy    822619440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy    277090560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy   1376429565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   544.995433                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE    712885750                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT   1728454250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples     13742.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.001296744500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             26315                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState             1346                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                     12355                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                     1448                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                   12355                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                   1448                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                   61                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    22.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6               12355                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6               1448                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                  9184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  2379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                   122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                   55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                   57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean   149.060976                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::gmean   108.913677                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev   344.357636                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-127           62     75.61%     75.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::128-255           18     21.95%     97.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::256-383            1      1.22%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::3200-3327            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean    17.378049                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    17.351689                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::stdev     0.951156                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::16             25     30.49%     30.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::17              3      3.66%     34.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18             52     63.41%     97.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::19              2      2.44%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ                  3904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                790720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys              92672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            313084519.19955021                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            36693353.60590439                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  2524443000                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   182890.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       786816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::ruby.dir_cntrl15        91200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 311538735.656760036945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::ruby.dir_cntrl15 36110517.188131041825                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15        12355                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15         1448                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    424376000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::ruby.dir_cntrl15  47489983500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     34348.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15  32796949.93                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       790720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       790720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15        92672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total        92672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15        12355                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total         12355                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15         1448                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total         1448                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    313084519                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       313084519                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15     36693354                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total       36693354                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    349777873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      349777873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              12294                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts              1425                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0          893                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1          784                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2          792                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3          823                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4          830                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5          861                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6          658                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          760                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8          673                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9          837                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10          730                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11          744                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12          772                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13          704                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          776                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          657                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1           96                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2           90                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3           40                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4          154                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5          178                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6           88                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7           82                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8           40                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9          154                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10           27                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11           76                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12           53                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13           76                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14           47                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15           96                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             193863500                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            61470000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        424376000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              15768.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         34518.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              6521                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits              697                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          53.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         48.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         6499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   135.070626                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean    99.298664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   159.886056                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         3989     61.38%     61.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255         1728     26.59%     87.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          378      5.82%     93.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511          149      2.29%     96.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           72      1.11%     97.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           36      0.55%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           23      0.35%     98.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023           34      0.52%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           90      1.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         6499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.dramBytesRead          786816                       # Total bytes read (Byte)
system.mem_ctrls15.dram.dramBytesWritten        91200                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            311.538736                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW             36.110517                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  2.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              2.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             52.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy      23983260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy      12743610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy     45703140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy      4468320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy    889718700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy    220585920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy   1396346310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   552.881441                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE    565594750                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   1875745250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy      22433880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy      11920095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy     42076020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy      2970180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy    826944030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy    273448800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy   1378936365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   545.987997                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE    703487250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT   1737852750                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     13940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.001340550500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              26736                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState              1335                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      12563                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                      1448                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    12563                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                    1448                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    71                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     22.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                12563                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                1448                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   9336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   2503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                    100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                    61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean    152.987654                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean   110.179117                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   356.296909                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-127           55     67.90%     67.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::128-255           24     29.63%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-383            1      1.23%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::3200-3327            1      1.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total           81                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.481481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.453243                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     0.988826                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16              22     27.16%     27.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17               5      6.17%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18              47     58.02%     91.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19               7      8.64%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total           81                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   4544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 804032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys               92672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             318355387.67332655                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             36693353.60590439                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   2525398000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    180243.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       799488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::ruby.dir_cntrl2        90624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 316556196.992374062538                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::ruby.dir_cntrl2 35882450.763784952462                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        12563                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2         1448                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    425202500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::ruby.dir_cntrl2  47884914750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     33845.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2  33069692.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       804032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        804032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2        92672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total        92672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        12563                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          12563                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2         1448                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total          1448                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    318355388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        318355388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2     36693354                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total        36693354                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    355048741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       355048741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               12492                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts               1416                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0          913                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1          793                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2          834                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3          842                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4          820                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5          845                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6          708                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          776                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8          690                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9          815                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10          691                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11          746                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12          747                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13          714                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          848                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          710                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0          123                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1           97                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2           82                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3           41                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4          136                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5          155                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6           95                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7           80                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8           48                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9          160                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10           44                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11           67                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12           52                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13           81                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14           62                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15           93                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              190977500                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             62460000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         425202500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               15287.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          34037.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               6734                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits               691                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           53.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          48.80                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         6481                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   137.312143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   100.024198                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   162.931741                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         3968     61.23%     61.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255         1697     26.18%     87.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          374      5.77%     93.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511          154      2.38%     95.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           88      1.36%     96.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           47      0.73%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           38      0.59%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023           27      0.42%     98.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           88      1.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         6481                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead           799488                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten         90624                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             316.556197                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW              35.882451                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   2.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               2.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              53.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy       23883300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy       12694275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy      46631340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy      4222980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy    882040800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy    227051520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy   1395667575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   552.612697                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE    582423250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   1858916750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy       22405320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy       11901120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy      42561540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy      3168540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    825695730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy    274500000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy   1379375610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   546.161915                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE    706181750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT   1735158250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     13988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.001232056500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              26833                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState              1349                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      12590                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                      1453                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    12590                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                    1453                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     22.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                12590                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                1453                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   9256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   2632                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                    114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                    50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                    85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                    85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                    85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean    149.481928                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean   104.403288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   375.769596                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-127           63     75.90%     75.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::128-255           18     21.69%     97.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-383            1      1.20%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::3456-3583            1      1.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total           83                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     17.216867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.184418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     1.059777                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16              34     40.96%     40.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17               2      2.41%     43.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18              42     50.60%     93.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19               5      6.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total           83                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 805760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys               92992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             319039586.94636482                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             36820057.17498555                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   2525318000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    179827.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       802240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::ruby.dir_cntrl3        91456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 317645847.686471998692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::ruby.dir_cntrl3 36211880.043395973742                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        12590                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3         1453                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    428714000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::ruby.dir_cntrl3  45150011000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     34051.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3  31073648.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       805760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        805760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3        92992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total        92992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        12590                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          12590                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3         1453                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total          1453                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    319039587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        319039587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3     36820057                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total        36820057                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    355859644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       355859644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               12535                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts               1429                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0          923                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1          787                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2          791                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3          816                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4          837                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5          880                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          709                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          833                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8          676                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9          796                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10          699                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11          781                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12          782                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13          704                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          823                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          698                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0          115                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1           80                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2           81                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3           41                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4          153                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5          171                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6           97                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7           85                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8           48                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9          166                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10           43                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11           71                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12           62                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13           72                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14           52                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15           92                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              193682750                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             62675000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         428714000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               15451.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          34201.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               6746                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits               689                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           53.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          48.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         6526                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   136.894882                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   100.567633                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   160.895344                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         3926     60.16%     60.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255         1792     27.46%     87.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          391      5.99%     93.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511          151      2.31%     95.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           83      1.27%     97.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           34      0.52%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           23      0.35%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023           32      0.49%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           94      1.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         6526                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead           802240                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten         91456                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             317.645848                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW              36.211880                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   2.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               2.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              53.24                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy       24083220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy       12796740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy      46952640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy      4296060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy    881949600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy    227128320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy   1396349940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   552.882878                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE    582794750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   1858545250                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy       22533840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy       11969430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy      42547260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy      3163320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    825318960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy    274817280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy   1379493450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   546.208574                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE    707029500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT   1734310500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples     13618.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.001240770500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              26127                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState              1328                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                      12219                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                      1439                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                    12219                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                    1439                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                    40                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     22.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                12219                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                1439                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                   9071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   2472                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                    101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                    57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                    86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean    149.123457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean   105.887116                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   359.157604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-127           55     67.90%     67.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::128-255           25     30.86%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::3200-3327            1      1.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total           81                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     17.370370                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    17.342429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     0.980363                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16              26     32.10%     32.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17               2      2.47%     34.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18              50     61.73%     96.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19               3      3.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total           81                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   2560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 782016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys               92096                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             309638182.12054265                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             36465287.18155830                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   2524201500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    184814.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       779456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::ruby.dir_cntrl4        90048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 308624553.567893326283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::ruby.dir_cntrl4 35654384.339438863099                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4        12219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4         1439                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    418678750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::ruby.dir_cntrl4  45971612500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     34264.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4  31946916.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       782016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        782016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4        92096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total        92096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4        12219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total          12219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4         1439                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total          1439                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    309638182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        309638182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4     36465287                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total        36465287                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    346103469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       346103469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               12179                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts               1407                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0          885                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1          806                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2          808                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3          845                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4          808                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5          896                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          712                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          803                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8          662                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9          769                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10          635                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11          671                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12          753                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13          658                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          768                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          700                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0           99                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1           84                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2           82                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3           43                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4          135                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5          192                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6           93                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7           79                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8           48                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9          143                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10           53                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11           71                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12           65                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13           76                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14           58                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15           86                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              190322500                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             60895000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         418678750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               15627.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          34377.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               6444                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits               666                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           52.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          47.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         6475                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   134.276448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    98.069372                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   163.493479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         4043     62.44%     62.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255         1688     26.07%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          341      5.27%     93.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511          135      2.08%     95.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           75      1.16%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           37      0.57%     97.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           24      0.37%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023           31      0.48%     98.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151          101      1.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         6475                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.dramBytesRead           779456                       # Total bytes read (Byte)
system.mem_ctrls4.dram.dramBytesWritten         90048                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             308.624554                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW              35.654384                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   2.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               2.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              52.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy       24675840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy       13115520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy      46859820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy      4212540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy    888617460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy    221513280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy   1398137820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   553.590787                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE    568115250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   1873224750                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy       21562800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy       11457105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy      40098240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy      3132000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy    806235360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy    290887680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy   1372516545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   543.446078                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE    749084250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT   1692255750                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples     13815.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.001460354500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              26504                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState              1354                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                      12425                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                      1451                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                    12425                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                    1451                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                    61                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     22.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                12425                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                1451                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                   9249                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   2448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                    105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                    59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                    59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean    150.780488                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean   108.878722                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   359.392218                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-127           55     67.07%     67.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::128-255           26     31.71%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::3328-3455            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     17.512195                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    17.483496                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     0.996833                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16              23     28.05%     28.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18              54     65.85%     93.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19               4      4.88%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20               1      1.22%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   3904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 795200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys               92864                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             314858369.16668648                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             36769375.74735308                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   2524170000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    181909.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       791296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::ruby.dir_cntrl5        91904                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 313312585.623896300793                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::ruby.dir_cntrl5 36389265.040109597147                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5        12425                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5         1451                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    424761500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::ruby.dir_cntrl5  52274700500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     34186.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5  36026671.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       795200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        795200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5        92864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total        92864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5        12425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total          12425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5         1451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total          1451                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    314858369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        314858369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5     36769376                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total        36769376                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    351627745                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       351627745                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               12364                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts               1436                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0          914                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1          814                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2          850                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3          861                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4          806                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5          853                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6          674                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          788                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8          671                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9          789                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10          661                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11          725                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12          774                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13          700                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          787                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          697                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0          119                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1           85                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2           86                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3           44                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4          137                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5          188                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6           98                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7           78                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8           47                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9          150                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10           46                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11           71                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12           66                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13           76                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14           61                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15           84                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              192936500                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             61820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         424761500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               15604.70                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          34354.70                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               6532                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits               696                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           52.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          48.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         6563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   134.455584                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    98.917001                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   159.121220                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         4045     61.63%     61.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255         1741     26.53%     88.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          371      5.65%     93.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511          131      2.00%     95.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           86      1.31%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           47      0.72%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           25      0.38%     98.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023           28      0.43%     98.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           89      1.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         6563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.dramBytesRead           791296                       # Total bytes read (Byte)
system.mem_ctrls5.dram.dramBytesWritten         91904                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             313.312586                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW              36.389265                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   2.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               2.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              52.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy       24661560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy       13081365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy      46838400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy      4358700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy    898900830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy    212853600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy   1399837815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   554.263898                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE    545414750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   1895925250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy       22262520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy       11825220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy      41440560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy      3137220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy    820932810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy    278510880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy   1377252570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   545.321300                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE    716857000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT   1724483000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples     13882.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.001464446500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds           79                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds           79                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              26701                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState              1286                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                      12562                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                      1382                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                    12562                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                    1382                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                    62                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     22.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                12562                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                1382                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                   9252                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   2569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                    113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean    158.063291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean   113.609412                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   366.440408                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-127           50     63.29%     63.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::128-255           28     35.44%     98.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::3328-3455            1      1.27%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total           79                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     17.278481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    17.248774                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     1.011938                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16              29     36.71%     36.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17               2      2.53%     39.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18              45     56.96%     96.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19               3      3.80%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total           79                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   3968                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 803968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys               88448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             318330046.95951033                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             35020866.49403305                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   2525045000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    181084.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       800000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::ruby.dir_cntrl6        87360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 316758922.702903926373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::ruby.dir_cntrl6 34590074.359157107770                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6        12562                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6         1382                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    433817250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::ruby.dir_cntrl6  49790654000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     34534.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6  36027969.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       803968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        803968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6        88448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total        88448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6        12562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total          12562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6         1382                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total          1382                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    318330047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        318330047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6     35020866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total        35020866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    353350913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       353350913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               12500                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts               1365                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0          908                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1          805                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2          795                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3          837                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4          816                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5          875                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          725                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          828                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8          697                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9          825                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10          705                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11          733                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12          765                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13          710                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          782                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          694                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0          100                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1           82                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2           88                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3           36                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4          140                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5          158                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6           98                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7           72                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8           49                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9          152                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10           46                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11           69                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12           65                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13           69                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14           53                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15           88                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              199442250                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             62500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         433817250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               15955.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          34705.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               6522                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits               669                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           52.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          49.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         6672                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   132.968825                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    98.139942                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   157.653492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         4149     62.19%     62.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255         1763     26.42%     88.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          356      5.34%     93.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511          139      2.08%     96.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           74      1.11%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           47      0.70%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895           25      0.37%     98.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023           32      0.48%     98.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           87      1.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         6672                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.dramBytesRead           800000                       # Total bytes read (Byte)
system.mem_ctrls6.dram.dramBytesWritten         87360                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             316.758923                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW              34.590074                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   2.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               2.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              51.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy       24697260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy       13123110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy      47045460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy      4040280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy    897088800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy    214379520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy   1399517790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   554.137184                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE    549391750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   1891948250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy       22955100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy       12197130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy      42204540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy      3085020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy    812967060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy    285218880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy   1377771090                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   545.526608                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE    734313750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT   1707026250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples     13731.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.001226196500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              26442                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState              1251                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                      12421                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                      1355                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                    12421                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                    1355                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                    45                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     22.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                12421                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                1355                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                   9183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   2512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                    124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                    47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                    76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean    158.857143                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean   115.215999                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev   357.979627                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-127           50     64.94%     64.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::128-255           25     32.47%     97.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::256-383            1      1.30%     98.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::3200-3327            1      1.30%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total           77                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     17.246753                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    17.219058                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     0.975433                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16              28     36.36%     36.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17               3      3.90%     40.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18              45     58.44%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19               1      1.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total           77                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   2880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 794944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys               86720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             314757006.31142157                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             34336667.22099479                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   2524943000                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    183285.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       792064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::ruby.dir_cntrl7        84992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 313616674.189691066742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::ruby.dir_cntrl7 33652467.947956509888                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7        12421                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7         1355                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    425898500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::ruby.dir_cntrl7  44599697250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     34288.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7  32914905.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       794944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        794944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7        86720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total        86720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7        12421                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total          12421                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7         1355                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total          1355                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    314757006                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        314757006                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7     34336667                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total        34336667                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    349093674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       349093674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               12376                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts               1328                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0          866                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1          806                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2          836                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3          856                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4          792                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5          846                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6          692                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          785                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8          732                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9          811                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10          683                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11          750                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12          753                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13          678                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          799                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          691                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0          102                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1           87                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2           79                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3           33                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4          142                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5          151                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6           90                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7           76                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8           50                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9          144                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10           43                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11           69                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12           61                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13           71                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14           51                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15           79                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              193848500                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             61880000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         425898500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               15663.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          34413.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               6621                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits               636                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           53.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          47.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         6446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   136.032268                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    99.326728                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   162.095874                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         3986     61.84%     61.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255         1660     25.75%     87.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          395      6.13%     93.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511          140      2.17%     95.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           55      0.85%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           61      0.95%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895           30      0.47%     98.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023           31      0.48%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           88      1.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         6446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.dramBytesRead           792064                       # Total bytes read (Byte)
system.mem_ctrls7.dram.dramBytesWritten         84992                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             313.616674                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW              33.652468                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   2.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               2.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              52.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy       23804760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy       12652530                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy      46260060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy      3967200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy    900702600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy    211336320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy   1397866830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   553.483489                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE    541319000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   1900021000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy       22226820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy       11810040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy      42104580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy      2964960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy    804889590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy    292020960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy   1375160310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   544.492873                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE    751926750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT   1689413250                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples     13693.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.001376269500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              26249                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState              1343                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                      12296                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                      1441                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                    12296                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                    1441                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                    44                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     22.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                12296                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                1441                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                   9128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   2488                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    489                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                    101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                    56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean    149.170732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::gmean   103.430403                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev   376.081085                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::0-127           63     76.83%     76.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::128-255           16     19.51%     96.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::256-383            2      2.44%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::3456-3583            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean     17.353659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    17.326783                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::stdev     0.960606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::16              26     31.71%     31.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::17               3      3.66%     35.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18              51     62.20%     97.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::19               2      2.44%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                   2816                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 786944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys               92224                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             311589417.08439249                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             36515968.60919076                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   2525420500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    183840.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       784128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::ruby.dir_cntrl8        91072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 310474425.676478266716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::ruby.dir_cntrl8 36059835.760498583317                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8        12296                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8         1441                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    423102750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::ruby.dir_cntrl8  51126773500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     34409.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8  35480064.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       786944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        786944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8        92224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total        92224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8        12296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total          12296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8         1441                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total          1441                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    311589417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        311589417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8     36515969                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total        36515969                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    348105386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       348105386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               12252                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts               1423                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0          888                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1          808                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2          813                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3          825                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4          817                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5          840                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          665                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          756                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8          691                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9          796                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10          705                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11          763                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12          729                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13          706                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          760                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          690                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0          115                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1           90                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2           88                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3           38                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4          134                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5          175                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6           90                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7           82                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8           42                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9          152                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10           41                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11           82                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12           64                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13           84                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14           55                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15           91                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              193377750                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             61260000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         423102750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               15783.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          34533.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               6318                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits               664                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           51.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          46.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         6690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   130.793423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean    97.188109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   153.521473                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         4215     63.00%     63.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255         1713     25.61%     88.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          390      5.83%     94.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511          118      1.76%     96.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           79      1.18%     97.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           38      0.57%     97.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895           33      0.49%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023           20      0.30%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           84      1.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         6690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.dramBytesRead           784128                       # Total bytes read (Byte)
system.mem_ctrls8.dram.dramBytesWritten         91072                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             310.474426                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW              36.059836                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   2.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               2.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              51.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy       24925740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy       13240755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy      45781680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy      4238640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy    871893090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy    235596960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy   1394820225                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   552.277190                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE    604741250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   1836598750                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy       22862280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy       12147795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy      41697600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy      3189420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy    818058300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy    280931520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy   1378030275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   545.629232                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE    723067500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT   1718272500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples     13770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.001271363500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              26430                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState              1320                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                      12385                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                      1430                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                    12385                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                    1430                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                    45                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     22.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                12385                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                1430                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                   9228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   2406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                    110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                    58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean    152.425000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::gmean   104.568480                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev   388.169406                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-127           55     68.75%     68.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::128-255           23     28.75%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::256-383            1      1.25%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::3456-3583            1      1.25%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total           80                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    17.474246                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     0.941316                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16              21     26.25%     26.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::17               2      2.50%     28.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18              53     66.25%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::19               4      5.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total           80                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                   2880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 792640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys               91520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             313844740.61403716                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             36237220.75721221                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   2524766500                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    182755.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       789760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::ruby.dir_cntrl9        89600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 312704408.492306709290                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::ruby.dir_cntrl9 35476999.342725239694                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9        12385                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9         1430                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    429374250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::ruby.dir_cntrl9  46358563000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     34668.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9  32418575.52                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       792640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        792640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9        91520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total        91520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9        12385                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total          12385                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9         1430                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total          1430                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    313844741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        313844741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9     36237221                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total        36237221                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    350081961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       350081961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               12340                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts               1400                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0          920                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1          822                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2          800                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3          838                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4          796                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5          917                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          700                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          796                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8          659                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9          799                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10          689                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11          720                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12          699                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13          703                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          778                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          704                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0          121                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1           90                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2           92                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3           40                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4          140                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5          202                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6           96                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7           81                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8           51                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9          148                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10           43                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11           62                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12           54                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13           66                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14           36                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15           78                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              197999250                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             61700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         429374250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               16045.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          34795.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               6480                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits               659                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           52.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          47.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         6599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   133.237157                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean    98.182106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   158.515451                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         4101     62.15%     62.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255         1744     26.43%     88.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          360      5.46%     94.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511          139      2.11%     96.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           59      0.89%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           50      0.76%     97.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           27      0.41%     98.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023           30      0.45%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           89      1.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         6599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.dramBytesRead           789760                       # Total bytes read (Byte)
system.mem_ctrls9.dram.dramBytesWritten         89600                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             312.704408                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW              35.476999                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   2.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               2.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              51.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy       25132800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy       13354605                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy      47045460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy      4499640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy    887755620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy    222239040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy   1399170525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   553.999685                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE    570030500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   1871309500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy       21998340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy       11688600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy      41062140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy      2808360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 199143360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy    789984660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy    304572480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy   1371257940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   542.947735                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE    784919000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF     84240000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT   1656421000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size          1024                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket          10239                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           1840483                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            21.133619                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           15.160445                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           47.880585                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |     1839617     99.95%     99.95% |         762      0.04%     99.99% |         100      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             1840483                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     37783960                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.696758                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.429362                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     1.389241                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    23394186     61.92%     61.92% |    12033073     31.85%     93.76% |     1530208      4.05%     97.81% |      312261      0.83%     98.64% |      178379      0.47%     99.11% |      258184      0.68%     99.79% |       36495      0.10%     99.89% |       18696      0.05%     99.94% |       22478      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     37783960                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size         1024                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket        10239                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       38497960                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          2.149678                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.051031                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        17.491303                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    38497096    100.00%    100.00% |         755      0.00%    100.00% |         104      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         38497960                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     38198094                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.020163                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.013647                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.479982                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    38198015    100.00%    100.00% |          60      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      38198094                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size         1024                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket        10239                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       299866                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    146.031731                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   105.977027                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   135.589989                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |      299004     99.71%     99.71% |         753      0.25%     99.96% |         104      0.03%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       299866                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        878238                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        15.768679                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       12.798792                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       17.813410                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      874959     99.63%     99.63% |        2632      0.30%     99.93% |         445      0.05%     99.98% |         121      0.01%     99.99% |          44      0.01%    100.00% |          20      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          878238                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size         1024                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket        10239                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        943458                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        26.336150                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       17.894049                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       64.192064                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      942593     99.91%     99.91% |         761      0.08%     99.99% |         100      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          943458                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples         18787                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        10.664981                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       10.070638                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        3.391262                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3165     16.85%     16.85% |        7679     40.87%     57.72% |        6149     32.73%     90.45% |        1746      9.29%     99.74% |          48      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total           18787                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       12236      6.17%      6.17% |       12480      6.29%     12.46% |       12563      6.33%     18.79% |       12590      6.35%     25.14% |       12219      6.16%     31.29% |       12425      6.26%     37.56% |       12562      6.33%     43.89% |       12421      6.26%     50.15% |       12296      6.20%     56.35% |       12385      6.24%     62.59% |       12166      6.13%     68.72% |       12147      6.12%     74.84% |       12523      6.31%     81.15% |       12564      6.33%     87.49% |       12471      6.29%     93.77% |       12355      6.23%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       198403                       (Unspecified)
system.ruby.Directory_Controller.Data    |        1449      6.30%      6.30% |        1442      6.27%     12.57% |        1448      6.30%     18.87% |        1453      6.32%     25.19% |        1439      6.26%     31.45% |        1451      6.31%     37.76% |        1382      6.01%     43.77% |        1355      5.89%     49.67% |        1441      6.27%     55.93% |        1430      6.22%     62.15% |        1466      6.38%     68.53% |        1467      6.38%     74.91% |        1485      6.46%     81.37% |        1427      6.21%     87.58% |        1408      6.12%     93.70% |        1448      6.30%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total        22991                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       12236      6.17%      6.17% |       12480      6.29%     12.46% |       12563      6.33%     18.79% |       12590      6.35%     25.14% |       12219      6.16%     31.29% |       12425      6.26%     37.56% |       12562      6.33%     43.89% |       12421      6.26%     50.15% |       12296      6.20%     56.35% |       12385      6.24%     62.59% |       12166      6.13%     68.72% |       12147      6.12%     74.84% |       12523      6.31%     81.15% |       12564      6.33%     87.49% |       12471      6.29%     93.77% |       12355      6.23%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       198403                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |        1449      6.30%      6.30% |        1442      6.27%     12.57% |        1448      6.30%     18.87% |        1453      6.32%     25.19% |        1439      6.26%     31.45% |        1451      6.31%     37.76% |        1382      6.01%     43.77% |        1355      5.89%     49.67% |        1441      6.27%     55.93% |        1430      6.22%     62.15% |        1466      6.38%     68.53% |        1467      6.38%     74.91% |        1485      6.46%     81.37% |        1427      6.21%     87.58% |        1408      6.12%     93.70% |        1448      6.30%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total        22991                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |        6739      6.13%      6.13% |        7027      6.40%     12.53% |        6926      6.30%     18.83% |        7025      6.39%     25.23% |        6743      6.14%     31.36% |        6883      6.26%     37.63% |        6892      6.27%     43.90% |        6824      6.21%     50.11% |        6672      6.07%     56.18% |        6868      6.25%     62.43% |        6758      6.15%     68.58% |        6668      6.07%     74.65% |        7016      6.39%     81.04% |        6982      6.35%     87.39% |        6963      6.34%     93.73% |        6890      6.27%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total       109876                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       12236      6.17%      6.17% |       12480      6.29%     12.46% |       12563      6.33%     18.79% |       12590      6.35%     25.14% |       12219      6.16%     31.29% |       12425      6.26%     37.56% |       12562      6.33%     43.89% |       12421      6.26%     50.15% |       12296      6.20%     56.35% |       12385      6.24%     62.59% |       12166      6.13%     68.72% |       12147      6.12%     74.84% |       12523      6.31%     81.15% |       12564      6.33%     87.49% |       12471      6.29%     93.77% |       12355      6.23%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       198403                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |        1449      6.30%      6.30% |        1442      6.27%     12.57% |        1448      6.30%     18.87% |        1453      6.32%     25.19% |        1439      6.26%     31.45% |        1451      6.31%     37.76% |        1382      6.01%     43.77% |        1355      5.89%     49.67% |        1441      6.27%     55.93% |        1430      6.22%     62.15% |        1466      6.38%     68.53% |        1467      6.38%     74.91% |        1485      6.46%     81.37% |        1427      6.21%     87.58% |        1408      6.12%     93.70% |        1448      6.30%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total        22991                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |        6739      6.13%      6.13% |        7027      6.40%     12.53% |        6926      6.30%     18.83% |        7025      6.39%     25.23% |        6743      6.14%     31.36% |        6883      6.26%     37.63% |        6892      6.27%     43.90% |        6824      6.21%     50.11% |        6672      6.07%     56.18% |        6868      6.25%     62.43% |        6758      6.15%     68.58% |        6668      6.07%     74.65% |        7016      6.39%     81.04% |        6982      6.35%     87.39% |        6963      6.34%     93.73% |        6890      6.27%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total       109876                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       12236      6.17%      6.17% |       12480      6.29%     12.46% |       12563      6.33%     18.79% |       12590      6.35%     25.14% |       12219      6.16%     31.29% |       12425      6.26%     37.56% |       12562      6.33%     43.89% |       12421      6.26%     50.15% |       12296      6.20%     56.35% |       12385      6.24%     62.59% |       12166      6.13%     68.72% |       12147      6.12%     74.84% |       12523      6.31%     81.15% |       12564      6.33%     87.49% |       12471      6.29%     93.77% |       12355      6.23%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       198403                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |        1449      6.30%      6.30% |        1442      6.27%     12.57% |        1448      6.30%     18.87% |        1453      6.32%     25.19% |        1439      6.26%     31.45% |        1451      6.31%     37.76% |        1382      6.01%     43.77% |        1355      5.89%     49.67% |        1441      6.27%     55.93% |        1430      6.22%     62.15% |        1466      6.38%     68.53% |        1467      6.38%     74.91% |        1485      6.46%     81.37% |        1427      6.21%     87.58% |        1408      6.12%     93.70% |        1448      6.30%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total        22991                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |     1138289      6.26%      6.26% |     1138714      6.26%     12.52% |     1137147      6.25%     18.77% |     1136713      6.25%     25.02% |     1139817      6.27%     31.29% |     1138026      6.26%     37.55% |     1137627      6.26%     43.80% |     1128192      6.20%     50.01% |     1137999      6.26%     56.26% |     1139531      6.27%     62.53% |     1138959      6.26%     68.79% |     1138173      6.26%     75.05% |     1126606      6.19%     81.24% |     1137743      6.26%     87.50% |     1136819      6.25%     93.75% |     1136717      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     18187072                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |      590036      6.24%      6.24% |      590577      6.25%     12.49% |      590254      6.25%     18.74% |      591119      6.25%     24.99% |      591397      6.26%     31.25% |      590864      6.25%     37.50% |      590593      6.25%     43.75% |      591619      6.26%     50.01% |      590879      6.25%     56.26% |      589949      6.24%     62.50% |      590751      6.25%     68.76% |      590089      6.24%     75.00% |      590922      6.25%     81.25% |      591002      6.25%     87.50% |      590449      6.25%     93.75% |      590460      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total      9450960                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      678975      6.25%      6.25% |      678984      6.25%     12.50% |      678978      6.25%     18.75% |      678999      6.25%     25.00% |      678997      6.25%     31.25% |      678976      6.25%     37.50% |      678912      6.25%     43.75% |      678952      6.25%     50.00% |      678993      6.25%     56.25% |      678915      6.25%     62.50% |      678979      6.25%     68.75% |      678908      6.25%     75.00% |      678984      6.25%     81.25% |      678967      6.25%     87.50% |      678907      6.25%     93.75% |      678916      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total     10863342                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        1294      6.89%      6.89% |        1191      6.34%     13.23% |        1227      6.53%     19.76% |        1174      6.25%     26.01% |        1191      6.34%     32.35% |        1218      6.48%     38.83% |        1152      6.13%     44.96% |        1144      6.09%     51.05% |        1143      6.08%     57.14% |        1153      6.14%     63.27% |        1144      6.09%     69.36% |        1148      6.11%     75.47% |        1164      6.20%     81.67% |        1145      6.09%     87.76% |        1129      6.01%     93.77% |        1170      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        18787                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       15330      6.00%      6.00% |       15552      6.09%     12.09% |       15615      6.11%     18.21% |       16199      6.34%     24.55% |       16340      6.40%     30.95% |       15840      6.20%     37.15% |       16140      6.32%     43.47% |       15941      6.24%     49.71% |       16670      6.53%     56.24% |       15259      5.98%     62.22% |       15883      6.22%     68.44% |       15436      6.04%     74.48% |       15936      6.24%     80.72% |       16528      6.47%     87.19% |       16330      6.39%     93.59% |       16372      6.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       255371                       (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement |        2718      6.42%      6.42% |        2723      6.43%     12.85% |        2673      6.31%     19.16% |        2636      6.22%     25.39% |        2630      6.21%     31.60% |        2654      6.27%     37.86% |        2633      6.22%     44.08% |        2633      6.22%     50.30% |        2673      6.31%     56.61% |        2700      6.38%     62.99% |        2696      6.37%     69.35% |        2635      6.22%     75.58% |        2613      6.17%     81.75% |        2572      6.07%     87.82% |        2636      6.22%     94.05% |        2521      5.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement::total        42346                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       13943      6.07%      6.07% |       14077      6.12%     12.19% |       14152      6.16%     18.34% |       14434      6.28%     24.62% |       14709      6.40%     31.02% |       14250      6.20%     37.22% |       14515      6.31%     43.53% |       14342      6.24%     49.77% |       14871      6.47%     56.24% |       13853      6.03%     62.27% |       14377      6.25%     68.52% |       13947      6.07%     74.59% |       14342      6.24%     80.83% |       14767      6.42%     87.25% |       14727      6.41%     93.66% |       14584      6.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       229890                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        5384      6.13%      6.13% |        5408      6.15%     12.28% |        5434      6.18%     18.47% |        5646      6.43%     24.89% |        5436      6.19%     31.08% |        5472      6.23%     37.31% |        5514      6.28%     43.58% |        5454      6.21%     49.79% |        5690      6.48%     56.27% |        5364      6.10%     62.37% |        5465      6.22%     68.59% |        5409      6.16%     74.75% |        5478      6.23%     80.98% |        5599      6.37%     87.35% |        5492      6.25%     93.60% |        5620      6.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        87865                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       16679      6.05%      6.05% |       16896      6.13%     12.18% |       16923      6.14%     18.32% |       17424      6.32%     24.64% |       17548      6.37%     31.01% |       17049      6.19%     37.20% |       17394      6.31%     43.51% |       17181      6.23%     49.74% |       17929      6.50%     56.24% |       16613      6.03%     62.27% |       17213      6.25%     68.52% |       16717      6.07%     74.58% |       17175      6.23%     80.81% |       17746      6.44%     87.25% |       17597      6.38%     93.64% |       17540      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       275624                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Load   |        1943      6.54%      6.54% |        1926      6.49%     13.03% |        1870      6.30%     19.33% |        1848      6.22%     25.55% |        1842      6.20%     31.76% |        1861      6.27%     38.02% |        1855      6.25%     44.27% |        1833      6.17%     50.45% |        1895      6.38%     56.83% |        1891      6.37%     63.20% |        1891      6.37%     69.57% |        1855      6.25%     75.81% |        1808      6.09%     81.90% |        1776      5.98%     87.89% |        1834      6.18%     94.06% |        1763      5.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Load::total        29691                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch |         372      6.18%      6.18% |         376      6.25%     12.43% |         377      6.27%     18.70% |         383      6.37%     25.06% |         371      6.17%     31.23% |         380      6.32%     37.54% |         367      6.10%     43.64% |         368      6.12%     49.76% |         360      5.98%     55.74% |         383      6.37%     62.11% |         381      6.33%     68.44% |         379      6.30%     74.74% |         376      6.25%     80.99% |         391      6.50%     87.49% |         383      6.37%     93.85% |         370      6.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch::total         6017                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Store  |         776      6.20%      6.20% |         785      6.27%     12.47% |         783      6.25%     18.72% |         780      6.23%     24.95% |         785      6.27%     31.22% |         776      6.20%     37.42% |         781      6.24%     43.66% |         781      6.24%     49.90% |         783      6.25%     56.15% |         791      6.32%     62.47% |         786      6.28%     68.75% |         776      6.20%     74.95% |         784      6.26%     81.21% |         789      6.30%     87.51% |         780      6.23%     93.75% |         783      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Store::total        12519                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       11994      5.99%      5.99% |       12147      6.07%     12.06% |       12270      6.13%     18.19% |       12591      6.29%     24.48% |       12861      6.43%     30.91% |       12383      6.19%     37.10% |       12652      6.32%     43.42% |       12504      6.25%     49.67% |       12976      6.48%     56.15% |       11962      5.98%     62.13% |       12481      6.24%     68.36% |       12094      6.04%     74.41% |       12536      6.26%     80.67% |       12988      6.49%     87.16% |       12893      6.44%     93.60% |       12807      6.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total       200139                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        1481      6.24%      6.24% |        1459      6.14%     12.38% |        1484      6.25%     18.63% |        1509      6.35%     24.98% |        1486      6.26%     31.24% |        1498      6.31%     37.55% |        1503      6.33%     43.88% |        1481      6.24%     50.12% |        1512      6.37%     56.48% |        1462      6.16%     62.64% |        1480      6.23%     68.87% |        1476      6.22%     75.09% |        1497      6.30%     81.39% |        1465      6.17%     87.56% |        1478      6.22%     93.78% |        1476      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        23747                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2548      6.01%      6.01% |        2603      6.14%     12.15% |        2572      6.07%     18.22% |        2780      6.56%     24.78% |        2634      6.21%     31.00% |        2597      6.13%     37.12% |        2680      6.32%     43.45% |        2623      6.19%     49.63% |        2843      6.71%     56.34% |        2540      5.99%     62.33% |        2626      6.20%     68.53% |        2556      6.03%     74.56% |        2610      6.16%     80.72% |        2753      6.50%     87.21% |        2658      6.27%     93.49% |        2761      6.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        42384                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |         562      6.89%      6.89% |         514      6.31%     13.20% |         509      6.24%     19.45% |         528      6.48%     25.92% |         548      6.72%     32.65% |         523      6.42%     39.06% |         491      6.02%     45.09% |         501      6.15%     51.23% |         503      6.17%     57.40% |         520      6.38%     63.78% |         488      5.99%     69.77% |         493      6.05%     75.82% |         514      6.31%     82.12% |         494      6.06%     88.19% |         479      5.88%     94.06% |         484      5.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total         8151                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load |        1934      6.55%      6.55% |        1915      6.48%     13.03% |        1860      6.30%     19.33% |        1838      6.22%     25.56% |        1833      6.21%     31.76% |        1852      6.27%     38.04% |        1844      6.24%     44.28% |        1822      6.17%     50.45% |        1883      6.38%     56.83% |        1881      6.37%     63.20% |        1880      6.37%     69.56% |        1845      6.25%     75.81% |        1800      6.10%     81.91% |        1767      5.98%     87.89% |        1826      6.18%     94.07% |        1750      5.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load::total        29530                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch |         346      6.21%      6.21% |         353      6.33%     12.54% |         350      6.28%     18.82% |         355      6.37%     25.18% |         344      6.17%     31.35% |         351      6.30%     37.65% |         339      6.08%     43.73% |         340      6.10%     49.83% |         332      5.96%     55.78% |         355      6.37%     62.15% |         353      6.33%     68.48% |         352      6.31%     74.80% |         347      6.22%     81.02% |         361      6.48%     87.50% |         354      6.35%     93.85% |         343      6.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch::total         5575                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store |         765      6.20%      6.20% |         773      6.27%     12.47% |         772      6.26%     18.73% |         767      6.22%     24.95% |         772      6.26%     31.21% |         763      6.19%     37.40% |         771      6.25%     43.65% |         769      6.24%     49.89% |         771      6.25%     56.14% |         778      6.31%     62.45% |         775      6.28%     68.74% |         762      6.18%     74.92% |         773      6.27%     81.19% |         778      6.31%     87.49% |         770      6.24%     93.74% |         772      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store::total        12331                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |          30      5.92%      5.92% |          35      6.90%     12.82% |          40      7.89%     20.71% |          27      5.33%     26.04% |          31      6.11%     32.15% |          32      6.31%     38.46% |          33      6.51%     44.97% |          34      6.71%     51.68% |          30      5.92%     57.59% |          29      5.72%     63.31% |          33      6.51%     69.82% |          27      5.33%     75.15% |          26      5.13%     80.28% |          25      4.93%     85.21% |          27      5.33%     90.53% |          48      9.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total          507                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |         211      6.48%      6.48% |         191      5.87%     12.35% |         210      6.45%     18.80% |         195      5.99%     24.79% |         178      5.47%     30.25% |         230      7.06%     37.32% |         186      5.71%     43.03% |         209      6.42%     49.45% |         197      6.05%     55.50% |         191      5.87%     61.36% |         195      5.99%     67.35% |         217      6.66%     74.02% |         214      6.57%     80.59% |         210      6.45%     87.04% |         198      6.08%     93.12% |         224      6.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total         3256                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |          16      7.62%      7.62% |           8      3.81%     11.43% |          23     10.95%     22.38% |          13      6.19%     28.57% |           3      1.43%     30.00% |          11      5.24%     35.24% |          16      7.62%     42.86% |           8      3.81%     46.67% |          11      5.24%     51.90% |          15      7.14%     59.05% |          13      6.19%     65.24% |          22     10.48%     75.71% |          12      5.71%     81.43% |          13      6.19%     87.62% |           9      4.29%     91.90% |          17      8.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total          210                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |         323      7.07%      7.07% |         284      6.22%     13.29% |         296      6.48%     19.77% |         285      6.24%     26.01% |         271      5.93%     31.94% |         265      5.80%     37.74% |         296      6.48%     44.22% |         252      5.52%     49.74% |         278      6.09%     55.82% |         277      6.06%     61.89% |         306      6.70%     68.59% |         280      6.13%     74.72% |         279      6.11%     80.82% |         292      6.39%     87.22% |         300      6.57%     93.78% |         284      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total         4568                       (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement |          49      5.78%      5.78% |          58      6.84%     12.62% |          57      6.72%     19.34% |          50      5.90%     25.24% |          42      4.95%     30.19% |          48      5.66%     35.85% |          70      8.25%     44.10% |          55      6.49%     50.59% |          53      6.25%     56.84% |          61      7.19%     64.03% |          43      5.07%     69.10% |          44      5.19%     74.29% |          49      5.78%     80.07% |          66      7.78%     87.85% |          47      5.54%     93.40% |          56      6.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement::total          848                       (Unspecified)
system.ruby.L1Cache_Controller.I.PF_Ifetch |           2      2.63%      2.63% |           1      1.32%      3.95% |           5      6.58%     10.53% |           5      6.58%     17.11% |           3      3.95%     21.05% |           5      6.58%     27.63% |           5      6.58%     34.21% |           6      7.89%     42.11% |           6      7.89%     50.00% |           4      5.26%     55.26% |           6      7.89%     63.16% |           5      6.58%     69.74% |           5      6.58%     76.32% |           6      7.89%     84.21% |           6      7.89%     92.11% |           6      7.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.PF_Ifetch::total           76                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          51      7.38%      7.38% |          27      3.91%     11.29% |          45      6.51%     17.80% |          49      7.09%     24.89% |          33      4.78%     29.67% |          54      7.81%     37.48% |          49      7.09%     44.57% |          45      6.51%     51.09% |          45      6.51%     57.60% |          45      6.51%     64.11% |          48      6.95%     71.06% |          32      4.63%     75.69% |          53      7.67%     83.36% |          24      3.47%     86.83% |          44      6.37%     93.20% |          47      6.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total          691                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |      588153      6.24%      6.24% |      588728      6.25%     12.49% |      588369      6.25%     18.74% |      589214      6.25%     24.99% |      589549      6.26%     31.25% |      588941      6.25%     37.50% |      588709      6.25%     43.75% |      589740      6.26%     50.01% |      588990      6.25%     56.26% |      588103      6.24%     62.50% |      588884      6.25%     68.76% |      588207      6.24%     75.00% |      589011      6.25%     81.25% |      589124      6.25%     87.51% |      588567      6.25%     93.75% |      588563      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total      9420852                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |         645      6.77%      6.77% |         616      6.46%     13.23% |         627      6.58%     19.81% |         579      6.07%     25.88% |         578      6.06%     31.95% |         629      6.60%     38.54% |         580      6.08%     44.63% |         588      6.17%     50.80% |         581      6.10%     56.89% |         569      5.97%     62.86% |         584      6.13%     68.99% |         588      6.17%     75.16% |         590      6.19%     81.35% |         594      6.23%     87.58% |         587      6.16%     93.74% |         597      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total         9532                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |         848      6.07%      6.07% |         849      6.08%     12.15% |         855      6.12%     18.27% |         908      6.50%     24.77% |         891      6.38%     31.15% |         914      6.54%     37.69% |         879      6.29%     43.98% |         888      6.36%     50.34% |         898      6.43%     56.76% |         859      6.15%     62.91% |         850      6.08%     69.00% |         869      6.22%     75.22% |         889      6.36%     81.58% |         836      5.98%     87.57% |         867      6.21%     93.77% |         870      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        13970                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement |         148      6.21%      6.21% |         145      6.08%     12.29% |         156      6.54%     18.83% |         156      6.54%     25.38% |         157      6.59%     31.96% |         161      6.75%     38.72% |         129      5.41%     44.13% |         140      5.87%     50.00% |         137      5.75%     55.75% |         145      6.08%     61.83% |         162      6.80%     68.62% |         157      6.59%     75.21% |         151      6.33%     81.54% |         150      6.29%     87.84% |         150      6.29%     94.13% |         140      5.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement::total         2384                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch |          24      6.56%      6.56% |          22      6.01%     12.57% |          22      6.01%     18.58% |          23      6.28%     24.86% |          24      6.56%     31.42% |          24      6.56%     37.98% |          23      6.28%     44.26% |          22      6.01%     50.27% |          22      6.01%     56.28% |          24      6.56%     62.84% |          22      6.01%     68.85% |          22      6.01%     74.86% |          24      6.56%     81.42% |          24      6.56%     87.98% |          23      6.28%     94.26% |          21      5.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch::total          366                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      609540      6.09%      6.09% |      636467      6.36%     12.46% |      617238      6.17%     18.63% |      635345      6.35%     24.98% |      635677      6.35%     31.33% |      633094      6.33%     37.66% |      621305      6.21%     43.87% |      622894      6.23%     50.10% |      628497      6.28%     56.38% |      619987      6.20%     62.58% |      627965      6.28%     68.86% |      616395      6.16%     75.02% |      626279      6.26%     81.28% |      633187      6.33%     87.61% |      618930      6.19%     93.80% |      620130      6.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total     10002930                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         487      6.53%      6.53% |         436      5.85%     12.38% |         498      6.68%     19.06% |         485      6.50%     25.56% |         485      6.50%     32.06% |         489      6.56%     38.62% |         469      6.29%     44.91% |         448      6.01%     50.92% |         502      6.73%     57.65% |         445      5.97%     63.62% |         444      5.95%     69.57% |         434      5.82%     75.39% |         417      5.59%     80.98% |         449      6.02%     87.01% |         476      6.38%     93.39% |         493      6.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         7457                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |          41      6.26%      6.26% |          42      6.41%     12.67% |          45      6.87%     19.54% |          44      6.72%     26.26% |          46      7.02%     33.28% |          38      5.80%     39.08% |          55      8.40%     47.48% |          37      5.65%     53.13% |          37      5.65%     58.78% |          28      4.27%     63.05% |          40      6.11%     69.16% |          32      4.89%     74.05% |          32      4.89%     78.93% |          35      5.34%     84.27% |          41      6.26%     90.53% |          62      9.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total          655                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       11385      5.95%      5.95% |       11608      6.06%     12.01% |       11672      6.10%     18.10% |       12079      6.31%     24.41% |       12312      6.43%     30.84% |       11794      6.16%     37.00% |       12110      6.32%     43.33% |       11887      6.21%     49.53% |       12397      6.47%     56.01% |       11565      6.04%     62.05% |       11937      6.23%     68.28% |       11613      6.06%     74.35% |       12078      6.31%     80.66% |       12465      6.51%     87.17% |       12358      6.45%     93.62% |       12216      6.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total       191476                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement |        1850      6.73%      6.73% |        1821      6.62%     13.35% |        1752      6.37%     19.72% |        1663      6.05%     25.77% |        1681      6.11%     31.88% |        1764      6.41%     38.29% |        1702      6.19%     44.48% |        1792      6.52%     51.00% |        1760      6.40%     57.40% |        1651      6.00%     63.40% |        1777      6.46%     69.87% |        1699      6.18%     76.04% |        1635      5.95%     81.99% |        1646      5.99%     87.97% |        1674      6.09%     94.06% |        1633      5.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement::total        27500                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load |           5      5.56%      5.56% |           6      6.67%     12.22% |           6      6.67%     18.89% |           6      6.67%     25.56% |           5      5.56%     31.11% |           5      5.56%     36.67% |           6      6.67%     43.33% |           6      6.67%     50.00% |           7      7.78%     57.78% |           6      6.67%     64.44% |           5      5.56%     70.00% |           5      5.56%     75.56% |           5      5.56%     81.11% |           5      5.56%     86.67% |           5      5.56%     92.22% |           7      7.78%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load::total           90                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           2     11.11%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           1      5.56%     88.89% |           2     11.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      515383      6.47%      6.47% |      488669      6.14%     12.61% |      506269      6.36%     18.97% |      487314      6.12%     25.09% |      489787      6.15%     31.24% |      491110      6.17%     37.41% |      502309      6.31%     43.72% |      491254      6.17%     49.89% |      495056      6.22%     56.11% |      506238      6.36%     62.47% |      497059      6.24%     68.71% |      508355      6.39%     75.10% |      486352      6.11%     81.21% |      490134      6.16%     87.36% |      503636      6.33%     93.69% |      502412      6.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total      7961337                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      675427      6.25%      6.25% |      675373      6.25%     12.50% |      675366      6.25%     18.75% |      675190      6.25%     25.00% |      675320      6.25%     31.25% |      675329      6.25%     37.50% |      675229      6.25%     43.75% |      675343      6.25%     50.00% |      675100      6.25%     56.25% |      675427      6.25%     62.50% |      675358      6.25%     68.75% |      675382      6.25%     75.00% |      675395      6.25%     81.25% |      675210      6.25%     87.50% |      675241      6.25%     93.75% |      675137      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total     10804827                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |          46     10.34%     10.34% |          18      4.04%     14.38% |          46     10.34%     24.72% |          23      5.17%     29.89% |          18      4.04%     33.93% |          28      6.29%     40.22% |          26      5.84%     46.07% |          18      4.04%     50.11% |          22      4.94%     55.06% |          36      8.09%     63.15% |          32      7.19%     70.34% |          35      7.87%     78.20% |          26      5.84%     84.04% |          22      4.94%     88.99% |          22      4.94%     93.93% |          27      6.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total          445                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        2773      6.16%      6.16% |        2768      6.15%     12.30% |        2791      6.20%     18.50% |        2915      6.47%     24.97% |        2805      6.23%     31.20% |        2810      6.24%     37.44% |        2850      6.33%     43.77% |        2856      6.34%     50.11% |        3049      6.77%     56.88% |        2554      5.67%     62.55% |        2785      6.18%     68.74% |        2670      5.93%     74.67% |        2684      5.96%     80.63% |        2925      6.50%     87.12% |        2800      6.22%     93.34% |        2999      6.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        45034                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement |         671      5.78%      5.78% |         699      6.02%     11.80% |         708      6.10%     17.89% |         767      6.60%     24.50% |         750      6.46%     30.95% |         681      5.86%     36.82% |         732      6.30%     43.12% |         646      5.56%     48.68% |         723      6.23%     54.91% |         843      7.26%     62.17% |         714      6.15%     68.31% |         735      6.33%     74.64% |         778      6.70%     81.34% |         710      6.11%     87.45% |         765      6.59%     94.04% |         692      5.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement::total        11614                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load |           4      5.71%      5.71% |           5      7.14%     12.86% |           4      5.71%     18.57% |           4      5.71%     24.29% |           3      4.29%     28.57% |           4      5.71%     34.29% |           5      7.14%     41.43% |           5      7.14%     48.57% |           5      7.14%     55.71% |           4      5.71%     61.43% |           6      8.57%     70.00% |           5      7.14%     77.14% |           3      4.29%     81.43% |           4      5.71%     87.14% |           3      4.29%     91.43% |           6      8.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load::total           70                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store |          10      5.99%      5.99% |          11      6.59%     12.57% |          10      5.99%     18.56% |          12      7.19%     25.75% |          12      7.19%     32.93% |          11      6.59%     39.52% |           9      5.39%     44.91% |          11      6.59%     51.50% |          11      6.59%     58.08% |          11      6.59%     64.67% |          10      5.99%     70.66% |          11      6.59%     77.25% |          10      5.99%     83.23% |          10      5.99%     89.22% |           9      5.39%     94.61% |           9      5.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store::total          167                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           1      0.32%      0.32% |          43     13.83%     14.15% |           0      0.00%     14.15% |          12      3.86%     18.01% |          61     19.61%     37.62% |          55     17.68%     55.31% |           4      1.29%     56.59% |          58     18.65%     75.24% |          47     15.11%     90.35% |           3      0.96%     91.32% |           5      1.61%     92.93% |           1      0.32%     93.25% |           6      1.93%     95.18% |           8      2.57%     97.75% |           4      1.29%     99.04% |           3      0.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          311                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       13290      6.02%      6.02% |       13438      6.09%     12.12% |       13571      6.15%     18.27% |       13858      6.28%     24.55% |       14151      6.42%     30.97% |       13636      6.18%     37.15% |       13928      6.31%     43.46% |       13774      6.24%     49.71% |       14268      6.47%     56.17% |       13233      6.00%     62.17% |       13769      6.24%     68.41% |       13363      6.06%     74.47% |       13796      6.25%     80.73% |       14255      6.46%     87.19% |       14172      6.42%     93.61% |       14090      6.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       220592                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1892      6.24%      6.24% |        1864      6.15%     12.40% |        1897      6.26%     18.66% |        1920      6.34%     24.99% |        1858      6.13%     31.13% |        1933      6.38%     37.51% |        1891      6.24%     43.75% |        1892      6.24%     49.99% |        1902      6.28%     56.27% |        1860      6.14%     62.41% |        1879      6.20%     68.61% |        1895      6.25%     74.86% |        1924      6.35%     81.21% |        1886      6.22%     87.44% |        1894      6.25%     93.69% |        1912      6.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        30299                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     20.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           3     30.00%     80.00% |           0      0.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2950      6.03%      6.03% |        3024      6.18%     12.20% |        3005      6.14%     18.34% |        3182      6.50%     24.84% |        3039      6.21%     31.05% |        3013      6.15%     37.21% |        3101      6.33%     43.54% |        3023      6.18%     49.72% |        3243      6.62%     56.34% |        2947      6.02%     62.36% |        3028      6.19%     68.55% |        2982      6.09%     74.64% |        3018      6.17%     80.80% |        3153      6.44%     87.24% |        3070      6.27%     93.51% |        3175      6.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        48953                       (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           2      9.09%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |          10      0.81%      0.81% |          93      7.52%      8.33% |           6      0.49%      8.82% |         125     10.11%     18.93% |         153     12.38%     31.31% |         115      9.30%     40.61% |          22      1.78%     42.39% |         207     16.75%     59.14% |         115      9.30%     68.45% |           9      0.73%     69.17% |         101      8.17%     77.35% |           9      0.73%     78.07% |         106      8.58%     86.65% |         130     10.52%     97.17% |          18      1.46%     98.62% |          17      1.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         1236                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           6      6.32%      6.32% |           5      5.26%     11.58% |           6      6.32%     17.89% |           7      7.37%     25.26% |           6      6.32%     31.58% |           7      7.37%     38.95% |           7      7.37%     46.32% |           5      5.26%     51.58% |           5      5.26%     56.84% |           5      5.26%     62.11% |           5      5.26%     67.37% |           6      6.32%     73.68% |           7      7.37%     81.05% |           5      5.26%     86.32% |           7      7.37%     93.68% |           6      6.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           95                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |         110      5.28%      5.28% |         150      7.20%     12.48% |         108      5.18%     17.67% |         140      6.72%     24.39% |         151      7.25%     31.64% |         143      6.87%     38.50% |         112      5.38%     43.88% |         137      6.58%     50.46% |         147      7.06%     57.51% |          95      4.56%     62.07% |         148      7.11%     69.18% |         108      5.18%     74.36% |         152      7.30%     81.66% |         153      7.35%     89.01% |         119      5.71%     94.72% |         110      5.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total         2083                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       16679      6.05%      6.05% |       16895      6.13%     12.18% |       16923      6.14%     18.32% |       17424      6.32%     24.64% |       17547      6.37%     31.01% |       17049      6.19%     37.20% |       17394      6.31%     43.51% |       17181      6.23%     49.74% |       17929      6.50%     56.24% |       16613      6.03%     62.27% |       17213      6.25%     68.52% |       16717      6.07%     74.58% |       17173      6.23%     80.81% |       17746      6.44%     87.25% |       17597      6.38%     93.64% |       17540      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       275620                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.PF_Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.PF_Load::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load |        1281      6.33%      6.33% |        1276      6.31%     12.64% |        1279      6.32%     18.96% |        1262      6.24%     25.20% |        1275      6.30%     31.50% |        1238      6.12%     37.62% |        1257      6.21%     43.83% |        1254      6.20%     50.03% |        1280      6.33%     56.36% |        1261      6.23%     62.59% |        1272      6.29%     68.88% |        1261      6.23%     75.11% |        1254      6.20%     81.31% |        1255      6.20%     87.51% |        1271      6.28%     93.79% |        1256      6.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load::total        20232                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch |         185      6.15%      6.15% |         194      6.45%     12.59% |         185      6.15%     18.74% |         194      6.45%     25.18% |         178      5.91%     31.10% |         188      6.25%     37.34% |         188      6.25%     43.59% |         184      6.11%     49.70% |         175      5.81%     55.51% |         188      6.25%     61.76% |         187      6.21%     67.97% |         183      6.08%     74.05% |         193      6.41%     80.47% |         198      6.58%     87.04% |         199      6.61%     93.65% |         191      6.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch::total         3010                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.L1_Replacement::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive |         653      7.02%      7.02% |         639      6.87%     13.90% |         581      6.25%     20.14% |         576      6.19%     26.34% |         558      6.00%     32.34% |         614      6.60%     38.94% |         587      6.31%     45.26% |         568      6.11%     51.37% |         603      6.49%     57.85% |         620      6.67%     64.52% |         608      6.54%     71.06% |         584      6.28%     77.34% |         546      5.87%     83.21% |         512      5.51%     88.72% |         555      5.97%     94.69% |         494      5.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive::total         9298                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks |         163      6.17%      6.17% |         160      6.06%     12.23% |         170      6.44%     18.67% |         166      6.29%     24.95% |         169      6.40%     31.35% |         168      6.36%     37.71% |         156      5.91%     43.62% |         162      6.13%     49.75% |         163      6.17%     55.93% |         171      6.47%     62.40% |         172      6.51%     68.91% |         174      6.59%     75.50% |         159      6.02%     81.52% |         169      6.40%     87.92% |         161      6.10%     94.02% |         158      5.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks::total         2641                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store |         386      6.07%      6.07% |         413      6.49%     12.56% |         410      6.45%     19.01% |         389      6.12%     25.13% |         402      6.32%     31.45% |         405      6.37%     37.82% |         405      6.37%     44.19% |         392      6.16%     50.35% |         389      6.12%     56.47% |         392      6.16%     62.64% |         389      6.12%     68.75% |         404      6.35%     75.11% |         396      6.23%     81.33% |         387      6.09%     87.42% |         403      6.34%     93.76% |         397      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store::total         6359                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks |         379      6.35%      6.35% |         360      6.03%     12.37% |         362      6.06%     18.44% |         378      6.33%     24.77% |         370      6.20%     30.96% |         358      5.99%     36.96% |         366      6.13%     43.08% |         377      6.31%     49.40% |         382      6.40%     55.79% |         386      6.46%     62.26% |         386      6.46%     68.72% |         358      5.99%     74.72% |         377      6.31%     81.03% |         391      6.55%     87.58% |         367      6.15%     93.72% |         375      6.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks::total         5972                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR        32721      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS         230235      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX          54954      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX         275622      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement        22763      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       110104      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data        198403      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack         132867      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data            447      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          18338      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock       284837      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        28762      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       133055      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX        36586      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         3762      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS          286      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX           17      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        17682      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR          130      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS        96835      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX        18322      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement        22351      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean        91729      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX       275620      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement          411      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean          693      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR           63      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS           50      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           21      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack       132867      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_GETS            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_GETX            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data          219      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          192      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_GETS            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data          228      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all          463      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        17682      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       133055      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        28762      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data        36586      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           39      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock       284798      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size         1024                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket        10239                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     18185836                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     2.671331                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.057713                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    20.886935                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    18185270    100.00%    100.00% |         487      0.00%    100.00% |          75      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     18185836                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     17964958                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000177                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000123                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.013318                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    17961771     99.98%     99.98% |        3187      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     17964958                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       220878                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   138.593450                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   100.456099                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   131.215807                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |      220312     99.74%     99.74% |         487      0.22%     99.96% |          75      0.03%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       220878                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     10147207                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.770383                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.065757                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    15.091801                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    10145783     99.99%     99.99% |        1178      0.01%    100.00% |         166      0.00%    100.00% |          52      0.00%    100.00% |          22      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     10147207                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     10099943                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.061617                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.043026                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.565188                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    10099917    100.00%    100.00% |          22      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     10099943                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        47264                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   153.228123                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   106.769140                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   160.574854                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |       45842     96.99%     96.99% |        1177      2.49%     99.48% |         165      0.35%     99.83% |          52      0.11%     99.94% |          22      0.05%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        47264                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples      9450865                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.605648                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.016256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    12.509392                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |     9447166     99.96%     99.96% |        3055      0.03%     99.99% |         487      0.01%    100.00% |         106      0.00%    100.00% |          26      0.00%    100.00% |          18      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total      9450865                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples      9420852                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001030                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     9420842    100.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total      9420852                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        30013                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   191.713524                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   160.393226                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   114.106025                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       26314     87.68%     87.68% |        3055     10.18%     97.85% |         487      1.62%     99.48% |         106      0.35%     99.83% |          26      0.09%     99.92% |          18      0.06%     99.98% |           2      0.01%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        30013                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       712132                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.445777                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.145667                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     7.815283                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      711540     99.92%     99.92% |         445      0.06%     99.98% |         109      0.02%     99.99% |          13      0.00%    100.00% |          13      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       712132                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       710474                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.203589                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.135174                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     2.786976                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      710421     99.99%     99.99% |          38      0.01%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       710474                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         1658                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   105.226176                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    59.074084                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   110.079360                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        1119     67.49%     67.49% |         407     24.55%     92.04% |         102      6.15%     98.19% |          11      0.66%     98.85% |           8      0.48%     99.34% |           9      0.54%     99.88% |           2      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         1658                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          960                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     8.413542                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.289281                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    36.748771                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |         928     96.67%     96.67% |           0      0.00%     96.67% |          15      1.56%     98.23% |          14      1.46%     99.69% |           2      0.21%     99.90% |           1      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total          960                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          907                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         907    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          907                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           53                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   135.283019                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    99.712807                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    86.843444                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          21     39.62%     39.62% |           0      0.00%     39.62% |          15     28.30%     67.92% |          14     26.42%     94.34% |           2      3.77%     98.11% |           1      1.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           53                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          960                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         960    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total          960                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          960                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         960    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          960                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        12236                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.002422                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        13685                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.002709                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        20424                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.004051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time     0.905797                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        13685                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.003631                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count         8188                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.001621                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        12480                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.002471                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        13922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.002756                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        20949                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.004156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time        21000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time     1.002434                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        13922                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.003697                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count         8469                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.001677                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        12166                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.002409                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        13632                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        20390                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.007052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      7615500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time   373.491908                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        13632                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.003617                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count         8224                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.001628                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        12147                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.002405                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        13614                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.002695                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        20282                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.005574                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time      3937500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time   194.137659                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        13614                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.003607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count         8135                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.001611                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        12523                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.002479                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        14008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.002773                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        21024                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.007061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time      7320000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time   348.173516                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        14008                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.003715                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count         8501                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.001683                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        12564                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.002487                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        13991                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.002770                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        20973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.026024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time     55239500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time  2633.838745                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        13991                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.003717                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count         8409                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.001665                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        12471                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.002469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        13879                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.002748                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        20842                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.062060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time    146315500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time  7020.223587                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        13879                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.003682                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count         8371                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.001657                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        12355                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.002446                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        13803                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.002733                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        20693                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.004103                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time        15500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time     0.749046                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        13803                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.003664                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count         8338                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.001651                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        12563                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.002487                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        14011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.002774                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        20937                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.004151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time        15500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time     0.740316                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        14011                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.003722                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count         8374                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.001658                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        12590                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.002492                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        14043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.002780                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        21068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.004187                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time        41000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time     1.946079                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        14043                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.003732                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count         8478                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.001678                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        12219                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.002419                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        13658                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.002704                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        20401                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.004055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time        41000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time     2.009705                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        13658                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.003624                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count         8182                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.001620                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        12425                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.002460                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        13876                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.002747                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        20759                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.004120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time     1.204297                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        13876                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.003683                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count         8334                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.001650                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        12562                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.002487                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        13944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.002761                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        20836                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.004131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time        14500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time     0.695911                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        13944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.003708                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count         8274                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.001638                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        12421                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.002459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        13776                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.002727                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        20600                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.004316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       601500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    29.199029                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        13776                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.003667                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count         8179                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.001619                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        12296                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.002434                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        13737                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.002720                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        20409                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.005557                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time      3831000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time   187.711304                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        13737                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.003641                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count         8113                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.001606                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        12385                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.002452                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        13815                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.002735                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        20683                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.009465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time     13563000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time   655.755935                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        13815                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.003670                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count         8298                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.001643                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles           23527                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples        37301                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    12.881344                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean     9.809649                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    10.802359                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15        26139     70.08%     70.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         9119     24.45%     94.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47         1508      4.04%     98.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63          324      0.87%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79          123      0.33%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95           50      0.13%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-111           24      0.06%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::112-127           14      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        37301                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      1800888                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        16441                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      1817329                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits       588153                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         1692                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses       589845                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count      2407174                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.477295                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time      1860500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          127                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.772898                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.optionalQueue.m_msg_count         3091                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.optionalQueue.m_buf_msgs     0.000612                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved        16280                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          220                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         3091                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits         1100                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits         1852                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count        36007                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.018810                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time     11499500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   319.368456                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count         1294                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         1294                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count        36007                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.007129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseToL1Cache.m_avg_stall_time     0.013886                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        17273                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.003420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles           23499                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        37573                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    15.387912                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    12.479459                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    11.729862                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15        23718     63.13%     63.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        11024     29.34%     92.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1851      4.93%     97.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63          601      1.60%     98.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79          259      0.69%     99.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95           81      0.22%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-111           30      0.08%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::112-127            6      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        37573                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      1800972                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        16677                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      1817649                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       588728                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         1650                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       590378                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      2408027                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.477583                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      2161000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count          291                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.897415                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.optionalQueue.m_msg_count         3087                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.optionalQueue.m_buf_msgs     0.000611                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved        16443                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams          223                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested         3087                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits         1063                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits         1883                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        36382                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.018835                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     11188500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   307.528448                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count         1191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count         1191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        36382                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.007203                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        17462                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.003457                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles          23450                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples        38200                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    21.646178                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    19.508458                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    11.564071                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-15        13287     34.78%     34.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::16-31        19793     51.81%     86.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-47         3770      9.87%     96.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::48-63          840      2.20%     98.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-79          340      0.89%     99.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::80-95          120      0.31%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-111           35      0.09%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::112-127           13      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-143            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total        38200                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      1800874                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        17002                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      1817876                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits       588884                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1675                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses       590559                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count      2408435                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.478020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      3060500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count          259                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     1.270742                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.optionalQueue.m_msg_count         3058                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.optionalQueue.m_buf_msgs     0.000605                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved        16828                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams          228                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested         3058                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits         1062                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits         1848                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count        37056                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.019497                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time     12186000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time   328.853627                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count         1144                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         1144                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000453                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count        37056                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.007336                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        17792                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.003522                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles          23627                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples        37223                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    23.115842                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    21.298737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    10.946689                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-15        11534     30.99%     30.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::16-31        20084     53.96%     84.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-47         4356     11.70%     96.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::48-63          794      2.13%     98.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-79          285      0.77%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::80-95          116      0.31%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-111           37      0.10%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::112-127           14      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        37223                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      1800598                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        16549                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      1817147                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits       588207                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         1693                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses       589900                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count      2407047                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.477300                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      1935500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count          127                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     0.804097                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.optionalQueue.m_msg_count         3010                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.optionalQueue.m_buf_msgs     0.000596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved        16392                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams          220                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested         3010                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits         1017                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits         1848                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        36075                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.018260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time     10042500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time   278.378378                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count         1148                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         1148                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000455                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        36075                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.007142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        17289                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.003423                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles          23774                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples        38161                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    19.694636                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    17.310598                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    11.882922                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-15        17606     46.14%     46.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::16-31        16355     42.86%     88.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-47         2946      7.72%     96.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::48-63          768      2.01%     98.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-79          304      0.80%     99.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::80-95          111      0.29%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-111           44      0.12%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::112-127           21      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-143            6      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        38161                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      1788496                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        17029                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      1805525                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits       589011                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         1711                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses       590722                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      2396247                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.475595                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time      3029000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count          271                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     1.264060                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.optionalQueue.m_msg_count         2968                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.optionalQueue.m_buf_msgs     0.000588                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved        16895                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams          219                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested         2968                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits          984                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits         1843                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count        36997                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.020750                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     15409500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time   416.506744                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count         1164                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count         1164                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000461                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count        36997                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.007324                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        17739                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.003512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles          23443                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        39259                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    21.377646                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    19.337697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    11.205991                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-15        13740     35.00%     35.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::16-31        20460     52.12%     87.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-47         3818      9.73%     96.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::48-63          820      2.09%     98.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-79          260      0.66%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::80-95          102      0.26%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-111           44      0.11%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::112-127            8      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-143            7      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        39259                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      1799004                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        17621                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      1816625                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       589124                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         1675                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       590799                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      2407424                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.478220                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      4072000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count          298                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     1.691434                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.optionalQueue.m_msg_count         2956                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.optionalQueue.m_buf_msgs     0.000585                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved        17454                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams          228                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested         2956                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits          967                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits         1840                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        38114                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.020871                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     14598000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   383.008868                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         1145                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         1145                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000453                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        38114                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.007546                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        18313                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.003626                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles          23745                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples        38946                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    22.912879                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    21.152357                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    10.695978                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-15        12195     31.31%     31.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::16-31        21037     54.02%     85.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-47         4458     11.45%     96.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::48-63          828      2.13%     98.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-79          275      0.71%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::80-95           99      0.25%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-111           44      0.11%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::112-127            9      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-143            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total        38946                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      1798327                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        17461                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      1815788                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits       588567                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1676                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses       590243                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count      2406031                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.477276                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      2382000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count          149                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     0.990012                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.optionalQueue.m_msg_count         2997                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.optionalQueue.m_buf_msgs     0.000593                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved        17263                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams          219                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested         2997                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits          983                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits         1873                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        37817                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.020055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     12833000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time   339.344739                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count         1129                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000224                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         1129                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.001388                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time      2375500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time  2104.074402                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count        37817                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.007487                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        18165                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.003596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles          23508                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples        38915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    24.560041                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    22.958167                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    10.626198                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::16-31        32190     82.72%     82.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-47         5284     13.58%     96.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::48-63          964      2.48%     98.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-79          295      0.76%     99.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::80-95          125      0.32%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-111           38      0.10%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::112-127           17      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-143            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total        38915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      1798219                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        17478                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      1815697                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits       588563                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         1700                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses       590263                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count      2405960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.477219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time      2274000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count          136                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     0.945153                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.optionalQueue.m_msg_count         2916                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.optionalQueue.m_buf_msgs     0.000577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved        17333                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams          220                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested         2916                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits          929                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits         1844                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count        37745                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.019333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time     11083000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time   293.628295                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count         1170                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000232                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         1170                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000463                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count        37745                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.007473                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        18135                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.003590                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles           23644                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples        37737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    17.561253                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    14.948978                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    11.731485                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15        20898     55.38%     55.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        13335     35.34%     90.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47         2424      6.42%     97.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63          678      1.80%     98.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79          256      0.68%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95           97      0.26%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-111           34      0.09%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::112-127           12      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        37737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      1799416                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        16780                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      1816196                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits       588369                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1694                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses       590063                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count      2406259                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.477093                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time      1808000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          121                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.751374                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.optionalQueue.m_msg_count         3030                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.optionalQueue.m_buf_msgs     0.000600                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved        16599                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams          220                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested         3030                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits         1013                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits         1874                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count        36510                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.018789                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time     10943500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time   299.739797                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count         1227                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         1227                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000486                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count        36510                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.007228                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        17520                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.003469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles           23748                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples        38680                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    19.886686                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    17.368990                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    12.363032                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15        17903     46.28%     46.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        16293     42.12%     88.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         3040      7.86%     96.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          857      2.22%     98.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79          371      0.96%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95          140      0.36%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-111           43      0.11%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::112-127           27      0.07%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-143            4      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::144-159            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        38680                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      1798383                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        17258                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      1815641                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits       589214                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         1704                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses       590918                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count      2406559                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.477716                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time      3229500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count          284                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     1.341958                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.optionalQueue.m_msg_count         3011                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.optionalQueue.m_buf_msgs     0.000596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved        17115                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams          219                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested         3011                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits         1023                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits         1845                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count        37506                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.019101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time     10736000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time   286.247534                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count         1174                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000232                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         1174                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count        37506                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.007425                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        17996                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.003563                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles           23734                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples        38886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    15.590470                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    12.616365                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    11.903998                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15        24347     62.61%     62.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31        11417     29.36%     91.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47         2103      5.41%     97.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63          621      1.60%     98.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79          265      0.68%     99.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::80-95           86      0.22%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-111           32      0.08%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::112-127           13      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-143            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        38886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      1801302                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        17386                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      1818688                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits       589549                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         1664                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses       591213                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count      2409901                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.478149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time      2652500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count          371                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     1.100668                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.optionalQueue.m_msg_count         2998                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.optionalQueue.m_buf_msgs     0.000594                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved        17193                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams          222                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested         2998                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits          996                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits         1855                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count        37695                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.020765                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time     14749500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time   391.285316                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count         1191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count         1191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count        37695                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.007463                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        18120                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.003587                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles           23527                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        37991                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    17.974889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    15.174523                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    12.521001                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15        20630     54.30%     54.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31        13556     35.68%     89.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47         2508      6.60%     96.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63          788      2.07%     98.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79          308      0.81%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::80-95          117      0.31%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-111           54      0.14%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::112-127           27      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        37991                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1800076                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        16856                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1816932                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       588941                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         1728                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       590669                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      2407601                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.477797                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      2914000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count          322                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     1.210333                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.optionalQueue.m_msg_count         3017                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.optionalQueue.m_buf_msgs     0.000597                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved        16751                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          228                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested         3017                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits         1039                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits         1831                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        36773                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.019547                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     12593500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   342.465940                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count         1218                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count         1218                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000482                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        36773                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.007280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        17623                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.003489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles           23898                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples        38576                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    19.639983                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    17.310905                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    11.552920                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-15        17684     45.84%     45.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::16-31        16621     43.09%     88.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-47         3060      7.93%     96.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::48-63          777      2.01%     98.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-79          288      0.75%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::80-95           96      0.25%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-111           37      0.10%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::112-127           11      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-143            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        38576                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      1799361                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        17232                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      1816593                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits       588709                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1689                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses       590398                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count      2406991                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.477407                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time      2234500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count          146                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     0.928337                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.optionalQueue.m_msg_count         3003                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.optionalQueue.m_buf_msgs     0.000595                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved        17070                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          218                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         3003                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits         1007                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits         1850                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count        37424                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.019934                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time     12920000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time   345.233006                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         1152                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000228                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         1152                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000456                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count        37424                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.007409                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        17983                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.003560                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles           23623                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples        38122                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    21.405120                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    19.313376                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    11.477561                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-15        13552     35.55%     35.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::16-31        19731     51.76%     87.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-47         3550      9.31%     96.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::48-63          833      2.19%     98.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-79          284      0.74%     99.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::80-95          101      0.26%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-111           44      0.12%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::112-127           24      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        38122                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      1789984                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        17000                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      1806984                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits       589740                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         1690                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses       591430                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count      2398414                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.476282                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      3682000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count          407                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     1.535181                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.optionalQueue.m_msg_count         2982                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.optionalQueue.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved        16859                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          222                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         2982                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits         1011                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits         1830                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count        36978                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.018762                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time     10408000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time   281.464655                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count         1144                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         1144                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000453                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count        36978                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.007321                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        17743                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.003513                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles           23820                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples        39634                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    18.102059                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    15.295980                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    12.417692                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-15        21241     53.59%     53.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::16-31        14332     36.16%     89.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-47         2719      6.86%     96.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::48-63          828      2.09%     98.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-79          326      0.82%     99.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::80-95          127      0.32%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-111           36      0.09%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::112-127           22      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-143            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        39634                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      1799200                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        17705                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      1816905                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits       588990                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         1709                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses       590699                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count      2407604                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.477878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time      3117000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count          315                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     1.294648                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.optionalQueue.m_msg_count         3038                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.optionalQueue.m_buf_msgs     0.000601                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved        17569                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams          227                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested         3038                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits         1051                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits         1844                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count        38491                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.021974                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     17006500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time   441.830558                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count         1143                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         1143                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000453                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count        38491                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.007620                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        18497                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.003662                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles           23362                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        36984                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    19.996323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    17.504194                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    12.239867                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-15        16747     45.28%     45.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::16-31        15866     42.90%     88.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-47         3001      8.11%     96.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::48-63          862      2.33%     98.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-79          317      0.86%     99.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::80-95          123      0.33%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-111           38      0.10%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::112-127           24      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-143            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::144-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        36984                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      1802142                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        16388                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      1818530                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       588103                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         1653                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       589756                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      2408286                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.477515                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      1859000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count          113                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     0.771918                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.optionalQueue.m_msg_count         3065                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.optionalQueue.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved        16199                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams          228                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested         3065                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits         1074                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits         1841                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        35831                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.020102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     14937500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   416.887611                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count         1153                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000228                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count         1153                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000457                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        35831                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.007094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        17187                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.003403                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples      1228295                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    21.948664                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    14.436375                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    57.977070                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-1023      1227429     99.93%     99.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-2047          762      0.06%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-3071          100      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3072-4095            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::5120-6143            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      1228295                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count       198403                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.078604                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       118500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.597269                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count        18826                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.003727                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       593401                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.118698                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      3081000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          162                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     5.192104                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       119374                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses       198403                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       317777                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       726268                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.781503                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time   1484505000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time  2044.018186                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count       350057                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.069302                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count       284837                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.056390                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   2525580000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 12075.994250                       (Unspecified)
system.ruby.network.average_flit_network_latency 10180.519717                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1895.474534                       (Unspecified)
system.ruby.network.average_flit_vnet_latency | 8446.315424                       |11197.709877                       | 5148.883158                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 1249.437214                       | 2229.449284                       |         500                       (Unspecified)
system.ruby.network.average_hops             3.005978                       (Unspecified)
system.ruby.network.average_packet_latency 10234.401426                       (Unspecified)
system.ruby.network.average_packet_network_latency  8601.605017                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1632.796409                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 7310.439831                       |10525.446775                       | 5148.883158                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1256.696102                       | 2229.030730                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     4.513972                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.507447     11.24%     11.24% |    0.264196      5.85%     17.09% |    0.137893      3.05%     20.15% |    0.098070      2.17%     22.32% |    1.854511     41.08%     63.41% |    0.751976     16.66%     80.06% |    0.358111      7.93%     88.00% |    0.240862      5.34%     93.33% |    0.224884      4.98%     98.32% |    0.042953      0.95%     99.27% |    0.017865      0.40%     99.66% |    0.015204      0.34%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       4.513972                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        66929                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1        13427                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10        13529                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11        13314                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12        13311                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13        13668                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14        13693                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15        13641                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2        13707                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3        13737                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4        13781                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5        13437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6        13577                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7        13706                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8        13564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9        13449                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        53844                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0        54848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0        53364                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0        54736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        56427                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0        55982                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0        55880                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0        54030                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0        55502                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0        55815                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        54396                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0        55407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0        54721                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0        56988                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        53018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        66332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1        44570                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10        45354                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11        44299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12        45132                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13        46615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14        46226                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15        46116                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        44979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3        45880                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4        46173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5        44955                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6        45758                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7        45252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8        46670                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        43944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        21615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0        21827                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0        21538                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0        21446                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        22169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0        22102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0        22012                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0        22176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0        22111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0        22259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0        21619                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0        21911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0        21980                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0        21743                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0        21562                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization      4554713                       (Unspecified)
system.ruby.network.ext_out_link_utilization      4554713                       (Unspecified)
system.ruby.network.flit_network_latency |  8584598500                       | 36221422500                       |  1563324500                       (Unspecified)
system.ruby.network.flit_queueing_latency |  1269893000                       |  7211637500                       |   151812000                       (Unspecified)
system.ruby.network.flits_injected       |     1016372     22.31%     22.31% |     3234717     71.02%     93.33% |      303624      6.67%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      4554713                       (Unspecified)
system.ruby.network.flits_received       |     1016372     22.31%     22.31% |     3234717     71.02%     93.33% |      303624      6.67%    100.00% (Unspecified)
system.ruby.network.flits_received::total      4554713                       (Unspecified)
system.ruby.network.int_link_utilization     13691367                       (Unspecified)
system.ruby.network.packet_network_latency |  5788435500                       | 11328801500                       |  1563324500                       (Unspecified)
system.ruby.network.packet_queueing_latency |   995057000                       |  2399161500                       |   151812000                       (Unspecified)
system.ruby.network.packets_injected     |      791804     36.46%     36.46% |     1076325     49.56%     86.02% |      303624     13.98%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      2171753                       (Unspecified)
system.ruby.network.packets_received     |      791804     36.46%     36.46% |     1076325     49.56%     86.02% |      303624     13.98%    100.00% (Unspecified)
system.ruby.network.packets_received::total      2171753                       (Unspecified)
system.ruby.network.routers00.buffer_reads      4554713                       (Unspecified)
system.ruby.network.routers00.buffer_writes      4554713                       (Unspecified)
system.ruby.network.routers00.crossbar_activity      4554713                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity      5204424                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity      4554713                       (Unspecified)
system.ruby.network.routers01.buffer_reads      2148475                       (Unspecified)
system.ruby.network.routers01.buffer_writes      2148475                       (Unspecified)
system.ruby.network.routers01.crossbar_activity      2148475                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity      2171333                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity      2148475                       (Unspecified)
system.ruby.network.routers02.buffer_reads      1437771                       (Unspecified)
system.ruby.network.routers02.buffer_writes      1437771                       (Unspecified)
system.ruby.network.routers02.crossbar_activity      1437771                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity      1450342                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity      1437771                       (Unspecified)
system.ruby.network.routers03.buffer_reads       719066                       (Unspecified)
system.ruby.network.routers03.buffer_writes       719066                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       719066                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       721330                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       719066                       (Unspecified)
system.ruby.network.routers04.buffer_reads      2126613                       (Unspecified)
system.ruby.network.routers04.buffer_writes      2126613                       (Unspecified)
system.ruby.network.routers04.crossbar_activity      2126613                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity      2562682                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity      2126613                       (Unspecified)
system.ruby.network.routers05.buffer_reads       851818                       (Unspecified)
system.ruby.network.routers05.buffer_writes       851818                       (Unspecified)
system.ruby.network.routers05.crossbar_activity       851818                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity       874647                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity       851818                       (Unspecified)
system.ruby.network.routers06.buffer_reads       717952                       (Unspecified)
system.ruby.network.routers06.buffer_writes       717952                       (Unspecified)
system.ruby.network.routers06.crossbar_activity       717952                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity       731834                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity       717952                       (Unspecified)
system.ruby.network.routers07.buffer_reads       571689                       (Unspecified)
system.ruby.network.routers07.buffer_writes       571689                       (Unspecified)
system.ruby.network.routers07.crossbar_activity       571689                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity       573886                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity       571689                       (Unspecified)
system.ruby.network.routers08.buffer_reads      1416591                       (Unspecified)
system.ruby.network.routers08.buffer_writes      1416591                       (Unspecified)
system.ruby.network.routers08.crossbar_activity      1416591                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity      1658088                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity      1416591                       (Unspecified)
system.ruby.network.routers09.buffer_reads       702485                       (Unspecified)
system.ruby.network.routers09.buffer_writes       702485                       (Unspecified)
system.ruby.network.routers09.crossbar_activity       702485                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity       725041                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity       702485                       (Unspecified)
system.ruby.network.routers10.buffer_reads       567883                       (Unspecified)
system.ruby.network.routers10.buffer_writes       567883                       (Unspecified)
system.ruby.network.routers10.crossbar_activity       567883                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity       580855                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity       567883                       (Unspecified)
system.ruby.network.routers11.buffer_reads       424304                       (Unspecified)
system.ruby.network.routers11.buffer_writes       424304                       (Unspecified)
system.ruby.network.routers11.crossbar_activity       424304                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity       426100                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity       424304                       (Unspecified)
system.ruby.network.routers12.buffer_reads       710457                       (Unspecified)
system.ruby.network.routers12.buffer_writes       710457                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       710457                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       743639                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       710457                       (Unspecified)
system.ruby.network.routers13.buffer_reads       575955                       (Unspecified)
system.ruby.network.routers13.buffer_writes       575955                       (Unspecified)
system.ruby.network.routers13.crossbar_activity       575955                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       601422                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity       575955                       (Unspecified)
system.ruby.network.routers14.buffer_reads       431583                       (Unspecified)
system.ruby.network.routers14.buffer_writes       431583                       (Unspecified)
system.ruby.network.routers14.crossbar_activity       431583                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity       446207                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity       431583                       (Unspecified)
system.ruby.network.routers15.buffer_reads       288725                       (Unspecified)
system.ruby.network.routers15.buffer_writes       288725                       (Unspecified)
system.ruby.network.routers15.crossbar_activity       288725                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity       290648                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity       288725                       (Unspecified)

---------- End Simulation Statistics   ----------
