setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/divyaj2/.synopsys_dv_prefs.tcl
dc_shell> fs
setting top_design to: 
fifo1_sram
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sram.sv
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/divyaj2/ECE510-2020-SPRING/orcaproj/
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_sram.sv }. (AUTOREAD-303)
Compiling source file /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p75v125c'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p75v125c'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32lvt_ss0p75v125c'
  Loading link library 'saed32lvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sram_DSIZE16 line 19 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sram_DSIZE16)
Elaborated 1 design.
Current design is now 'fifo1_sram_DSIZE16'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16' with
        the parameters "16,10". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE16_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sram_DSIZE16' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sram_DSIZE16' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[15]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[15]' from pin 'fifomem/rdata[15]'.
Connecting net 'rdata[15]' to pin 'io_l_rdata[15]/PADIO'.
Creating net 'io_l_rdata[15]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[15]_net' to pin 'fifomem/rdata[15]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[15]/EN'.
Connecting net 'io_l_rdata[15]_net' to pin 'io_l_rdata[15]/DIN'.
Creating cell 'io_l_rdata[14]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[14]' from pin 'fifomem/rdata[14]'.
Connecting net 'rdata[14]' to pin 'io_l_rdata[14]/PADIO'.
Creating net 'io_l_rdata[14]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[14]_net' to pin 'fifomem/rdata[14]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[14]/EN'.
Connecting net 'io_l_rdata[14]_net' to pin 'io_l_rdata[14]/DIN'.
Creating cell 'io_l_rdata[13]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[13]' from pin 'fifomem/rdata[13]'.
Connecting net 'rdata[13]' to pin 'io_l_rdata[13]/PADIO'.
Creating net 'io_l_rdata[13]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[13]_net' to pin 'fifomem/rdata[13]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[13]/EN'.
Connecting net 'io_l_rdata[13]_net' to pin 'io_l_rdata[13]/DIN'.
Creating cell 'io_l_rdata[12]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[12]' from pin 'fifomem/rdata[12]'.
Connecting net 'rdata[12]' to pin 'io_l_rdata[12]/PADIO'.
Creating net 'io_l_rdata[12]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[12]_net' to pin 'fifomem/rdata[12]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[12]/EN'.
Connecting net 'io_l_rdata[12]_net' to pin 'io_l_rdata[12]/DIN'.
Creating cell 'io_l_rdata[11]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[11]' from pin 'fifomem/rdata[11]'.
Connecting net 'rdata[11]' to pin 'io_l_rdata[11]/PADIO'.
Creating net 'io_l_rdata[11]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[11]_net' to pin 'fifomem/rdata[11]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[11]/EN'.
Connecting net 'io_l_rdata[11]_net' to pin 'io_l_rdata[11]/DIN'.
Creating cell 'io_l_rdata[10]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[10]' from pin 'fifomem/rdata[10]'.
Connecting net 'rdata[10]' to pin 'io_l_rdata[10]/PADIO'.
Creating net 'io_l_rdata[10]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[10]_net' to pin 'fifomem/rdata[10]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[10]/EN'.
Connecting net 'io_l_rdata[10]_net' to pin 'io_l_rdata[10]/DIN'.
Creating cell 'io_l_rdata[9]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[9]' from pin 'fifomem/rdata[9]'.
Connecting net 'rdata[9]' to pin 'io_l_rdata[9]/PADIO'.
Creating net 'io_l_rdata[9]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[9]_net' to pin 'fifomem/rdata[9]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[9]/EN'.
Connecting net 'io_l_rdata[9]_net' to pin 'io_l_rdata[9]/DIN'.
Creating cell 'io_l_rdata[8]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[8]' from pin 'fifomem/rdata[8]'.
Connecting net 'rdata[8]' to pin 'io_l_rdata[8]/PADIO'.
Creating net 'io_l_rdata[8]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[8]_net' to pin 'fifomem/rdata[8]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[8]/EN'.
Connecting net 'io_l_rdata[8]_net' to pin 'io_l_rdata[8]/DIN'.
Creating cell 'io_l_rdata[7]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[15]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[15]' from pin 'wdata_reg[15]/next_state'.
Connecting net 'wdata_in[15]' to pin 'io_r_wdata_in[15]/PADIO'.
Creating net 'io_r_wdata_in[15]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[15]_net' to pin 'wdata_reg[15]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[15]/R_EN'.
Connecting net 'io_r_wdata_in[15]_net' to pin 'io_r_wdata_in[15]/DOUT'.
Creating cell 'io_r_wdata_in[14]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[14]' from pin 'wdata_reg[14]/next_state'.
Connecting net 'wdata_in[14]' to pin 'io_r_wdata_in[14]/PADIO'.
Creating net 'io_r_wdata_in[14]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[14]_net' to pin 'wdata_reg[14]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[14]/R_EN'.
Connecting net 'io_r_wdata_in[14]_net' to pin 'io_r_wdata_in[14]/DOUT'.
Creating cell 'io_r_wdata_in[13]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[13]' from pin 'wdata_reg[13]/next_state'.
Connecting net 'wdata_in[13]' to pin 'io_r_wdata_in[13]/PADIO'.
Creating net 'io_r_wdata_in[13]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[13]_net' to pin 'wdata_reg[13]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[13]/R_EN'.
Connecting net 'io_r_wdata_in[13]_net' to pin 'io_r_wdata_in[13]/DOUT'.
Creating cell 'io_r_wdata_in[12]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[12]' from pin 'wdata_reg[12]/next_state'.
Connecting net 'wdata_in[12]' to pin 'io_r_wdata_in[12]/PADIO'.
Creating net 'io_r_wdata_in[12]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[12]_net' to pin 'wdata_reg[12]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[12]/R_EN'.
Connecting net 'io_r_wdata_in[12]_net' to pin 'io_r_wdata_in[12]/DOUT'.
Creating cell 'io_r_wdata_in[11]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[11]' from pin 'wdata_reg[11]/next_state'.
Connecting net 'wdata_in[11]' to pin 'io_r_wdata_in[11]/PADIO'.
Creating net 'io_r_wdata_in[11]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[11]_net' to pin 'wdata_reg[11]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[11]/R_EN'.
Connecting net 'io_r_wdata_in[11]_net' to pin 'io_r_wdata_in[11]/DOUT'.
Creating cell 'io_r_wdata_in[10]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[10]' from pin 'wdata_reg[10]/next_state'.
Connecting net 'wdata_in[10]' to pin 'io_r_wdata_in[10]/PADIO'.
Creating net 'io_r_wdata_in[10]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[10]_net' to pin 'wdata_reg[10]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[10]/R_EN'.
Connecting net 'io_r_wdata_in[10]_net' to pin 'io_r_wdata_in[10]/DOUT'.
Creating cell 'io_r_wdata_in[9]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[9]' from pin 'wdata_reg[9]/next_state'.
Connecting net 'wdata_in[9]' to pin 'io_r_wdata_in[9]/PADIO'.
Creating net 'io_r_wdata_in[9]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[9]_net' to pin 'wdata_reg[9]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[9]/R_EN'.
Connecting net 'io_r_wdata_in[9]_net' to pin 'io_r_wdata_in[9]/DOUT'.
Creating cell 'io_r_wdata_in[8]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[8]' from pin 'wdata_reg[8]/next_state'.
Connecting net 'wdata_in[8]' to pin 'io_r_wdata_in[8]/PADIO'.
Creating net 'io_r_wdata_in[8]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[8]_net' to pin 'wdata_reg[8]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[8]/R_EN'.
Connecting net 'io_r_wdata_in[8]_net' to pin 'io_r_wdata_in[8]/DOUT'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[8]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[9]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[10]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[11]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[12]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[13]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[14]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[15]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[8]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[9]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[10]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[11]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[12]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[13]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[14]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[15]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_sram_DSIZE16'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_sram_DSIZE16'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
create_clock -name "wclk" -period 6.0 -waveform {0.0 3.0} wclk
1
create_clock -name "wclk2x" -period 3.0 -waveform {0.0 1.5} wclk2x
1
create_clock -name "rclk" -period 3.0 -waveform {0.0 1.5} rclk
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#set_operating_condition ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_operating_condition ss0p75v125c -library saed32lvt_ss0p75v125c
Using operating conditions 'ss0p75v125c' found in library 'saed32lvt_ss0p75v125c'.
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_transition 0.1 wclk
1
set_clock_uncertainty -setup 0.07 rclk
1
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_transition 0.1 rclk
1
set_clock_uncertainty 0.07 -setup wclk2x
1
set_clock_uncertainty 0.01 -hold wclk2x
1
set_clock_transition 0.1 wclk2x
1
set_input_delay 0.011 wdata_in* -clock wclk2x
1
set_input_delay 0.012 winc -clock wclk
1
set_input_delay 0.012 rinc -clock rclk
1
set_output_delay 0.013 rdata* -clock rclk
1
set_output_delay 0.014 {rempty } -clock rclk
1
set_output_delay 0.015 { wfull } -clock wclk
1
set_input_delay 0.16 rrst_n -clock rclk
1
set_input_delay 0.16 rrst_n -clock wclk -add_delay
1
set_drive 0.001 [all_inputs ]
1
set_load 0.5 [all_outputs]
1
set_clock_latency 0.02 wclk
1
set_clock_latency 0.01 wclk2x
1
set_clock_latency 0.01 rclk
1
#set_false_path -from wclk -to rclk
#set_false_path -from rclk -to wclk
#set_multicycle_path -from wclk -to wclk2x -setup 2
Current design is 'fifo1_sram_DSIZE16'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 87 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sram_DSIZE16'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design fifo1_sram_DSIZE16 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE16_ADDRSIZE10'
  Processing 'fifo1_sram_DSIZE16'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 87.54%, saed32cell_lvt 0.00%, saed32cell_svt 12.46%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

Threshold voltage group cell usage:
>> saed32cell_hvt 36.00%, saed32cell_lvt 53.07%, saed32cell_svt 10.93%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 36.00%, saed32cell_lvt 53.07%, saed32cell_svt 10.93%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_hvt 27.62%, saed32cell_lvt 61.05%, saed32cell_svt 11.33%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 27.62%, saed32cell_lvt 61.05%, saed32cell_svt 11.33%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13  493522.3      0.00       0.0   40402.1                           1807436288.0000
    0:00:13  493522.3      0.00       0.0   40402.1                           1807436288.0000
    0:00:13  493522.3      0.00       0.0   40402.1                           1807436288.0000
    0:00:14  493522.3      0.00       0.0   40402.1                           1807436288.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 27.62%, saed32cell_lvt 61.05%, saed32cell_svt 11.33%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:14  493522.6      0.00       0.0   40402.1                           1804837760.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14  493519.0      0.00       0.0   40402.1                           1800321024.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:15  494265.2      0.00       0.0   54571.5                           2028920192.0000
    0:00:15  494265.2      0.00       0.0   54571.5                           2028920192.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 28.71%, saed32cell_lvt 61.65%, saed32cell_svt 9.65%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15  494265.2      0.00       0.0   54571.5                           2028920192.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:15  493647.6      0.00       0.0   54569.6                           1798071040.0000
    0:00:15  493647.6      0.00       0.0   54569.6                           1798071040.0000
    0:00:15  493647.6      0.00       0.0   54569.6                           1798071040.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:15  493638.0      0.00       0.0   54570.1                           1797484288.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16  493638.0      0.00       0.0   54570.1                           1797484288.0000
    0:00:16  493590.4      0.00       0.0   54570.9                           1800709760.0000
    0:00:16  493590.4      0.00       0.0   54570.9                           1800709760.0000
    0:00:16  493590.4      0.00       0.0   54570.9                           1800709760.0000
    0:00:16  493596.5      0.00       0.0   54571.4                           1799379456.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 46.26%, saed32cell_lvt 42.78%, saed32cell_svt 10.96%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:17  493596.5      0.00       0.0   54571.4                           1799379456.0000
    0:00:17  493596.5      0.00       0.0   54571.4                           1799379456.0000
    0:00:17  493596.5      0.00       0.0   54571.4                           1799379456.0000
    0:00:17  493596.5      0.00       0.0   54571.4                           1799379456.0000
    0:00:20  494261.4      0.00       0.0   54571.5                           2010682112.0000
    0:00:20  494261.4      0.00       0.0   54571.5                           2010682112.0000
    0:00:20  494261.4      0.00       0.0   54571.5                           2010682112.0000
    0:00:20  494261.4      0.00       0.0   54571.5                           2010682112.0000
    0:00:20  493756.4      0.00       0.0   54570.0                           1815001984.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Error: Width mismatch on port 'I1' of reference to 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-3)
Warning: Unable to resolve reference 'SRAM2RW128x8' in 'fifomem_DATASIZE16_ADDRSIZE10'. (LINK-5)
Writing verilog file '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/outputs/fifo1_sram.dc.vg'.
Writing ddc file '../outputs/fifo1_sram.dc.ddc'.
1
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sram.sv
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/divyaj2/ECE510-2020-SPRING/orcaproj/
fifo1_sram_DSIZE16 (*)          sync_r2w
fifomem_DATASIZE16_ADDRSIZE10   sync_w2r
rptr_empty_ADDRSIZE10           wptr_full_ADDRSIZE10
Removing design 'fifomem_DATASIZE16_ADDRSIZE10'
Removing design 'fifo1_sram_DSIZE16'
Removing design 'wptr_full_ADDRSIZE10'
Removing design 'rptr_empty_ADDRSIZE10'
Removing design 'sync_w2r'
Removing design 'sync_r2w'
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Autoread command completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sram_DSIZE16_ASIZE8 line 19 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sram_DSIZE16_ASIZE8)
Elaborated 1 design.
Current design is now 'fifo1_sram_DSIZE16_ASIZE8'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Error: Width mismatch on port 'wq2_rptr' of reference to 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Error: Width mismatch on port 'rq2_wptr' of reference to 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Error:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: Array index out of bounds raddr[9:7], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "8". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE8 line 175 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE8 line 186 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE8)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "8". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE8 line 203 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE8 line 218 in file
                '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE8)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[15]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[15]' from pin 'fifomem/rdata[15]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[15]' to pin 'io_l_rdata[15]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[15]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[15]_net' to pin 'fifomem/rdata[15]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[15]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[15]_net' to pin 'io_l_rdata[15]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[14]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[14]' from pin 'fifomem/rdata[14]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[14]' to pin 'io_l_rdata[14]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[14]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[14]_net' to pin 'fifomem/rdata[14]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[14]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[14]_net' to pin 'io_l_rdata[14]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[13]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[13]' from pin 'fifomem/rdata[13]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[13]' to pin 'io_l_rdata[13]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[13]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[13]_net' to pin 'fifomem/rdata[13]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[13]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[13]_net' to pin 'io_l_rdata[13]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[12]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[12]' from pin 'fifomem/rdata[12]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[12]' to pin 'io_l_rdata[12]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[12]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[12]_net' to pin 'fifomem/rdata[12]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[12]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[12]_net' to pin 'io_l_rdata[12]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[11]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[11]' from pin 'fifomem/rdata[11]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[11]' to pin 'io_l_rdata[11]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[11]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[11]_net' to pin 'fifomem/rdata[11]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[11]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[11]_net' to pin 'io_l_rdata[11]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[10]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[10]' from pin 'fifomem/rdata[10]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[10]' to pin 'io_l_rdata[10]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[10]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[10]_net' to pin 'fifomem/rdata[10]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[10]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[10]_net' to pin 'io_l_rdata[10]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[9]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[9]' from pin 'fifomem/rdata[9]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[9]' to pin 'io_l_rdata[9]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[9]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[9]_net' to pin 'fifomem/rdata[9]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[9]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[9]_net' to pin 'io_l_rdata[9]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[8]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[8]' from pin 'fifomem/rdata[8]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[8]' to pin 'io_l_rdata[8]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[8]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[8]_net' to pin 'fifomem/rdata[8]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[8]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[8]_net' to pin 'io_l_rdata[8]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[7]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[7]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[6]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[6]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[5]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[5]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[4]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[4]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[3]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[3]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[2]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[2]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[1]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[1]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[0]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[0]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[15]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[15]' from pin 'wdata_reg[15]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[15]' to pin 'io_r_wdata_in[15]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[15]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[15]_net' to pin 'wdata_reg[15]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[15]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[15]_net' to pin 'io_r_wdata_in[15]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[14]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[14]' from pin 'wdata_reg[14]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[14]' to pin 'io_r_wdata_in[14]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[14]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[14]_net' to pin 'wdata_reg[14]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[14]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[14]_net' to pin 'io_r_wdata_in[14]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[13]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[13]' from pin 'wdata_reg[13]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[13]' to pin 'io_r_wdata_in[13]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[13]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[13]_net' to pin 'wdata_reg[13]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[13]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[13]_net' to pin 'io_r_wdata_in[13]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[12]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[12]' from pin 'wdata_reg[12]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[12]' to pin 'io_r_wdata_in[12]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[12]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[12]_net' to pin 'wdata_reg[12]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[12]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[12]_net' to pin 'io_r_wdata_in[12]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[11]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[11]' from pin 'wdata_reg[11]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[11]' to pin 'io_r_wdata_in[11]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[11]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[11]_net' to pin 'wdata_reg[11]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[11]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[11]_net' to pin 'io_r_wdata_in[11]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[10]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[10]' from pin 'wdata_reg[10]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[10]' to pin 'io_r_wdata_in[10]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[10]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[10]_net' to pin 'wdata_reg[10]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[10]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[10]_net' to pin 'io_r_wdata_in[10]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[9]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[9]' from pin 'wdata_reg[9]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[9]' to pin 'io_r_wdata_in[9]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[9]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[9]_net' to pin 'wdata_reg[9]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[9]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[9]_net' to pin 'io_r_wdata_in[9]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[8]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[8]' from pin 'wdata_reg[8]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[8]' to pin 'io_r_wdata_in[8]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[8]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[8]_net' to pin 'wdata_reg[8]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[8]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[8]_net' to pin 'io_r_wdata_in[8]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_t_rempty' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_t_rempty_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_t_wfull' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_t_wfull_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_rrst_n' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_rrst_n_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_rclk' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_rclk_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_rinc' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_rinc_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_wrst_n' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_wrst_n_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_wclk2x' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[8]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[9]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[10]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[11]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[12]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[13]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[14]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[15]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_wclk2x_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[8]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[9]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[10]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[11]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[12]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[13]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[14]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[15]/clocked_on'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_wclk' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_wclk_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_winc' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_winc_net' in design 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
create_clock -name "wclk" -period 6.0 -waveform {0.0 3.0} wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock -name "wclk2x" -period 3.0 -waveform {0.0 1.5} wclk2x
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock -name "rclk" -period 3.0 -waveform {0.0 1.5} rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_operating_condition ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_operating_condition ss0p75v125c -library saed32lvt_ss0p75v125c
Using operating conditions 'ss0p75v125c' found in library 'saed32lvt_ss0p75v125c'.
1
set_clock_uncertainty -setup 0.07 wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty -hold 0.01 wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_transition 0.1 wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty -setup 0.07 rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty -hold 0.01 rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_transition 0.1 rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty 0.07 -setup wclk2x
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty 0.01 -hold wclk2x
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_transition 0.1 wclk2x
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0.011 wdata_in* -clock wclk2x
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0.012 winc -clock wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0.012 rinc -clock rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.013 rdata* -clock rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.014 {rempty } -clock rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.015 { wfull } -clock wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0.16 rrst_n -clock rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0.16 rrst_n -clock wclk -add_delay
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_drive 0.001 [all_inputs ]
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_load 0.5 [all_outputs]
1
set_clock_latency 0.02 wclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_latency 0.01 wclk2x
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_latency 0.01 rclk
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_false_path -from wclk -to rclk
#set_false_path -from rclk -to wclk
#set_multicycle_path -from wclk -to wclk2x -setup 2
Current design is 'fifo1_sram_DSIZE16_ASIZE8'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Error:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: Array index out of bounds raddr[9:7], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
  Simplifying Design 'fifo1_sram_DSIZE16_ASIZE8'

  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Error: Width mismatch on port 'wq2_rptr' of reference to 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Error: Width mismatch on port 'rq2_wptr' of reference to 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Error:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: Array index out of bounds raddr[9:7], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning: Unable to resolve reference 'fifomem' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design fifo1_sram_DSIZE16_ASIZE8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifo1_sram_DSIZE16_ASIZE8'
  Processing 'wptr_full_ADDRSIZE8'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE8'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE8', the register 'wptr_reg_8_' is removed because it is merged to 'wbin_reg_8_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE8'.
  Processing 'rptr_empty_ADDRSIZE8'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE8'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE8', the register 'rptr_reg_8_' is removed because it is merged to 'rbin_reg_8_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE8'.
Error: Width mismatch on port 'wq2_rptr' of reference to 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Error: Width mismatch on port 'rq2_wptr' of reference to 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Error:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: Array index out of bounds raddr[9:7], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning: Unable to resolve reference 'fifomem' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE8'.
         The new name of the port is 'rempty_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 80.93%, saed32cell_lvt 0.00%, saed32cell_svt 19.07%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 17.25%, saed32cell_lvt 66.67%, saed32cell_svt 16.08%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 17.25%, saed32cell_lvt 66.67%, saed32cell_svt 16.08%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_hvt 11.42%, saed32cell_lvt 72.44%, saed32cell_svt 16.14%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 11.42%, saed32cell_lvt 72.44%, saed32cell_svt 16.14%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13  492972.4      0.00       0.0   40550.8                           1799716608.0000
    0:00:13  492972.4      0.00       0.0   40550.8                           1799716608.0000
    0:00:13  492972.4      0.00       0.0   40550.8                           1799716608.0000
    0:00:13  492960.9      0.00       0.0   40550.3                           1788377856.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 20.82%, saed32cell_lvt 62.45%, saed32cell_svt 16.73%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:14  492957.4      0.00       0.0   40550.3                           1786525440.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14  492955.3      0.00       0.0   40550.3                           1783991296.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:15  493701.0      0.00       0.0   54571.9 net6749                   2012874752.0000
    0:00:15  493708.6      0.00       0.0   54571.5                           2014175488.0000
    0:00:15  493708.6      0.00       0.0   54571.5                           2014175488.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 19.74%, saed32cell_lvt 66.99%, saed32cell_svt 13.27%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15  493708.6      0.00       0.0   54571.5                           2014175488.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:16  493072.7      0.00       0.0   54569.6                           1791722752.0000
    0:00:16  493072.7      0.00       0.0   54569.6                           1791722752.0000
    0:00:16  493072.7      0.00       0.0   54569.6                           1791722752.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16  493066.1      0.00       0.0   54570.0                           1790841472.0000
    0:00:16  493031.6      0.00       0.0   54570.9                           1792457600.0000
    0:00:16  493031.6      0.00       0.0   54570.9                           1792457600.0000
    0:00:16  493031.6      0.00       0.0   54570.9                           1792457600.0000
    0:00:16  493036.1      0.00       0.0   54571.3                           1791613184.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 32.30%, saed32cell_lvt 51.75%, saed32cell_svt 15.95%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:17  493036.1      0.00       0.0   54571.3                           1791613184.0000
    0:00:17  493036.1      0.00       0.0   54571.3                           1791613184.0000
    0:00:17  493036.1      0.00       0.0   54571.3                           1791613184.0000
    0:00:17  493036.1      0.00       0.0   54571.3                           1791613184.0000
    0:00:20  493699.2      0.00       0.0   54571.5                           2003125504.0000
    0:00:20  493699.2      0.00       0.0   54571.5                           2003125504.0000
    0:00:20  493699.2      0.00       0.0   54571.5                           2003125504.0000
    0:00:20  493699.2      0.00       0.0   54571.5                           2003125504.0000
    0:00:21  493196.0      0.00       0.0   54570.0                           1807448064.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Error: Width mismatch on port 'wq2_rptr' of reference to 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Error: Width mismatch on port 'rq2_wptr' of reference to 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Error:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: Array index out of bounds raddr[9:7], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning: Unable to resolve reference 'fifomem' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Error: Width mismatch on port 'wq2_rptr' of reference to 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_r2w' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Error: Width mismatch on port 'rq2_wptr' of reference to 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-3)
Warning: Unable to resolve reference 'sync_w2r' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Error:  /u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/rtl/fifo1_sram.sv:71: Array index out of bounds raddr[9:7], valid bounds are [7:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'fifomem' instantiated from design 'fifo1_sram_DSIZE16_ASIZE8' with
        the parameters "16,8". (HDL-193)
Warning: Unable to resolve reference 'fifomem' in 'fifo1_sram_DSIZE16_ASIZE8'. (LINK-5)
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/u/divyaj2/ECE510-2020-SPRING/orcaproj/syn/outputs/fifo1_sram.dc.vg'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '../outputs/fifo1_sram.dc.ddc'.
Warning: Design 'fifo1_sram_DSIZE16_ASIZE8' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> exit

Thank you...

