// Seed: 4276697512
module module_0 (
    output tri1 id_0
    , id_3,
    output wire id_1
);
  always @(id_3 == ~id_3 or posedge id_3) begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wire  id_2
);
  tri0 id_4;
  logic [7:0] id_5;
  assign id_0 = id_1 ^ id_1;
  assign id_4 = 1 >> 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_4 = 0;
  always @(1 or 1 | 1) id_2 = 1;
  id_6(
      .id_0(id_1), .id_1(id_0 * id_1)
  );
  always #1 id_0 <= #id_4 id_5[1'b0==1];
  wire  id_7;
  uwire id_8 = id_4;
  assign id_4 = 1;
endmodule
