Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Sep  8 20:35:45 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_rgb_controller_timing_summary_routed.rpt -rpx test_rgb_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_rgb_controller
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: U_RGB_CONTROLLER/ActualState_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_RGB_CONTROLLER/ActualState_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.280        0.000                      0                  255        0.169        0.000                      0                  255        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.280        0.000                      0                  234        0.169        0.000                      0                  234        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.346        0.000                      0                   21        0.632        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 U_RECEIVER/RDB_Out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/FSM_sequential_STD_Act_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.014ns (27.236%)  route 2.709ns (72.764%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_RECEIVER/RDB_Out_reg[7]/Q
                         net (fo=3, routed)           1.219     7.046    U_RECEIVER/p_1_in
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  U_RECEIVER/FSM_sequential_STD_Act[2]_i_4/O
                         net (fo=1, routed)           0.280     7.450    U_RECEIVER/FSM_sequential_STD_Act[2]_i_4_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.124     7.574 f  U_RECEIVER/FSM_sequential_STD_Act[2]_i_2/O
                         net (fo=5, routed)           0.601     8.174    U_RECEIVER/Val_Out
    SLICE_X6Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.298 r  U_RECEIVER/FSM_sequential_STD_Act[2]_i_3/O
                         net (fo=3, routed)           0.610     8.908    U_RECEIVER/FSM_sequential_STD_Act[2]_i_3_n_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I3_O)        0.124     9.032 r  U_RECEIVER/FSM_sequential_STD_Act[1]_i_1/O
                         net (fo=1, routed)           0.000     9.032    U_RECEIVER/FSM_sequential_STD_Act[1]_i_1_n_0
    SLICE_X6Y109         FDCE                                         r  U_RECEIVER/FSM_sequential_STD_Act_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.585    15.007    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X6Y109         FDCE                                         r  U_RECEIVER/FSM_sequential_STD_Act_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X6Y109         FDCE (Setup_fdce_C_D)        0.081    15.312    U_RECEIVER/FSM_sequential_STD_Act_reg[1]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 U_RECEIVER/RDB_Out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/error_recep_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.890ns (26.453%)  route 2.474ns (73.547%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  U_RECEIVER/RDB_Out_reg[7]/Q
                         net (fo=3, routed)           1.219     7.046    U_RECEIVER/p_1_in
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  U_RECEIVER/FSM_sequential_STD_Act[2]_i_4/O
                         net (fo=1, routed)           0.280     7.450    U_RECEIVER/FSM_sequential_STD_Act[2]_i_4_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.124     7.574 f  U_RECEIVER/FSM_sequential_STD_Act[2]_i_2/O
                         net (fo=5, routed)           0.448     8.021    U_RECEIVER/Val_Out
    SLICE_X4Y109         LUT5 (Prop_lut5_I3_O)        0.124     8.145 r  U_RECEIVER/error_recep_i_1/O
                         net (fo=1, routed)           0.529     8.674    U_RECEIVER/error_recep_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  U_RECEIVER/error_recep_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RECEIVER/error_recep_reg/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_RECEIVER/error_recep_reg
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[10]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDRE (Setup_fdre_C_R)       -0.524    14.725    U_DEBOUNCER_ENTER/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[11]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDRE (Setup_fdre_C_R)       -0.524    14.725    U_DEBOUNCER_ENTER/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[8]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDRE (Setup_fdre_C_R)       -0.524    14.725    U_DEBOUNCER_ENTER/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[9]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDRE (Setup_fdre_C_R)       -0.524    14.725    U_DEBOUNCER_ENTER/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[0]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    U_DEBOUNCER_ENTER/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[1]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    U_DEBOUNCER_ENTER/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    U_DEBOUNCER_ENTER/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 U_COMPARATOR_ENTER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.828ns (27.306%)  route 2.204ns (72.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_COMPARATOR_ENTER/register_in_reg[7]/Q
                         net (fo=1, routed)           0.804     6.569    U_COMPARATOR_ENTER/register_in[7]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.693 f  U_COMPARATOR_ENTER/sigTmp_i_2/O
                         net (fo=1, routed)           0.444     7.137    U_COMPARATOR_ENTER/sigTmp_i_2_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.261 r  U_COMPARATOR_ENTER/sigTmp_i_1/O
                         net (fo=3, routed)           0.406     7.667    U_DEBOUNCER_ENTER/RESULT
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.791 r  U_DEBOUNCER_ENTER/cnt[0]_i_1/O
                         net (fo=12, routed)          0.551     8.342    U_DEBOUNCER_ENTER/clear
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  U_DEBOUNCER_ENTER/cnt_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.726    U_DEBOUNCER_ENTER/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/RDB_Out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.584%)  route 0.143ns (43.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/RDB_Out_reg[6]/Q
                         net (fo=3, routed)           0.143     1.799    U_RECEIVER/p_2_in
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  U_RECEIVER/RDB_Out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_RECEIVER/RDB_Out[5]
    SLICE_X2Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[5]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.120     1.675    U_RECEIVER/RDB_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COMPARATOR_ENTER/register_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_RECEIVER/dato_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/dato_rx_reg[0]/Q
                         net (fo=2, routed)           0.120     1.776    U_COMPARATOR_ENTER/Q[0]
    SLICE_X5Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[0]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.070     1.601    U_COMPARATOR_ENTER/register_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COMPARATOR_ENTER/register_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_RECEIVER/dato_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/dato_rx_reg[3]/Q
                         net (fo=3, routed)           0.123     1.779    U_COMPARATOR_ENTER/Q[3]
    SLICE_X5Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[3]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.072     1.603    U_COMPARATOR_ENTER/register_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_RECEIVER/PR_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/PR_FC_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  U_RECEIVER/PR_Cnt_reg[0]/Q
                         net (fo=6, routed)           0.102     1.757    U_RECEIVER/PR_Cnt_reg_n_0_[0]
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  U_RECEIVER/PR_FC_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_RECEIVER/PR_FC_i_1_n_0
    SLICE_X4Y111         FDCE                                         r  U_RECEIVER/PR_FC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.031    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  U_RECEIVER/PR_FC_reg/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.092     1.619    U_RECEIVER/PR_FC_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_RECEIVER/PR_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/PR_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_RECEIVER/PR_Cnt_reg[0]/Q
                         net (fo=6, routed)           0.103     1.758    U_RECEIVER/PR_Cnt_reg_n_0_[0]
    SLICE_X4Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  U_RECEIVER/PR_Cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    U_RECEIVER/PR_Cnt[4]_i_2_n_0
    SLICE_X4Y111         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.031    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[4]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X4Y111         FDCE (Hold_fdce_C_D)         0.091     1.618    U_RECEIVER/PR_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_RGB_CONTROLLER/ShifterRx_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.509%)  route 0.150ns (51.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RGB_CONTROLLER/ShifterRx_reg[11]/Q
                         net (fo=4, routed)           0.150     1.807    U_RGB_CONTROLLER/ShifterRx_reg_n_0_[11]
    SLICE_X4Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[19]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.066     1.618    U_RGB_CONTROLLER/ShifterRx_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COMPARATOR_ENTER/register_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_RECEIVER/dato_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/dato_rx_reg[1]/Q
                         net (fo=3, routed)           0.130     1.786    U_COMPARATOR_ENTER/Q[1]
    SLICE_X5Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_COMPARATOR_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  U_COMPARATOR_ENTER/register_in_reg[1]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.066     1.597    U_COMPARATOR_ENTER/register_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/RDB_Out_reg[4]/Q
                         net (fo=3, routed)           0.132     1.788    U_RECEIVER/p_4_in
    SLICE_X5Y109         FDCE                                         r  U_RECEIVER/dato_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_RECEIVER/dato_rx_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.070     1.598    U_RECEIVER/dato_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.977%)  route 0.141ns (50.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  U_RECEIVER/RDB_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_RECEIVER/RDB_Out_reg[6]/Q
                         net (fo=3, routed)           0.141     1.798    U_RECEIVER/p_2_in
    SLICE_X2Y108         FDCE                                         r  U_RECEIVER/dato_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  U_RECEIVER/dato_rx_reg[5]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.052     1.607    U_RECEIVER/dato_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/sigTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_ENTER/stble_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/sigTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  U_DEBOUNCER_ENTER/sigTmp_reg/Q
                         net (fo=2, routed)           0.069     1.712    U_DEBOUNCER_ENTER/sigTmp
    SLICE_X7Y107         LUT4 (Prop_lut4_I2_O)        0.099     1.811 r  U_DEBOUNCER_ENTER/stble_i_1/O
                         net (fo=1, routed)           0.000     1.811    U_DEBOUNCER_ENTER/stble_i_1_n_0
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.091     1.606    U_DEBOUNCER_ENTER/stble_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    U_COMPARATOR_ENTER/register_in_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    U_COMPARATOR_ENTER/register_in_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    U_COMPARATOR_ENTER/register_in_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    U_COMPARATOR_ENTER/register_in_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y108    U_DEBOUNCER_ENTER/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_RECEIVER/RDM_Out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_RECEIVER/RDM_Out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_RECEIVER/RDM_Out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    U_RECEIVER/RDM_Out_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U_RECEIVER/RDM_Out_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U_RECEIVER/RDM_Out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U_RECEIVER/RDM_Out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U_RECEIVER/RDM_Out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U_RECEIVER/RDM_Out_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U_RECEIVER/RDM_Out_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_RECEIVER/RDB_Out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_RECEIVER/RDB_Out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_RECEIVER/RDB_Out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_RECEIVER/RDB_Out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_COMPARATOR_ENTER/register_in_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.688%)  route 1.593ns (73.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.783     7.483    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[11]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[11]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.688%)  route 1.593ns (73.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.783     7.483    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[13]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[13]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.688%)  route 1.593ns (73.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.783     7.483    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[21]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[21]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.688%)  route 1.593ns (73.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.783     7.483    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[4]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.580ns (27.129%)  route 1.558ns (72.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.748     7.447    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y108         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.580ns (27.129%)  route 1.558ns (72.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.748     7.447    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y108         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[2]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.580ns (27.129%)  route 1.558ns (72.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.748     7.447    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y108         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[3]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.580ns (27.129%)  route 1.558ns (72.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.748     7.447    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y108         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[5]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[5]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.580ns (27.129%)  route 1.558ns (72.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.748     7.447    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y108         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[6]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 U_DEBOUNCER_ENTER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.580ns (27.129%)  route 1.558ns (72.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  U_DEBOUNCER_ENTER/stble_reg/Q
                         net (fo=5, routed)           0.810     6.575    U_DEBOUNCER_ENTER/stbleTmp_reg_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.124     6.699 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.748     7.447    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y108         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.588    15.010    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[7]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    U_RGB_CONTROLLER/ShifterRx_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.659%)  route 0.367ns (66.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.198     2.068    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X4Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X4Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    U_RGB_CONTROLLER/ShifterRx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.659%)  route 0.367ns (66.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.198     2.068    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X4Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[19]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X4Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    U_RGB_CONTROLLER/ShifterRx_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.659%)  route 0.367ns (66.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.198     2.068    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X4Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[20]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X4Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.436    U_RGB_CONTROLLER/ShifterRx_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.215%)  route 0.374ns (66.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.206     2.075    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X4Y106         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.867     2.033    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[18]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    U_RGB_CONTROLLER/ShifterRx_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.087%)  route 0.412ns (68.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.244     2.114    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y106         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.036    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[10]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.464    U_RGB_CONTROLLER/ShifterRx_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.087%)  route 0.412ns (68.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.244     2.114    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y106         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.036    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[12]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.464    U_RGB_CONTROLLER/ShifterRx_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.087%)  route 0.412ns (68.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.244     2.114    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y106         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.036    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[16]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.464    U_RGB_CONTROLLER/ShifterRx_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.087%)  route 0.412ns (68.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.244     2.114    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X3Y106         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.036    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[8]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.464    U_RGB_CONTROLLER/ShifterRx_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.308     2.178    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X2Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[14]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.067     1.488    U_RGB_CONTROLLER/ShifterRx_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_ENTER/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RGB_CONTROLLER/ShifterRx_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.083%)  route 0.476ns (71.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.596     1.515    U_DEBOUNCER_ENTER/CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  U_DEBOUNCER_ENTER/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DEBOUNCER_ENTER/stbleTmp_reg/Q
                         net (fo=3, routed)           0.168     1.825    U_DEBOUNCER_ENTER/stbleTmp
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.870 f  U_DEBOUNCER_ENTER/ShifterRx[21]_i_2/O
                         net (fo=21, routed)          0.308     2.178    U_RGB_CONTROLLER/stbleTmp_reg[0]
    SLICE_X2Y107         FDCE                                         f  U_RGB_CONTROLLER/ShifterRx_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_RGB_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  U_RGB_CONTROLLER/ShifterRx_reg[17]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         FDCE (Remov_fdce_C_CLR)     -0.067     1.488    U_RGB_CONTROLLER/ShifterRx_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.689    





