Archive Project report for soc_system
Mon Jul 10 10:47:05 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Mon Jul 10 10:47:05 2017 ;
; Revision Name          ; soc_system                            ;
; Top-level Entity Name  ; ghrd_top                              ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory /home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive '/home/hohaidang/Dropbox/Code/SoC/Arrow_SocKit/Project/DMA/Hardware/DMA.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'soc_system.archive.rpt'
Info (23030): Evaluation of Tcl script /home/hohaidang/Programs/altera/16.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1316 megabytes
    Info: Processing ended: Mon Jul 10 10:47:06 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+
; ghrd_top.v                                                                                                     ;
; soc_system.qpf                                                                                                 ;
; soc_system.qsf                                                                                                 ;
; soc_system/synthesis/../../soc_system.qsys                                                                     ;
; soc_system/synthesis/../../soc_system.sopcinfo                                                                 ;
; soc_system/synthesis/../soc_system.cmp                                                                         ;
; soc_system/synthesis/soc_system.debuginfo                                                                      ;
; soc_system/synthesis/soc_system.qip                                                                            ;
; soc_system/synthesis/soc_system.regmap                                                                         ;
; soc_system/synthesis/soc_system.v                                                                              ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                                  ;
; soc_system/synthesis/submodules/afi_mux_ddr3_ddrx.v                                                            ;
; soc_system/synthesis/submodules/alt_mem_ddrx_addr_cmd.v                                                        ;
; soc_system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v                                                   ;
; soc_system/synthesis/submodules/alt_mem_ddrx_arbiter.v                                                         ;
; soc_system/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v                                                ;
; soc_system/synthesis/submodules/alt_mem_ddrx_buffer.v                                                          ;
; soc_system/synthesis/submodules/alt_mem_ddrx_buffer_manager.v                                                  ;
; soc_system/synthesis/submodules/alt_mem_ddrx_burst_gen.v                                                       ;
; soc_system/synthesis/submodules/alt_mem_ddrx_burst_tracking.v                                                  ;
; soc_system/synthesis/submodules/alt_mem_ddrx_cmd_gen.v                                                         ;
; soc_system/synthesis/submodules/alt_mem_ddrx_controller.v                                                      ;
; soc_system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v                                               ;
; soc_system/synthesis/submodules/alt_mem_ddrx_csr.v                                                             ;
; soc_system/synthesis/submodules/alt_mem_ddrx_dataid_manager.v                                                  ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v                                                    ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v                                                    ;
; soc_system/synthesis/submodules/alt_mem_ddrx_define.iv                                                         ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v                                                     ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v                                              ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v                                              ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v                                                     ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v                                              ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v                                              ;
; soc_system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v                                     ;
; soc_system/synthesis/submodules/alt_mem_ddrx_fifo.v                                                            ;
; soc_system/synthesis/submodules/alt_mem_ddrx_input_if.v                                                        ;
; soc_system/synthesis/submodules/alt_mem_ddrx_list.v                                                            ;
; soc_system/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v                                                 ;
; soc_system/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v                                                 ;
; soc_system/synthesis/submodules/alt_mem_ddrx_odt_gen.v                                                         ;
; soc_system/synthesis/submodules/alt_mem_ddrx_rank_timer.v                                                      ;
; soc_system/synthesis/submodules/alt_mem_ddrx_rdata_path.v                                                      ;
; soc_system/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v                                                   ;
; soc_system/synthesis/submodules/alt_mem_ddrx_sideband.v                                                        ;
; soc_system/synthesis/submodules/alt_mem_ddrx_tbp.v                                                             ;
; soc_system/synthesis/submodules/alt_mem_ddrx_timing_param.v                                                    ;
; soc_system/synthesis/submodules/alt_mem_ddrx_wdata_path.v                                                      ;
; soc_system/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv                                     ;
; soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc                                                          ;
; soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc                                                          ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                 ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv                                                     ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                      ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                              ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                        ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                            ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                   ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                     ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                            ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                              ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                            ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                               ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                             ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                              ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                                 ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                                     ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                         ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                                        ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                  ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                           ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                             ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                  ;
; soc_system/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                                ;
; soc_system/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                     ;
; soc_system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                 ;
; soc_system/synthesis/submodules/altera_mem_if_sequencer_rst.sv                                                 ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                    ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                 ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                            ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                          ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                  ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                             ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                                ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                   ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                              ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                               ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                 ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                                    ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                                      ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                    ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                                 ;
; soc_system/synthesis/submodules/hps.pre.xml                                                                    ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                                 ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                               ;
; soc_system/synthesis/submodules/hps_sdram.v                                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                                      ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                                        ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                               ;
; soc_system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v                                            ;
; soc_system/synthesis/submodules/rw_manager_ac_ROM_reg.v                                                        ;
; soc_system/synthesis/submodules/rw_manager_bitcheck.v                                                          ;
; soc_system/synthesis/submodules/rw_manager_core.sv                                                             ;
; soc_system/synthesis/submodules/rw_manager_data_broadcast.v                                                    ;
; soc_system/synthesis/submodules/rw_manager_data_decoder.v                                                      ;
; soc_system/synthesis/submodules/rw_manager_datamux.v                                                           ;
; soc_system/synthesis/submodules/rw_manager_ddr3.v                                                              ;
; soc_system/synthesis/submodules/rw_manager_di_buffer.v                                                         ;
; soc_system/synthesis/submodules/rw_manager_di_buffer_wrap.v                                                    ;
; soc_system/synthesis/submodules/rw_manager_dm_decoder.v                                                        ;
; soc_system/synthesis/submodules/rw_manager_generic.sv                                                          ;
; soc_system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v                                          ;
; soc_system/synthesis/submodules/rw_manager_inst_ROM_reg.v                                                      ;
; soc_system/synthesis/submodules/rw_manager_jumplogic.v                                                         ;
; soc_system/synthesis/submodules/rw_manager_lfsr12.v                                                            ;
; soc_system/synthesis/submodules/rw_manager_lfsr36.v                                                            ;
; soc_system/synthesis/submodules/rw_manager_lfsr72.v                                                            ;
; soc_system/synthesis/submodules/rw_manager_pattern_fifo.v                                                      ;
; soc_system/synthesis/submodules/rw_manager_ram.v                                                               ;
; soc_system/synthesis/submodules/rw_manager_ram_csr.v                                                           ;
; soc_system/synthesis/submodules/rw_manager_read_datapath.v                                                     ;
; soc_system/synthesis/submodules/rw_manager_write_decoder.v                                                     ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                      ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                         ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                       ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                      ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                      ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                 ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                       ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                              ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                                         ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                         ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                         ;
; soc_system/synthesis/submodules/sequencer_data_mgr.sv                                                          ;
; soc_system/synthesis/submodules/sequencer_phy_mgr.sv                                                           ;
; soc_system/synthesis/submodules/sequencer_reg_file.sv                                                          ;
; soc_system/synthesis/submodules/sequencer_scc_acv_phase_decode.v                                               ;
; soc_system/synthesis/submodules/sequencer_scc_acv_wrapper.sv                                                   ;
; soc_system/synthesis/submodules/sequencer_scc_mgr.sv                                                           ;
; soc_system/synthesis/submodules/sequencer_scc_reg_file.v                                                       ;
; soc_system/synthesis/submodules/sequencer_scc_siii_phase_decode.v                                              ;
; soc_system/synthesis/submodules/sequencer_scc_siii_wrapper.sv                                                  ;
; soc_system/synthesis/submodules/sequencer_scc_sv_phase_decode.v                                                ;
; soc_system/synthesis/submodules/sequencer_scc_sv_wrapper.sv                                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA.v                                                         ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_c0.v                                                      ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_mm_interconnect_0.v                                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.ppf                                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.sdc                                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0.sv                                                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_acv_ldc.v                                              ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_addr_cmd_datapath.v                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_addr_cmd_pads.v                                        ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_altdqdqs.v                                             ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_clock_pair_generator.v                                 ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_core_shadow_registers.sv                               ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_flop_mem.v                                             ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_fr_cycle_extender.v                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_fr_cycle_shifter.v                                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_iss_probe.v                                            ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_memphy.sv                                              ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_new_io_pads.v                                          ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_parameters.tcl                                         ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_phy_csr.sv                                             ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_pin_assignments.tcl                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_pin_map.tcl                                            ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_read_datapath.sv                                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_read_valid_selector.v                                  ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_report_timing.tcl                                      ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_report_timing_core.tcl                                 ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_reset.v                                                ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_reset_sync.v                                           ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_simple_ddio_out.sv                                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_timing.tcl                                             ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_p0_write_datapath.v                                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_pll0.sv                                                   ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0.v                                                      ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_AC_ROM.hex                                             ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_inst_ROM.hex                                           ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_irq_mapper.sv                                          ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_make_qsys_seq.tcl                                      ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0.v                                    ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_avalon_st_adapter.v                  ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_demux_001.sv                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_demux_002.sv                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_mux_003.sv                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_cmd_mux_005.sv                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_001.sv                        ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_002.sv                        ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_003.sv                        ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_006.sv                        ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_router_008.sv                        ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_demux_003.sv                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_demux_005.sv                     ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_mux_001.sv                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_mm_interconnect_0_rsp_mux_002.sv                       ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_sequencer_mem.hex                                      ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_software/sequencer.c                                   ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_software/sequencer.h                                   ;
; soc_system/synthesis/submodules/soc_system_DDR3_FPGA_s0_software/sequencer_defines.h                           ;
; soc_system/synthesis/submodules/soc_system_dma_0.v                                                             ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                             ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                                           ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                            ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                                      ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                             ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                              ;
; soc_system/synthesis/submodules/soc_system_hps_only_master.v                                                   ;
; soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.sv                                      ;
; soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.sv                                      ;
; soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.sv                                       ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                       ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                                   ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                         ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0.sdc                                           ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_parameters.tcl                                ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_pin_assignments.tcl                           ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_pin_map.tcl                                   ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_report_timing.tcl                             ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_report_timing_core.tcl                        ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_p0_timing.tcl                                    ;
; soc_system/synthesis/submodules/soc_system_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                               ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv                                     ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                        ;
; soc_system_assignment_defaults.qdf                                                                             ;
; soc_system_timing.sdc                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+


