INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:38:32 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 oehb2/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            muli0/multiply_unit/q0_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.513ns (14.684%)  route 2.981ns (85.316%))
  Logic Levels:           6  (LUT1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=537, unset)          0.537     0.537    oehb2/clk
                         FDCE                                         r  oehb2/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  oehb2/data_reg_reg[7]/Q
                         net (fo=4, unplaced)         0.458     1.170    tehb3/data_reg_reg[11]_0[7]
                         LUT5 (Prop_lut5_I0_O)        0.123     1.293 r  tehb3/Memory_reg_0_3_0_0_i_4/O
                         net (fo=2, unplaced)         0.753     2.046    tehb3/Memory_reg_0_3_0_0_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.089 r  tehb3/Head[1]_i_6/O
                         net (fo=2, unplaced)         0.281     2.370    tehb2/fifo/full_reg_i_3__0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.413 f  tehb2/fifo/Head[1]_i_3/O
                         net (fo=4, unplaced)         0.431     2.844    return1/tehb/full_reg_i_2__0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.887 f  return1/tehb/full_reg_i_3__0/O
                         net (fo=2, unplaced)         0.281     3.168    muli0/oehb/q1_reg[16]
                         LUT5 (Prop_lut5_I1_O)        0.043     3.211 f  muli0/oehb/full_reg_i_2__0/O
                         net (fo=9, unplaced)         0.311     3.522    muli0/oehb/validArray_reg[0]_0
                         LUT1 (Prop_lut1_I0_O)        0.043     3.565 r  muli0/oehb/q0_reg_i_1/O
                         net (fo=46, unplaced)        0.466     4.031    muli0/multiply_unit/oehb_ready
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=537, unset)          0.510     6.510    muli0/multiply_unit/clk
                         DSP48E1                                      r  muli0/multiply_unit/q0_reg/CLK
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     6.115    muli0/multiply_unit/q0_reg
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.084    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2465.863 ; gain = 249.082 ; free physical = 188286 ; free virtual = 249642
