# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../zybo_audio_dsp.gen/sources_1/bd/bd_fir_filter_design/ipshared/c2c6" --include "../../../../zybo_audio_dsp.gen/sources_1/bd/bd_fir_testing/ipshared/c2c6" \
"../../../../zybo_audio_dsp.gen/sources_1/ip/float_to_fixed/sim/float_to_fixed.v" \
"../../../../zybo_audio_dsp.gen/sources_1/ip/fp_less_equal_comp/sim/fp_less_equal_comp.v" \
"../../../../zybo_audio_dsp.gen/sources_1/ip/fp_greater_equal_comp/sim/fp_greater_equal_comp.v" \
"../../../../zybo_audio_dsp.gen/sources_1/ip/fp_multiplier/sim/fp_multiplier.v" \
"../../../../zybo_audio_dsp.gen/sources_1/ip/fixed_to_float/sim/fixed_to_float.v" \
"../../../../zybo_audio_dsp.srcs/sources_1/new/clipper.v" \

sv xil_defaultlib  --include "../../../../zybo_audio_dsp.gen/sources_1/bd/bd_fir_filter_design/ipshared/c2c6" --include "../../../../zybo_audio_dsp.gen/sources_1/bd/bd_fir_testing/ipshared/c2c6" \
"../../../../zybo_audio_dsp.srcs/sim_1/new/tb_clipper.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
