Analysis & Synthesis report for MultiFunctionSampProc
Thu May 24 16:29:33 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
 13. Source assignments for UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
 14. Source assignments for UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
 15. Source assignments for UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
 16. Source assignments for DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
 17. Source assignments for DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
 18. Source assignments for DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
 19. Source assignments for DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 21. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d3p3:auto_generated
 23. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 24. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 25. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 26. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 27. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 28. Source assignments for sld_hub:sld_hub_inst
 29. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 30. Parameter Settings for User Entity Instance: Top-level Entity: |MultiFunctionSampProc
 31. Parameter Settings for User Entity Instance: PLL_25MxN:PLL_25MxN_M|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component
 33. Parameter Settings for User Entity Instance: UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component
 34. Parameter Settings for User Entity Instance: UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component
 35. Parameter Settings for User Entity Instance: UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 42. altpll Parameter Settings by Entity Instance
 43. scfifo Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC4"
 46. Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC3"
 47. Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC2"
 48. Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC1"
 49. Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH4"
 50. Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH3"
 51. Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH2"
 52. Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH1"
 53. Port Connectivity Checks: "UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD"
 54. Port Connectivity Checks: "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD"
 55. SignalTap II Logic Analyzer Settings
 56. Connections to In-System Debugging Instance "auto_signaltap_0"
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu May 24 16:29:33 2018    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; MultiFunctionSampProc                    ;
; Top-level Entity Name         ; MultiFunctionSampProc                    ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 753                                      ;
;     Dedicated logic registers ; 1,395                                    ;
; Total registers               ; 1395                                     ;
; Total pins                    ; 194                                      ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 212,992                                  ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 1                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                         ; Setting               ; Default Value         ;
+----------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                         ; EP2S90F1020I4         ;                       ;
; Top-level entity name                                          ; MultiFunctionSampProc ; MultiFunctionSampProc ;
; Family name                                                    ; Stratix II            ; Stratix II            ;
; Use Generated Physical Constraints File                        ; Off                   ;                       ;
; Use smart compilation                                          ; Off                   ; Off                   ;
; Restructure Multiplexers                                       ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                            ; Off                   ; Off                   ;
; Preserve fewer node names                                      ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                      ; Off                   ; Off                   ;
; Verilog Version                                                ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                   ; VHDL93                ; VHDL93                ;
; State Machine Processing                                       ; Auto                  ; Auto                  ;
; Safe State Machine                                             ; Off                   ; Off                   ;
; Extract Verilog State Machines                                 ; On                    ; On                    ;
; Extract VHDL State Machines                                    ; On                    ; On                    ;
; Ignore Verilog initial constructs                              ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                     ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                 ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                    ; On                    ;
; Parallel Synthesis                                             ; Off                   ; Off                   ;
; DSP Block Balancing                                            ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                             ; On                    ; On                    ;
; Power-Up Don't Care                                            ; On                    ; On                    ;
; Remove Redundant Logic Cells                                   ; Off                   ; Off                   ;
; Remove Duplicate Registers                                     ; On                    ; On                    ;
; Ignore CARRY Buffers                                           ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                         ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                          ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                      ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                           ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                            ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                 ; Off                   ; Off                   ;
; Optimization Technique                                         ; Balanced              ; Balanced              ;
; Carry Chain Length                                             ; 70                    ; 70                    ;
; Auto Carry Chains                                              ; On                    ; On                    ;
; Auto Open-Drain Pins                                           ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                   ; Off                   ;
; Auto ROM Replacement                                           ; On                    ; On                    ;
; Auto RAM Replacement                                           ; On                    ; On                    ;
; Auto DSP Block Replacement                                     ; On                    ; On                    ;
; Auto Shift Register Replacement                                ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                  ; On                    ; On                    ;
; Strict RAM Replacement                                         ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                              ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                         ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                       ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                              ; Off                   ; Off                   ;
; Auto Resource Sharing                                          ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                             ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                             ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                  ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing            ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives              ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                        ; Off                   ; Off                   ;
; Show Parameter Settings Tables in Synthesis Report             ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                             ; Off                   ; Off                   ;
; Synchronization Register Chain Length                          ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                   ; Normal compilation    ; Normal compilation    ;
; HDL message level                                              ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                   ; 100                   ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                   ; 100                   ;
; Clock MUX Protection                                           ; On                    ; On                    ;
; Auto Gated Clock Conversion                                    ; Off                   ; Off                   ;
; Block Design Naming                                            ; Auto                  ; Auto                  ;
; SDC constraint protection                                      ; Off                   ; Off                   ;
; Synthesis Effort                                               ; Auto                  ; Auto                  ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                    ; On                    ;
; Analysis & Synthesis Message Level                             ; Medium                ; Medium                ;
+----------------------------------------------------------------+-----------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------+
; MultiFunctionSampProc.v          ; yes             ; User Verilog HDL File             ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v ;
; DATA_LATCH.v                     ; yes             ; User Verilog HDL File             ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DATA_LATCH.v            ;
; Registers_adds.v                 ; yes             ; Auto-Found Verilog HDL File       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Registers_adds.v        ;
; parameter_define.dat             ; yes             ; Auto-Found Unspecified File       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/parameter_define.dat    ;
; PLL_25MxN.v                      ; yes             ; Auto-Found Wizard-Generated File  ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/PLL_25MxN.v             ;
; altpll.tdf                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altpll.tdf                   ;
; aglobal90.inc                    ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/aglobal90.inc                ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/stratix_pll.inc              ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/stratixii_pll.inc            ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/cycloneii_pll.inc            ;
; Reset_Gen.v                      ; yes             ; Auto-Found Verilog HDL File       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/Reset_Gen.v             ;
; UART_TXD.v                       ; yes             ; Auto-Found Verilog HDL File       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_TXD.v              ;
; FIFO8x2048.v                     ; yes             ; Auto-Found Wizard-Generated File  ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/FIFO8x2048.v            ;
; scfifo.tdf                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/scfifo.tdf                   ;
; a_regfifo.inc                    ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_regfifo.inc                ;
; a_dpfifo.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_dpfifo.inc                 ;
; a_i2fifo.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_i2fifo.inc                 ;
; a_fffifo.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_fffifo.inc                 ;
; a_f2fifo.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_f2fifo.inc                 ;
; db/scfifo_0d31.tdf               ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/scfifo_0d31.tdf      ;
; db/a_dpfifo_7j31.tdf             ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_dpfifo_7j31.tdf    ;
; db/a_fefifo_sae.tdf              ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/a_fefifo_sae.tdf     ;
; db/cntr_9m7.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_9m7.tdf         ;
; db/dpram_c011.tdf                ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/dpram_c011.tdf       ;
; db/altsyncram_uvj1.tdf           ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_uvj1.tdf  ;
; db/cntr_tlb.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_tlb.tdf         ;
; UART_RXD.v                       ; yes             ; Auto-Found Verilog HDL File       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/UART_RXD.v              ;
; TIME_BASE.v                      ; yes             ; Auto-Found Verilog HDL File       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/TIME_BASE.v             ;
; DAC_TABLE.v                      ; yes             ; Auto-Found Wizard-Generated File  ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/DAC_TABLE.v             ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_nj91.tdf           ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_nj91.tdf  ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_d3p3.tdf           ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/altsyncram_d3p3.tdf  ;
; altdpram.tdf                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                   ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                      ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_bpc.tdf                   ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/mux_bpc.tdf          ;
; lpm_decode.tdf                   ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_trf.tdf                ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/decode_trf.tdf       ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                     ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                      ; d:/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_6di.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_6di.tdf         ;
; db/cmpr_cdc.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cmpr_cdc.tdf         ;
; db/cntr_06j.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_06j.tdf         ;
; db/cntr_uci.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_uci.tdf         ;
; db/cmpr_bdc.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cmpr_bdc.tdf         ;
; db/cntr_ivi.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cntr_ivi.tdf         ;
; db/cmpr_7dc.tdf                  ; yes             ; Auto-Generated Megafunction       ; E:/tttt/ADDA/MultiFunctionSampProc_FPGA/db/cmpr_7dc.tdf         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction            ; d:/quartus/libraries/megafunctions/sld_hub.vhd                  ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+-----------------------------------------------+-----------------------------------------------------+
; Resource                                      ; Usage                                               ;
+-----------------------------------------------+-----------------------------------------------------+
; Estimated ALUTs Used                          ; 753                                                 ;
; Dedicated logic registers                     ; 1395                                                ;
;                                               ;                                                     ;
; Estimated ALUTs Unavailable                   ; 31                                                  ;
;                                               ;                                                     ;
; Total combinational functions                 ; 753                                                 ;
; Combinational ALUT usage by number of inputs  ;                                                     ;
;     -- 7 input functions                      ; 7                                                   ;
;     -- 6 input functions                      ; 34                                                  ;
;     -- 5 input functions                      ; 137                                                 ;
;     -- 4 input functions                      ; 99                                                  ;
;     -- <=3 input functions                    ; 476                                                 ;
;                                               ;                                                     ;
; Combinational ALUTs by mode                   ;                                                     ;
;     -- normal mode                            ; 416                                                 ;
;     -- extended LUT mode                      ; 7                                                   ;
;     -- arithmetic mode                        ; 330                                                 ;
;     -- shared arithmetic mode                 ; 0                                                   ;
;                                               ;                                                     ;
; Estimated ALUT/register pairs used            ; 1629                                                ;
;                                               ;                                                     ;
; Total registers                               ; 1395                                                ;
;     -- Dedicated logic registers              ; 1395                                                ;
;     -- I/O registers                          ; 0                                                   ;
;                                               ;                                                     ;
; Estimated ALMs:  partially or completely used ; 843                                                 ;
;                                               ;                                                     ;
; I/O pins                                      ; 194                                                 ;
; Total block memory bits                       ; 212992                                              ;
; Total PLLs                                    ; 1                                                   ;
; Maximum fan-out node                          ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ;
; Maximum fan-out                               ; 672                                                 ;
; Total fan-out                                 ; 9603                                                ;
; Average fan-out                               ; 3.88                                                ;
+-----------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                  ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MultiFunctionSampProc                                                                               ; 753 (67)          ; 1395 (113)   ; 212992            ; 0            ; 0       ; 0         ; 0         ; 194  ; 0            ; |MultiFunctionSampProc                                                                                                                                                                                                                                                                                               ; work         ;
;    |DAC_TABLE:DAC_TABLE_DAC1|                                                                        ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC1                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_nj91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated                                                                                                                                                                                                       ; work         ;
;    |DAC_TABLE:DAC_TABLE_DAC2|                                                                        ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC2                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_nj91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated                                                                                                                                                                                                       ; work         ;
;    |DAC_TABLE:DAC_TABLE_DAC3|                                                                        ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC3                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_nj91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated                                                                                                                                                                                                       ; work         ;
;    |DAC_TABLE:DAC_TABLE_DAC4|                                                                        ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC4                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_nj91:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 12288             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated                                                                                                                                                                                                       ; work         ;
;    |DATA_LATCH:DATA_LATCH_CH1|                                                                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH1                                                                                                                                                                                                                                                                     ; work         ;
;    |DATA_LATCH:DATA_LATCH_CH2|                                                                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH2                                                                                                                                                                                                                                                                     ; work         ;
;    |DATA_LATCH:DATA_LATCH_CH3|                                                                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH3                                                                                                                                                                                                                                                                     ; work         ;
;    |DATA_LATCH:DATA_LATCH_CH4|                                                                       ; 0 (0)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH4                                                                                                                                                                                                                                                                     ; work         ;
;    |PLL_25MxN:PLL_25MxN_M|                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|PLL_25MxN:PLL_25MxN_M                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|PLL_25MxN:PLL_25MxN_M|altpll:altpll_component                                                                                                                                                                                                                                                 ; work         ;
;    |Reset_Gen:Reset_Gen_M|                                                                           ; 13 (13)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|Reset_Gen:Reset_Gen_M                                                                                                                                                                                                                                                                         ; work         ;
;    |TIME_BASE:TIME_BASE_M|                                                                           ; 40 (40)           ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|TIME_BASE:TIME_BASE_M                                                                                                                                                                                                                                                                         ; work         ;
;    |UART_RXD:UART_RXD_A|                                                                             ; 81 (37)           ; 64 (29)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A                                                                                                                                                                                                                                                                           ; work         ;
;       |FIFO8x2048:FIFO8x2048_UART_RXD|                                                               ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD                                                                                                                                                                                                                                            ; work         ;
;          |scfifo:scfifo_component|                                                                   ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component                                                                                                                                                                                                                    ; work         ;
;             |scfifo_0d31:auto_generated|                                                             ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated                                                                                                                                                                                         ; work         ;
;                |a_dpfifo_7j31:dpfifo|                                                                ; 44 (2)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo                                                                                                                                                                    ; work         ;
;                   |a_fefifo_sae:fifo_state|                                                          ; 20 (9)            ; 13 (2)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state                                                                                                                                            ; work         ;
;                      |cntr_9m7:count_usedw|                                                          ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw                                                                                                                       ; work         ;
;                   |cntr_tlb:rd_ptr_count|                                                            ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count                                                                                                                                              ; work         ;
;                   |cntr_tlb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr                                                                                                                                                    ; work         ;
;                   |dpram_c011:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram                                                                                                                                                 ; work         ;
;                      |altsyncram_uvj1:altsyncram2|                                                   ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2                                                                                                                     ; work         ;
;    |UART_RXD:UART_RXD_B|                                                                             ; 81 (37)           ; 64 (29)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B                                                                                                                                                                                                                                                                           ; work         ;
;       |FIFO8x2048:FIFO8x2048_UART_RXD|                                                               ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD                                                                                                                                                                                                                                            ; work         ;
;          |scfifo:scfifo_component|                                                                   ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component                                                                                                                                                                                                                    ; work         ;
;             |scfifo_0d31:auto_generated|                                                             ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated                                                                                                                                                                                         ; work         ;
;                |a_dpfifo_7j31:dpfifo|                                                                ; 44 (2)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo                                                                                                                                                                    ; work         ;
;                   |a_fefifo_sae:fifo_state|                                                          ; 20 (9)            ; 13 (2)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state                                                                                                                                            ; work         ;
;                      |cntr_9m7:count_usedw|                                                          ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw                                                                                                                       ; work         ;
;                   |cntr_tlb:rd_ptr_count|                                                            ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count                                                                                                                                              ; work         ;
;                   |cntr_tlb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr                                                                                                                                                    ; work         ;
;                   |dpram_c011:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram                                                                                                                                                 ; work         ;
;                      |altsyncram_uvj1:altsyncram2|                                                   ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2                                                                                                                     ; work         ;
;    |UART_TXD:UART_TXD_A|                                                                             ; 85 (41)           ; 62 (27)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A                                                                                                                                                                                                                                                                           ; work         ;
;       |FIFO8x2048:FIFO8x2048_UART_TXD|                                                               ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD                                                                                                                                                                                                                                            ; work         ;
;          |scfifo:scfifo_component|                                                                   ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component                                                                                                                                                                                                                    ; work         ;
;             |scfifo_0d31:auto_generated|                                                             ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated                                                                                                                                                                                         ; work         ;
;                |a_dpfifo_7j31:dpfifo|                                                                ; 44 (2)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo                                                                                                                                                                    ; work         ;
;                   |a_fefifo_sae:fifo_state|                                                          ; 20 (9)            ; 13 (2)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state                                                                                                                                            ; work         ;
;                      |cntr_9m7:count_usedw|                                                          ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw                                                                                                                       ; work         ;
;                   |cntr_tlb:rd_ptr_count|                                                            ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count                                                                                                                                              ; work         ;
;                   |cntr_tlb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr                                                                                                                                                    ; work         ;
;                   |dpram_c011:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram                                                                                                                                                 ; work         ;
;                      |altsyncram_uvj1:altsyncram2|                                                   ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2                                                                                                                     ; work         ;
;    |UART_TXD:UART_TXD_B|                                                                             ; 84 (40)           ; 62 (27)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B                                                                                                                                                                                                                                                                           ; work         ;
;       |FIFO8x2048:FIFO8x2048_UART_TXD|                                                               ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD                                                                                                                                                                                                                                            ; work         ;
;          |scfifo:scfifo_component|                                                                   ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component                                                                                                                                                                                                                    ; work         ;
;             |scfifo_0d31:auto_generated|                                                             ; 44 (0)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated                                                                                                                                                                                         ; work         ;
;                |a_dpfifo_7j31:dpfifo|                                                                ; 44 (2)            ; 35 (0)       ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo                                                                                                                                                                    ; work         ;
;                   |a_fefifo_sae:fifo_state|                                                          ; 20 (9)            ; 13 (2)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state                                                                                                                                            ; work         ;
;                      |cntr_9m7:count_usedw|                                                          ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw                                                                                                                       ; work         ;
;                   |cntr_tlb:rd_ptr_count|                                                            ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count                                                                                                                                              ; work         ;
;                   |cntr_tlb:wr_ptr|                                                                  ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr                                                                                                                                                    ; work         ;
;                   |dpram_c011:FIFOram|                                                               ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram                                                                                                                                                 ; work         ;
;                      |altsyncram_uvj1:altsyncram2|                                                   ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2                                                                                                                     ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 68 (35)           ; 73 (45)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 234 (1)           ; 865 (0)      ; 98304             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 233 (16)          ; 865 (322)    ; 98304             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_trf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_trf:auto_generated                                                                                                             ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 98304             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_d3p3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 98304             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d3p3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 84 (84)           ; 64 (64)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 62 (1)            ; 256 (1)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 48 (0)            ; 240 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 144 (144)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 48 (0)            ; 96 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 41 (10)           ; 117 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_6di:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6di:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_06j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_06j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_uci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_uci:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_ivi:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_ivi:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 48 (48)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 11 (11)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------+
; Name                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------+
; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ALTSYNCRAM                                                                                   ; M4K  ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336 ; sin.mif ;
; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ALTSYNCRAM                                                                                   ; M4K  ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336 ; sin.mif ;
; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ALTSYNCRAM                                                                                   ; M4K  ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336 ; sin.mif ;
; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ALTSYNCRAM                                                                                   ; M4K  ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336 ; sin.mif ;
; UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None    ;
; UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None    ;
; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None    ;
; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d3p3:auto_generated|ALTSYNCRAM                       ; M4K  ; Simple Dual Port ; 2048         ; 48           ; 2048         ; 48           ; 98304 ; None    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TED_OUT[8..31]                                                                                                                                   ; Merged with TED_OUT[7]                                                                                                                                       ;
; Total Number of Removed Registers = 24                                                                                                           ;                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; Total Number of Removed Registers = 23                                                                                                           ;                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1395  ;
; Number of registers using Synchronous Clear  ; 221   ;
; Number of registers using Synchronous Load   ; 207   ;
; Number of registers using Asynchronous Clear ; 442   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 621   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                ; 2       ;
; Total number of inverted registers = 13                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |MultiFunctionSampProc|TIME_BASE:TIME_BASE_M|CNT_FOR_INT[20]                                                                                           ;
; 3:1                ; 13 bits   ; 26 ALUTs      ; 0 ALUTs              ; 26 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]                                                                                      ;
; 3:1                ; 13 bits   ; 26 ALUTs      ; 0 ALUTs              ; 26 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]                                                                                      ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|CNT_FOR_RECEIVE[3]                                                                                          ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|CNT_FOR_RECEIVE[2]                                                                                          ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|CNT_FOR_RECEIVE[3]                                                                                          ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|CNT_FOR_RECEIVE[2]                                                                                          ;
; 4:1                ; 12 bits   ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|cnt_for_divBaudRate[8]                                                                                      ;
; 4:1                ; 12 bits   ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11]                                                                                     ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|CNT_FOR_UART_SEND[3]                                                                                        ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|CNT_FOR_UART_SEND[1]                                                                                        ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 14 ALUTs             ; 14 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_TXD:UART_TXD_A|table_data[1]                                                                                               ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 14 ALUTs             ; 14 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_TXD:UART_TXD_B|table_data[1]                                                                                               ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_A|table_data[3]                                                                                               ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |MultiFunctionSampProc|UART_RXD:UART_RXD_B|table_data[2]                                                                                               ;
; 4:1                ; 7 bits    ; 14 ALUTs      ; 14 ALUTs             ; 0 ALUTs                ; Yes        ; |MultiFunctionSampProc|TED_OUT[6]                                                                                                                      ;
; 4:1                ; 12 bits   ; 24 ALUTs      ; 12 ALUTs             ; 12 ALUTs               ; Yes        ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]      ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                      ;
; 12:1               ; 4 bits    ; 32 ALUTs      ; 28 ALUTs             ; 4 ALUTs                ; Yes        ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                           ;
; 3:1                ; 11 bits   ; 22 ALUTs      ; 22 ALUTs             ; 0 ALUTs                ; No         ; |MultiFunctionSampProc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~16 ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                              ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 10 ALUTs             ; 5 ALUTs                ; Yes        ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                    ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 7 ALUTs              ; 21 ALUTs               ; Yes        ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                       ;
; 20:1               ; 4 bits    ; 52 ALUTs      ; 36 ALUTs             ; 16 ALUTs               ; Yes        ; |MultiFunctionSampProc|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                                            ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[11]                                                                            ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d3p3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MultiFunctionSampProc ;
+------------------------+----------+---------------------------------------------------+
; Parameter Name         ; Value    ; Type                                              ;
+------------------------+----------+---------------------------------------------------+
; FREQ_CLK               ; 12500000 ; Signed Integer                                    ;
; EDATA_WIDTH            ; 32       ; Signed Integer                                    ;
; ADC_WIDTH              ; 14       ; Signed Integer                                    ;
; CARRIER_NCO_WIDTH      ; 32       ; Signed Integer                                    ;
; CARRIER_NCO_BIT_WIDTH  ; 14       ; Signed Integer                                    ;
; CARRIER_NCO_ADDR_WIDTH ; 10       ; Signed Integer                                    ;
; NUM_SIGNAL_CHANNEL     ; 8        ; Signed Integer                                    ;
+------------------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_25MxN:PLL_25MxN_M|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------+
; Parameter Name                ; Value             ; Type                                   ;
+-------------------------------+-------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                ;
; PLL_TYPE                      ; AUTO              ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                ;
; LOCK_HIGH                     ; 1                 ; Untyped                                ;
; LOCK_LOW                      ; 1                 ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                ;
; SKIP_VCO                      ; OFF               ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                ;
; BANDWIDTH                     ; 0                 ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                         ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                         ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                ;
; VCO_MIN                       ; 0                 ; Untyped                                ;
; VCO_MAX                       ; 0                 ; Untyped                                ;
; VCO_CENTER                    ; 0                 ; Untyped                                ;
; PFD_MIN                       ; 0                 ; Untyped                                ;
; PFD_MAX                       ; 0                 ; Untyped                                ;
; M_INITIAL                     ; 0                 ; Untyped                                ;
; M                             ; 0                 ; Untyped                                ;
; N                             ; 1                 ; Untyped                                ;
; M2                            ; 1                 ; Untyped                                ;
; N2                            ; 1                 ; Untyped                                ;
; SS                            ; 1                 ; Untyped                                ;
; C0_HIGH                       ; 0                 ; Untyped                                ;
; C1_HIGH                       ; 0                 ; Untyped                                ;
; C2_HIGH                       ; 0                 ; Untyped                                ;
; C3_HIGH                       ; 0                 ; Untyped                                ;
; C4_HIGH                       ; 0                 ; Untyped                                ;
; C5_HIGH                       ; 0                 ; Untyped                                ;
; C6_HIGH                       ; 0                 ; Untyped                                ;
; C7_HIGH                       ; 0                 ; Untyped                                ;
; C8_HIGH                       ; 0                 ; Untyped                                ;
; C9_HIGH                       ; 0                 ; Untyped                                ;
; C0_LOW                        ; 0                 ; Untyped                                ;
; C1_LOW                        ; 0                 ; Untyped                                ;
; C2_LOW                        ; 0                 ; Untyped                                ;
; C3_LOW                        ; 0                 ; Untyped                                ;
; C4_LOW                        ; 0                 ; Untyped                                ;
; C5_LOW                        ; 0                 ; Untyped                                ;
; C6_LOW                        ; 0                 ; Untyped                                ;
; C7_LOW                        ; 0                 ; Untyped                                ;
; C8_LOW                        ; 0                 ; Untyped                                ;
; C9_LOW                        ; 0                 ; Untyped                                ;
; C0_INITIAL                    ; 0                 ; Untyped                                ;
; C1_INITIAL                    ; 0                 ; Untyped                                ;
; C2_INITIAL                    ; 0                 ; Untyped                                ;
; C3_INITIAL                    ; 0                 ; Untyped                                ;
; C4_INITIAL                    ; 0                 ; Untyped                                ;
; C5_INITIAL                    ; 0                 ; Untyped                                ;
; C6_INITIAL                    ; 0                 ; Untyped                                ;
; C7_INITIAL                    ; 0                 ; Untyped                                ;
; C8_INITIAL                    ; 0                 ; Untyped                                ;
; C9_INITIAL                    ; 0                 ; Untyped                                ;
; C0_MODE                       ; BYPASS            ; Untyped                                ;
; C1_MODE                       ; BYPASS            ; Untyped                                ;
; C2_MODE                       ; BYPASS            ; Untyped                                ;
; C3_MODE                       ; BYPASS            ; Untyped                                ;
; C4_MODE                       ; BYPASS            ; Untyped                                ;
; C5_MODE                       ; BYPASS            ; Untyped                                ;
; C6_MODE                       ; BYPASS            ; Untyped                                ;
; C7_MODE                       ; BYPASS            ; Untyped                                ;
; C8_MODE                       ; BYPASS            ; Untyped                                ;
; C9_MODE                       ; BYPASS            ; Untyped                                ;
; C0_PH                         ; 0                 ; Untyped                                ;
; C1_PH                         ; 0                 ; Untyped                                ;
; C2_PH                         ; 0                 ; Untyped                                ;
; C3_PH                         ; 0                 ; Untyped                                ;
; C4_PH                         ; 0                 ; Untyped                                ;
; C5_PH                         ; 0                 ; Untyped                                ;
; C6_PH                         ; 0                 ; Untyped                                ;
; C7_PH                         ; 0                 ; Untyped                                ;
; C8_PH                         ; 0                 ; Untyped                                ;
; C9_PH                         ; 0                 ; Untyped                                ;
; L0_HIGH                       ; 1                 ; Untyped                                ;
; L1_HIGH                       ; 1                 ; Untyped                                ;
; G0_HIGH                       ; 1                 ; Untyped                                ;
; G1_HIGH                       ; 1                 ; Untyped                                ;
; G2_HIGH                       ; 1                 ; Untyped                                ;
; G3_HIGH                       ; 1                 ; Untyped                                ;
; E0_HIGH                       ; 1                 ; Untyped                                ;
; E1_HIGH                       ; 1                 ; Untyped                                ;
; E2_HIGH                       ; 1                 ; Untyped                                ;
; E3_HIGH                       ; 1                 ; Untyped                                ;
; L0_LOW                        ; 1                 ; Untyped                                ;
; L1_LOW                        ; 1                 ; Untyped                                ;
; G0_LOW                        ; 1                 ; Untyped                                ;
; G1_LOW                        ; 1                 ; Untyped                                ;
; G2_LOW                        ; 1                 ; Untyped                                ;
; G3_LOW                        ; 1                 ; Untyped                                ;
; E0_LOW                        ; 1                 ; Untyped                                ;
; E1_LOW                        ; 1                 ; Untyped                                ;
; E2_LOW                        ; 1                 ; Untyped                                ;
; E3_LOW                        ; 1                 ; Untyped                                ;
; L0_INITIAL                    ; 1                 ; Untyped                                ;
; L1_INITIAL                    ; 1                 ; Untyped                                ;
; G0_INITIAL                    ; 1                 ; Untyped                                ;
; G1_INITIAL                    ; 1                 ; Untyped                                ;
; G2_INITIAL                    ; 1                 ; Untyped                                ;
; G3_INITIAL                    ; 1                 ; Untyped                                ;
; E0_INITIAL                    ; 1                 ; Untyped                                ;
; E1_INITIAL                    ; 1                 ; Untyped                                ;
; E2_INITIAL                    ; 1                 ; Untyped                                ;
; E3_INITIAL                    ; 1                 ; Untyped                                ;
; L0_MODE                       ; BYPASS            ; Untyped                                ;
; L1_MODE                       ; BYPASS            ; Untyped                                ;
; G0_MODE                       ; BYPASS            ; Untyped                                ;
; G1_MODE                       ; BYPASS            ; Untyped                                ;
; G2_MODE                       ; BYPASS            ; Untyped                                ;
; G3_MODE                       ; BYPASS            ; Untyped                                ;
; E0_MODE                       ; BYPASS            ; Untyped                                ;
; E1_MODE                       ; BYPASS            ; Untyped                                ;
; E2_MODE                       ; BYPASS            ; Untyped                                ;
; E3_MODE                       ; BYPASS            ; Untyped                                ;
; L0_PH                         ; 0                 ; Untyped                                ;
; L1_PH                         ; 0                 ; Untyped                                ;
; G0_PH                         ; 0                 ; Untyped                                ;
; G1_PH                         ; 0                 ; Untyped                                ;
; G2_PH                         ; 0                 ; Untyped                                ;
; G3_PH                         ; 0                 ; Untyped                                ;
; E0_PH                         ; 0                 ; Untyped                                ;
; E1_PH                         ; 0                 ; Untyped                                ;
; E2_PH                         ; 0                 ; Untyped                                ;
; E3_PH                         ; 0                 ; Untyped                                ;
; M_PH                          ; 0                 ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                ;
; CLK0_COUNTER                  ; G0                ; Untyped                                ;
; CLK1_COUNTER                  ; G0                ; Untyped                                ;
; CLK2_COUNTER                  ; G0                ; Untyped                                ;
; CLK3_COUNTER                  ; G0                ; Untyped                                ;
; CLK4_COUNTER                  ; G0                ; Untyped                                ;
; CLK5_COUNTER                  ; G0                ; Untyped                                ;
; CLK6_COUNTER                  ; E0                ; Untyped                                ;
; CLK7_COUNTER                  ; E1                ; Untyped                                ;
; CLK8_COUNTER                  ; E2                ; Untyped                                ;
; CLK9_COUNTER                  ; E3                ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; Stratix II        ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                ;
; DEVICE_FAMILY                 ; Stratix II        ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                         ;
+-------------------------------+-------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                         ;
; CBXI_PARAMETER          ; scfifo_0d31 ; Untyped                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                         ;
; CBXI_PARAMETER          ; scfifo_0d31 ; Untyped                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                         ;
; CBXI_PARAMETER          ; scfifo_0d31 ; Untyped                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                         ;
; CBXI_PARAMETER          ; scfifo_0d31 ; Untyped                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 14                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; sin.mif              ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nj91      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 14                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; sin.mif              ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nj91      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 14                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; sin.mif              ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nj91      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 14                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; sin.mif              ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_nj91      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                              ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 48                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 48                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 44262                                                                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 63372                                                                                                                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; M4K                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                         ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 169                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Stratix II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                            ;
+----------------------------+----------------------------------------------------------------------------+
; Name                       ; Value                                                                      ;
+----------------------------+----------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                          ;
; Entity Instance            ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                               ;
;     -- lpm_width           ; 8                                                                          ;
;     -- LPM_NUMWORDS        ; 2048                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                        ;
;     -- USE_EAB             ; ON                                                                         ;
; Entity Instance            ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                               ;
;     -- lpm_width           ; 8                                                                          ;
;     -- LPM_NUMWORDS        ; 2048                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                        ;
;     -- USE_EAB             ; ON                                                                         ;
; Entity Instance            ; UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                               ;
;     -- lpm_width           ; 8                                                                          ;
;     -- LPM_NUMWORDS        ; 2048                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                        ;
;     -- USE_EAB             ; ON                                                                         ;
; Entity Instance            ; UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                               ;
;     -- lpm_width           ; 8                                                                          ;
;     -- LPM_NUMWORDS        ; 2048                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                        ;
;     -- USE_EAB             ; ON                                                                         ;
+----------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 4                                                        ;
; Entity Instance                           ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 14                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 14                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 14                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 14                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC4"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clken   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC3"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clken   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC2"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clken   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC_TABLE:DAC_TABLE_DAC1"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clken   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH4"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH3"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH2"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_LATCH:DATA_LATCH_CH1"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD" ;
+------+--------+----------+-----------------------------------------------------+
; Port ; Type   ; Severity ; Details                                             ;
+------+--------+----------+-----------------------------------------------------+
; full ; Output ; Info     ; Explicitly unconnected                              ;
+------+--------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; aclr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 2048         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                         ;
+---------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+
; Name                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                   ; Details ;
+---------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+
; ADC_CLOCK                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH1|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH1|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH2|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH2|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH3|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH3|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[0]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[10]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[11]               ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[1]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[2]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[3]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[4]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[5]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[6]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[7]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[8]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[9]                ; N/A     ;
; DATA_LATCH:DATA_LATCH_CH4|dataout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DATA_LATCH:DATA_LATCH_CH4|dataout[9]                ; N/A     ;
+---------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 24 16:29:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc
Info: Found 1 design units, including 1 entities, in source file MultiFunctionSampProc.v
    Info: Found entity 1: MultiFunctionSampProc
Info: Found 1 design units, including 1 entities, in source file DATA_LATCH.v
    Info: Found entity 1: DATA_LATCH
Info: Elaborating entity "MultiFunctionSampProc" for the top level hierarchy
Warning: Using design file PLL_25MxN.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: PLL_25MxN
Info: Elaborating entity "PLL_25MxN" for hierarchy "PLL_25MxN:PLL_25MxN_M"
Info: Elaborating entity "altpll" for hierarchy "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component"
Info: Instantiated megafunction "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_25MxN"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "spread_frequency" = "0"
Warning: Using design file Reset_Gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Reset_Gen
Info: Elaborating entity "Reset_Gen" for hierarchy "Reset_Gen:Reset_Gen_M"
Warning (10230): Verilog HDL assignment warning at Reset_Gen.v(43): truncated value with size 32 to match size of target (10)
Warning: Using design file UART_TXD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: UART_TXD
Info: Elaborating entity "UART_TXD" for hierarchy "UART_TXD:UART_TXD_A"
Warning (10230): Verilog HDL assignment warning at UART_TXD.v(82): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at UART_TXD.v(117): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_TXD.v(123): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_TXD.v(129): truncated value with size 32 to match size of target (4)
Warning: Using design file FIFO8x2048.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: FIFO8x2048
Info: Elaborating entity "FIFO8x2048" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD"
Info: Elaborating entity "scfifo" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component"
Info: Instantiated megafunction "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_0d31.tdf
    Info: Found entity 1: scfifo_0d31
Info: Elaborating entity "scfifo_0d31" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_7j31.tdf
    Info: Found entity 1: a_dpfifo_7j31
Info: Elaborating entity "a_dpfifo_7j31" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf
    Info: Found entity 1: a_fefifo_sae
Info: Elaborating entity "a_fefifo_sae" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9m7.tdf
    Info: Found entity 1: cntr_9m7
Info: Elaborating entity "cntr_9m7" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_c011.tdf
    Info: Found entity 1: dpram_c011
Info: Elaborating entity "dpram_c011" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf
    Info: Found entity 1: altsyncram_uvj1
Info: Elaborating entity "altsyncram_uvj1" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_tlb.tdf
    Info: Found entity 1: cntr_tlb
Info: Elaborating entity "cntr_tlb" for hierarchy "UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count"
Warning: Using design file UART_RXD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: UART_RXD
Info: Elaborating entity "UART_RXD" for hierarchy "UART_RXD:UART_RXD_A"
Warning (10230): Verilog HDL assignment warning at UART_RXD.v(77): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at UART_RXD.v(89): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at UART_RXD.v(124): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_RXD.v(130): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_RXD.v(136): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_RXD.v(142): truncated value with size 32 to match size of target (4)
Warning: Using design file TIME_BASE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: TIME_BASE
Info: Elaborating entity "TIME_BASE" for hierarchy "TIME_BASE:TIME_BASE_M"
Info: Elaborating entity "DATA_LATCH" for hierarchy "DATA_LATCH:DATA_LATCH_CH1"
Warning: Using design file DAC_TABLE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DAC_TABLE
Info: Elaborating entity "DAC_TABLE" for hierarchy "DAC_TABLE:DAC_TABLE_DAC1"
Info: Elaborating entity "altsyncram" for hierarchy "DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "init_file" = "sin.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "14"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nj91.tdf
    Info: Found entity 1: altsyncram_nj91
Info: Elaborating entity "altsyncram_nj91" for hierarchy "DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d3p3.tdf
    Info: Found entity 1: altsyncram_d3p3
Info: Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf
    Info: Found entity 1: mux_bpc
Info: Found 1 design units, including 1 entities, in source file db/decode_trf.tdf
    Info: Found entity 1: decode_trf
Info: Found 1 design units, including 1 entities, in source file db/cntr_6di.tdf
    Info: Found entity 1: cntr_6di
Info: Found 1 design units, including 1 entities, in source file db/cmpr_cdc.tdf
    Info: Found entity 1: cmpr_cdc
Info: Found 1 design units, including 1 entities, in source file db/cntr_06j.tdf
    Info: Found entity 1: cntr_06j
Info: Found 1 design units, including 1 entities, in source file db/cntr_uci.tdf
    Info: Found entity 1: cntr_uci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf
    Info: Found entity 1: cmpr_bdc
Info: Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf
    Info: Found entity 1: cntr_ivi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf
    Info: Found entity 1: cmpr_7dc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[1]"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "EXTINT5" is stuck at GND
    Warning (13410): Pin "EXTINT6" is stuck at GND
    Warning (13410): Pin "EXTINT7" is stuck at GND
    Warning (13410): Pin "ADC1_PDWN" is stuck at GND
    Warning (13410): Pin "ADC2_PDWN" is stuck at GND
    Warning (13410): Pin "ADC3_PDWN" is stuck at GND
    Warning (13410): Pin "ADC4_PDWN" is stuck at GND
    Warning (13410): Pin "DAC1_PDWN" is stuck at GND
    Warning (13410): Pin "DAC2_PDWN" is stuck at GND
    Warning (13410): Pin "DAC3_PDWN" is stuck at GND
    Warning (13410): Pin "DAC4_PDWN" is stuck at GND
Info: Registers with preset signals will power-up high
Info: Registers with preset signals will power-up high
Info: Generated suppressed messages file E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.map.smsg
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC1_D[0]"
    Warning (15610): No output dependent on input pin "ADC1_D[1]"
    Warning (15610): No output dependent on input pin "ADC2_D[0]"
    Warning (15610): No output dependent on input pin "ADC2_D[1]"
    Warning (15610): No output dependent on input pin "ADC3_D[0]"
    Warning (15610): No output dependent on input pin "ADC3_D[1]"
    Warning (15610): No output dependent on input pin "ADC4_D[0]"
    Warning (15610): No output dependent on input pin "ADC4_D[1]"
Info: Implemented 1989 device resources after synthesis - the final resource count might be different
    Info: Implemented 91 input pins
    Info: Implemented 76 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 1660 logic cells
    Info: Implemented 128 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 261 megabytes
    Info: Processing ended: Thu May 24 16:29:34 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/tttt/ADDA/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.map.smsg.


