Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 27 17:44:46 2017
| Host         : DESKTOP-N77OJE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ADC_test_control_sets_placed.rpt
| Design       : ADC_test
| Device       : xc7k160t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   242 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             127 |           63 |
| No           | No                    | Yes                    |              19 |           10 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |              45 |           18 |
| Yes          | No                    | Yes                    |              25 |           10 |
| Yes          | Yes                   | No                     |              33 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                   Enable Signal                   |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              |                                                   | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0 |                                                   | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0 |                                                   | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              |                                                   |                                                            |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0          |                                                   | ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0          |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      |                                                   |                                                            |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      |                                                   | ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0          |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      |                                                   | ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0          |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0         | ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0          |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0         | ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0          |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/spi_sck_out3_out            |                                                            |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out    |                                                            |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out    |                                                            |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out    |                                                            |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/spi_scs_out4_out            |                                                            |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/spi_clk                              |                                                   |                                                            |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/spi_sdo_out2_out            |                                                            |                1 |              1 |
|  clk_in                                                     | AD9783_inst1/rst_out_i_1_n_0                      |                                                            |                1 |              1 |
|  ADC1/LTC2195_SPI_inst/spi_clk                              | ADC1/LTC2195_SPI_inst/spi_scs_out4_out            |                                                            |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0          |                                                   | ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0          |                1 |              1 |
|  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0          |                                                   | ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0          |                1 |              1 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              |                                                   | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0 |                1 |              2 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0 |                1 |              2 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      |                                                   | ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0          |                1 |              2 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0         | ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0          |                1 |              2 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              |                                                   | AD9783_inst1/spi_trigger_reg_n_0                           |                2 |              4 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0 |                                                            |                2 |              4 |
|  ADC2/clk_div                                               |                                                   |                                                            |                1 |              4 |
|  ADC1/LTC2195_SPI_inst/spi_clk                              |                                                   | ADC1/spi_trigger_reg_n_0                                   |                2 |              4 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      |                                                   | ADC2/spi_trigger_reg_n_0                                   |                1 |              4 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0         |                                                            |                2 |              4 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0         | ADC2/spi_trigger_reg_n_0                                   |                1 |              8 |
|  clk_in                                                     | ADC1/counter_f                                    |                                                            |                2 |              8 |
|  clk_in                                                     | ADC2/counter_f                                    |                                                            |                2 |              8 |
|  clk_in                                                     | AD9783_inst1/counter_f                            |                                                            |                1 |              8 |
|  clk_in                                                     | ADC2/PS_value_f_0                                 |                                                            |                3 |              9 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0 | AD9783_inst1/spi_trigger_reg_n_0                           |                4 |             10 |
|  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0              | AD9783_inst1/AD_9783_SPI_inst/counter_f           | AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1_n_0     |                3 |             11 |
|  ADC1/LTC2195_SPI_inst/spi_clk                              | ADC1/LTC2195_SPI_inst/counter_f                   | ADC1/LTC2195_SPI_inst/counter_f[11]_i_1_n_0                |                3 |             11 |
|  ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0                      | ADC2/LTC2195_SPI_inst/counter_f                   | ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0_n_0             |                4 |             11 |
|  AD9783_inst1/clkD                                          |                                                   |                                                            |               13 |             15 |
|  clk_in                                                     |                                                   |                                                            |               46 |            105 |
+-------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    22 |
| 2      |                     4 |
| 4      |                     6 |
| 8      |                     4 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     3 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


